# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 340 3.2e-05 4096 75 1450 272384 708.873 239.912 4538.91 7140.29 12628.5 12628.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1110 0.000128 512 190 370 133120 6.35267 3.41101 30.6637 104.672 145.273 145.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 460 3.2e-05 4096 150 2040 208896 1922.84 413.469 3849.68 12239.8 18426.9 18427.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1370 0.001024 4096 410 1510 15552 2.73286 85.5753 104.932 193.286 193.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1860 3.2e-05 2048 350 1170 569344 96.6862 56.0026 1617.77 1676.96 3447.58 3447.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 720 0.000256 2048 240 840 45056 13.1913 7.01632 93.659 209.229 323.23 323.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1970 0.000256 2048 320 1140 72576 7.0864 152.043 209.823 369.011 369.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 700 6.4e-05 512 140 1060 229376 17.6271 6.70938 150.149 209.13 383.833 383.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1430 0.001024 1024 450 3010 15360 0.724992 0.704512 40.7394 39.1709 81.4106 81.4867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 430 0.000256 4096 135 3710 26624 29.6268 13.9205 472.748 418.408 934.836 934.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 10 340 3.2e-05 4096 75 1450 271872 710.988 240.514 4268.36 7156.45 12376.8 12377.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1110 0.000128 512 190 370 132480 6.36781 3.42016 34.8876 104.584 149.415 149.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 460 3.2e-05 4096 150 2040 207360 1931.13 415.063 2633.14 12261.5 17242 17242.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1370 0.001024 4096 410 1510 15552 2.72755 99.6089 104.903 207.284 207.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1860 3.2e-05 2048 350 1170 569088 96.7671 56.0763 1837.4 1676.29 3666.69 3666.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 720 0.000256 2048 240 840 44928 13.2217 7.02486 105.689 209.08 335.146 335.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1970 0.000256 2048 320 1140 72504 7.04886 174.076 209.644 390.812 390.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 700 6.4e-05 512 140 1060 225792 17.6262 6.65731 176.661 207.474 408.636 408.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1430 0.001024 1024 450 3010 15408 0.724608 0.718624 49.875 39.316 90.7038 90.7674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 430 0.000256 4096 135 3710 26496 29.6759 13.9374 542.011 418.094 1003.86 1003.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 10 340 3.2e-05 4096 75 1450 272640 706.996 240.116 4492.03 7133.27 12572.9 12573.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1110 0.000128 512 190 370 133120 6.38 3.4167 37.002 104.993 151.95 152.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 460 3.2e-05 4096 150 2040 209920 2300.96 489.99 2780.11 14493.2 20065.5 20066.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1370 0.001024 4096 410 1510 15520 2.71789 102.975 104.673 210.409 210.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1860 3.2e-05 2048 350 1170 568320 96.6286 56.0639 1918.22 1676.68 3747.75 3747.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 720 0.000256 2048 240 840 44160 13.1859 7.01283 108.644 208.234 337.201 337.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1970 0.000256 2048 320 1140 72560 7.09632 183.474 209.782 400.395 400.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 700 6.4e-05 512 140 1060 230400 17.6393 6.72294 187.484 209.789 421.853 422.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1430 0.001024 1024 450 3010 15360 0.717568 0.696704 51.9998 38.4492 91.9383 92.0084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 430 0.000256 4096 135 3710 26240 29.571 13.8749 559.268 416.35 1019.19 1019.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 340 3.2e-05 4096 75 1450 271872 705.33 239.629 3818.05 7123.29 11886.8 11887.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1110 0.000128 512 190 370 132096 6.34013 3.40714 34.1033 104.254 148.262 148.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 460 3.2e-05 4096 150 2040 202752 2313.21 492.902 2500.1 14560.6 19868.2 19869.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1370 0.001024 4096 410 1510 15552 2.73402 96.2919 104.87 203.94 203.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1860 3.2e-05 2048 350 1170 568320 96.2541 55.9169 1784.18 1672.92 3609.45 3609.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 720 0.000256 2048 240 840 44544 13.1715 6.99187 101.537 208.453 330.281 330.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1970 0.000256 2048 320 1140 72480 7.04966 169.933 209.563 386.59 386.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 700 6.4e-05 512 140 1060 227328 17.2768 6.61734 171.573 206.234 401.916 402.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1430 0.001024 1024 450 3010 15360 0.719616 0.696512 48.1588 37.9207 87.5698 87.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 430 0.000256 4096 135 3710 26112 29.566 13.8749 518.352 416.755 978.68 978.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 340 3.2e-05 4096 75 1450 272000 708.122 240.586 3582.77 7129.94 11661.9 11662.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1110 0.000128 512 190 370 132800 6.36125 3.41709 34.5932 104.272 148.799 148.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 460 3.2e-05 4096 150 2040 204800 2305.91 492.648 2560.88 14501.3 19862.1 19863.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1370 0.001024 4096 410 1510 15500 2.72586 96.8419 104.654 204.267 204.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1860 3.2e-05 2048 350 1170 568000 96.9253 56.0868 1806.11 1673.5 3632.79 3632.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 720 0.000256 2048 240 840 44800 13.2502 7.04694 104.071 208.492 332.991 333.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1970 0.000256 2048 320 1140 72500 7.09018 172.418 209.484 389.035 389.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 700 6.4e-05 512 140 1060 224000 17.6059 6.6409 172.371 206.183 403.017 403.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1430 0.001024 1024 450 3010 15400 0.7232 0.698464 49.0589 38.9413 89.4955 89.5691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 430 0.000256 4096 135 3710 26400 29.7298 13.944 531.425 416.904 992.131 992.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 340 3.2e-05 4096 75 1450 270592 708.03 240.347 3925.03 7140.04 12013.9 12014.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1110 0.000128 512 190 370 132608 6.39168 3.41235 35.7404 104.857 150.557 150.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 460 3.2e-05 4096 150 2040 207872 1928 415.451 2665.85 12278.2 17288.5 17289.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1370 0.001024 4096 410 1510 15456 2.72515 99.7437 104.517 207.03 207.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1860 3.2e-05 2048 350 1170 568064 96.4196 56.0189 1848.76 1674.16 3675.52 3675.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 720 0.000256 2048 240 840 44800 13.2441 7.08198 106.506 209.676 336.638 336.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1970 0.000256 2048 320 1140 72464 7.0879 176.617 209.623 393.373 393.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 700 6.4e-05 512 140 1060 222208 17.8172 6.64157 175.15 207.079 406.902 407.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1430 0.001024 1024 450 3010 15232 0.717152 0.692224 49.8504 37.8065 89.1428 89.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 430 0.000256 4096 135 3710 26880 29.6112 13.9536 551.919 419.198 1014.81 1014.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 340 3.2e-05 4096 75 1450 270720 710.125 240.758 3811.24 7145.74 11908.4 11908.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1110 0.000128 512 190 370 132480 6.37248 3.42176 35.962 104.616 150.53 150.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 460 3.2e-05 4096 150 2040 207360 2299.59 491.42 2676 14483.6 19951.9 19953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1370 0.001024 4096 410 1510 15480 2.72493 100.026 104.764 207.561 207.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1860 3.2e-05 2048 350 1170 568320 96.7143 56.0538 1862.79 1675.42 3691.14 3691.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 720 0.000256 2048 240 840 44160 13.2848 7.03034 105.28 209.213 334.938 335.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1970 0.000256 2048 320 1140 72480 7.05309 177.33 209.718 394.147 394.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 700 6.4e-05 512 140 1060 222720 17.6993 6.6312 176.473 206.422 407.449 407.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1430 0.001024 1024 450 3010 15120 0.716832 0.690176 49.7937 37.656 88.9288 89.0022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 430 0.000256 4096 135 3710 26880 29.6485 13.9737 555.695 418.308 1017.76 1017.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 340 3.2e-05 4096 75 1450 272384 707.081 240.006 3627.42 7137.5 11712.5 11712.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1110 0.000128 512 190 370 133120 6.35629 3.41088 34.9042 104.699 149.525 149.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 460 3.2e-05 4096 150 2040 204800 1929.75 416.231 2558.52 12323.3 17228.9 17229.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1370 0.001024 4096 410 1510 15488 2.72646 96.3254 104.771 203.868 203.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1860 3.2e-05 2048 350 1170 569344 96.2788 55.9677 1806.31 1676.97 3635.69 3635.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 720 0.000256 2048 240 840 45056 13.2117 7.03043 104.088 209.378 333.844 333.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1970 0.000256 2048 320 1140 72448 7.0577 171.619 209.627 388.35 388.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 700 6.4e-05 512 140 1060 229376 17.6223 6.70678 176.617 209.158 410.323 410.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1430 0.001024 1024 450 3010 15104 0.717056 0.693696 48.1133 39.2495 88.8503 88.9278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 430 0.000256 4096 135 3710 26624 29.6118 13.9269 533.57 418.664 995.91 996.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 340 3.2e-05 4096 75 1450 270336 707.984 240.45 2397 7146.4 10492.3 10492.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1110 0.000128 512 190 370 129024 6.35312 3.39962 34.0947 103.364 147.368 147.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 460 3.2e-05 4096 150 2040 196608 2305.15 492.096 2477.39 14526.2 19802.2 19803.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1370 0.001024 4096 410 1510 15360 2.72198 97.4131 104.485 204.665 204.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1860 3.2e-05 2048 350 1170 568320 96.3315 56.0043 1816.71 1674.38 3643.6 3643.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 720 0.000256 2048 240 840 43008 13.1381 6.97037 100.675 206.801 327.713 327.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1970 0.000256 2048 320 1140 72384 7.09427 173.019 209.625 389.782 389.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 700 6.4e-05 512 140 1060 221184 17.775 6.61504 171.179 206.449 402.226 402.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1430 0.001024 1024 450 3010 14976 0.717536 0.694976 48.5372 37.845 87.869 87.9415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 430 0.000256 4096 135 3710 24576 29.6468 13.7736 497.109 413.539 954.202 954.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 340 3.2e-05 4096 75 1450 272000 706.754 240.411 2576.27 7144.66 10668.6 10669.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1110 0.000128 512 190 370 131200 6.29251 3.40643 37.1946 103.352 150.401 150.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 460 3.2e-05 4096 150 2040 192000 3088.56 653.025 2579.23 19163.5 25486.1 25487.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1370 0.001024 4096 410 1510 15400 2.7159 105.064 104.594 212.418 212.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1860 3.2e-05 2048 350 1170 566400 96.9531 56.1439 1921.84 1674.01 3749.1 3749.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 720 0.000256 2048 240 840 43200 13.1719 6.95501 107.401 206.787 334.442 334.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1970 0.000256 2048 320 1140 72400 7.04922 183.425 209.51 400.029 400.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 700 6.4e-05 512 140 1060 217600 18.0579 6.62944 179.751 206.273 410.929 411.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1430 0.001024 1024 450 3010 15200 0.718848 0.691232 52.5964 37.5165 91.5939 91.6685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 430 0.000256 4096 135 3710 25600 29.5574 13.8117 550.311 413.219 1007.03 1007.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 340 3.2e-05 4096 75 1450 270336 704.927 239.389 2998.75 7131.32 11074.9 11075.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1110 0.000128 512 190 370 131072 6.42752 3.41178 43.8348 104.772 158.602 158.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 460 3.2e-05 4096 150 2040 196608 2345.7 499.474 3079.82 14789.9 20716.2 20717.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1370 0.001024 4096 410 1510 15360 2.72896 122.39 104.76 229.923 229.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1860 3.2e-05 2048 350 1170 565248 96.487 55.9101 2256.52 1671.63 4080.71 4080.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 720 0.000256 2048 240 840 45056 13.2007 7.07987 131.536 209.702 361.651 361.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1970 0.000256 2048 320 1140 72192 7.0503 215.75 209.257 432.103 432.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 700 6.4e-05 512 140 1060 229376 17.6014 6.70624 222.727 209.22 456.47 456.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1430 0.001024 1024 450 3010 14848 0.714752 0.688352 59.0994 37.7143 98.2924 98.3671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 430 0.000256 4096 135 3710 26624 29.6265 13.9364 670.424 419.294 1133.42 1133.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 340 3.2e-05 4096 75 1455 272384 708.832 239.87 4593.26 7154.52 12697 12697.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1110 0.000128 512 190 375 134144 6.34186 3.41197 36.9695 105.068 151.946 152.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 460 3.2e-05 4096 150 2040 208896 1930.17 415.135 3776.48 12281.7 18404.6 18405.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1370 0.001024 4096 410 1515 15584 2.73203 84.8123 104.942 192.532 192.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1860 3.2e-05 2048 350 1170 569344 96.6722 56.0194 1919.15 1676.7 3748.71 3748.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 720 0.000256 2048 240 840 45312 13.2559 7.04282 173.78 209.809 404.021 404.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1970 0.000256 2048 320 1140 72608 7.06435 149.606 209.8 366.519 366.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 700 6.4e-05 512 140 1065 231424 17.4464 7.33334 154.864 209.093 388.95 389.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1430 0.001024 1024 450 3015 15424 0.721568 0.697184 41.7264 38.7511 81.9706 82.0452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 430 0.000256 4096 135 3720 27136 29.6201 13.9468 475.066 419.622 938.386 938.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 340 3.2e-05 4096 75 1455 272640 710.557 240.224 4982.13 7134.3 13067.7 13068.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1110 0.000128 512 190 375 133760 6.37328 3.42198 30.52 104.985 145.457 145.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 460 3.2e-05 4096 150 2040 209920 1930.21 415.153 4066.07 12261.3 18673.8 18674.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1370 0.001024 4096 410 1515 15600 2.73203 85.8337 105.078 193.686 193.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1860 3.2e-05 2048 350 1170 568960 97.0966 56.1397 1815.74 1677.16 3646.29 3646.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 720 0.000256 2048 240 840 45440 13.3048 7.04909 176.725 209.853 407.067 407.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1970 0.000256 2048 320 1140 72600 7.07584 151.292 209.823 368.235 368.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 700 6.4e-05 512 140 1065 232960 17.5315 6.72771 157.288 209.811 391.564 391.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1430 0.001024 1024 450 3015 15440 0.72176 0.696416 42.6452 38.9085 83.0429 83.1172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 430 0.000256 4096 135 3720 26880 29.8005 13.9692 473.984 419.636 937.526 937.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 340 3.2e-05 4096 75 1455 271872 710.149 240.243 4504.82 7155.89 12611.6 12612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1110 0.000128 512 190 375 133632 6.34768 3.41859 30.1462 104.802 144.872 144.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 460 3.2e-05 4096 150 2040 208896 1928.99 414.731 3844.76 12254.3 18443.8 18444.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1370 0.001024 4096 410 1515 15552 2.72998 85.1705 104.733 192.675 192.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1860 3.2e-05 2048 350 1170 569088 96.6146 56.0339 1581.02 1675.77 3409.59 3409.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 720 0.000256 2048 240 840 45312 13.2433 7.02938 172.109 209.475 401.986 402.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1970 0.000256 2048 320 1140 72576 7.08998 149.543 209.718 366.396 366.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 700 6.4e-05 512 140 1065 230400 17.4286 6.68698 155.225 208.38 387.933 388.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1430 0.001024 1024 450 3015 15360 0.719072 0.698368 42.3129 39.4972 83.301 83.3741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 430 0.000256 4096 135 3720 26880 29.6283 13.9538 473.092 418.886 935.693 935.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 340 3.2e-05 4096 75 1455 272384 709.97 240.357 4246.64 7133.34 12330.8 12331.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1110 0.000128 512 190 375 133504 6.3704 3.41606 31.2972 104.809 146.051 146.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 460 3.2e-05 4096 150 2040 207872 1931.98 415.867 2334.65 12288.4 16972.1 16972.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1370 0.001024 4096 410 1515 15568 2.72794 87.3638 104.95 195.085 195.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1860 3.2e-05 2048 350 1170 568960 96.8984 56.1217 1624.17 1676.18 3453.54 3453.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 720 0.000256 2048 240 840 45248 13.2588 7.04307 94.5031 209.58 324.512 324.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1970 0.000256 2048 320 1140 72576 7.07994 154.036 209.748 370.907 370.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 700 6.4e-05 512 140 1065 232960 17.4588 6.72973 160.613 209.426 394.441 394.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1430 0.001024 1024 450 3015 15344 0.721216 0.713088 43.2881 38.5762 83.3722 83.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 430 0.000256 4096 135 3720 26880 29.7335 13.967 483.808 418.838 946.477 946.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 15 340 3.2e-05 4096 75 1455 272384 708.667 239.958 3832.01 7136.61 11917.8 11918.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1110 0.000128 512 190 375 133120 6.34858 3.41197 31.9321 108.187 150.039 150.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 460 3.2e-05 4096 150 2040 204800 1931 416.192 2349.49 12333.4 17031.2 17032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1370 0.001024 4096 410 1515 15552 2.72714 88.3036 104.842 195.917 195.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1860 3.2e-05 2048 350 1170 569344 96.5125 55.9676 1663.19 1676.78 3492.62 3492.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 720 0.000256 2048 240 840 45056 13.183 7.01456 95.8537 209.206 325.387 325.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1970 0.000256 2048 320 1140 72576 7.06358 158.001 209.807 374.915 374.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 700 6.4e-05 512 140 1065 229376 17.6086 6.70518 156.01 209.131 389.671 389.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1430 0.001024 1024 450 3015 15360 0.722656 0.721216 42.2953 40.0655 83.8749 83.9387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 430 0.000256 4096 135 3720 26624 29.6221 13.9196 486.767 418.329 948.768 948.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 340 3.2e-05 4096 75 1455 271872 709.539 240.538 4149.11 7133.09 12232.8 12233.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1110 0.000128 512 190 375 133632 6.34563 3.42016 36.5528 107.8 154.276 154.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 460 3.2e-05 4096 150 2040 207360 1934.15 415.114 2689.44 12268.6 17308.4 17309.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1370 0.001024 4096 410 1515 15552 2.7303 101.528 104.809 209.135 209.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1860 3.2e-05 2048 350 1170 569088 96.5709 56.0818 1872.23 1674.96 3700.01 3700.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 720 0.000256 2048 240 840 44928 13.2213 7.02259 107.995 208.908 337.28 337.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1970 0.000256 2048 320 1140 72504 7.08262 178.303 209.476 394.907 394.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 700 6.4e-05 512 140 1065 225792 17.6301 6.66445 180.525 207.252 412.299 412.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1430 0.001024 1024 450 3015 15408 0.725472 0.694272 51.1207 38.1331 90.7468 90.8315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 430 0.000256 4096 135 3720 26496 29.6791 13.9536 552.037 417.662 1013.46 1013.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 340 3.2e-05 4096 75 1455 272640 707.068 240.096 3894.52 7128.22 11970.4 11970.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1110 0.000128 512 190 375 133120 6.37338 3.41952 35.6505 104.922 150.521 150.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 460 3.2e-05 4096 150 2040 209920 2299.95 489.914 2657.42 14482.6 19931.2 19932.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1370 0.001024 4096 410 1515 15520 2.72806 98.7795 104.752 206.304 206.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1860 3.2e-05 2048 350 1170 568320 96.606 56.0607 1825.49 1675.45 3653.77 3653.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 720 0.000256 2048 240 840 44800 13.1302 7.00829 105.162 208.041 333.473 333.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1970 0.000256 2048 320 1140 72560 7.05706 174.318 209.622 391.042 391.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 700 6.4e-05 512 140 1065 230400 17.6441 6.72358 179.38 209.633 413.592 413.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1430 0.001024 1024 450 3015 15360 0.720768 0.694624 49.7914 38.3711 89.6506 89.7243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 430 0.000256 4096 135 3720 26240 29.5582 13.8629 532.676 415.923 992.151 992.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 340 3.2e-05 4096 75 1455 270336 707.25 240.356 4133.21 7154.48 12235.8 12236.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1110 0.000128 512 190 375 132096 6.34038 3.40714 37.93 104.227 152.061 152.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 460 3.2e-05 4096 150 2040 202752 2310.9 492.882 2736.58 14625.5 20167.1 20168.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1370 0.001024 4096 410 1515 15456 2.71402 105.292 104.389 212.442 212.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1860 3.2e-05 2048 350 1170 568320 96.1049 55.9448 1942.59 1672.45 3767.26 3767.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 720 0.000256 2048 240 840 44544 13.1533 6.98506 111.219 208.396 339.887 340.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1970 0.000256 2048 320 1140 72480 7.04781 184.781 209.415 401.29 401.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 700 6.4e-05 512 140 1065 227328 17.2623 6.61693 188.131 206.18 418.408 418.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1430 0.001024 1024 450 3015 15360 0.720992 0.695424 52.8811 37.7415 92.11 92.1832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 430 0.000256 4096 135 3720 26112 29.5308 13.8957 564.131 416.693 1024.39 1024.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 340 3.2e-05 4096 75 1455 272000 707.064 240.599 4063 7130.76 12141.9 12142.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1110 0.000128 512 190 375 132800 6.35318 3.41043 37.7193 104.358 151.997 152.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 460 3.2e-05 4096 150 2040 204800 2306.58 492.604 2744.21 14535.1 20090.5 20091.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1370 0.001024 4096 410 1515 15500 2.72163 104.409 104.741 211.914 211.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1860 3.2e-05 2048 350 1170 568000 96.8084 56.201 1931.19 1674.92 3759.28 3759.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 720 0.000256 2048 240 840 44800 13.241 7.0687 111.167 208.671 340.277 340.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1970 0.000256 2048 320 1140 72500 7.05331 184.366 209.662 401.126 401.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 700 6.4e-05 512 140 1065 224000 17.5797 6.63552 185.701 206.359 416.49 416.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1430 0.001024 1024 450 3015 15400 0.724416 0.696544 52.9081 37.8832 92.2829 92.3576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 430 0.000256 4096 135 3720 26400 29.7078 13.9453 566.98 417.286 1028.05 1028.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 340 3.2e-05 4096 75 1455 270592 707.075 240.319 2567.1 7141.42 10656.4 10656.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1110 0.000128 512 190 375 132608 6.37942 3.41261 38.0887 109.447 157.488 157.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 460 3.2e-05 4096 150 2040 207872 1928.09 415.497 2810.71 12316.6 17477.7 17478.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1370 0.001024 4096 410 1515 15456 2.72758 105.471 104.622 212.862 212.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1860 3.2e-05 2048 350 1170 568064 96.3143 56.0804 1947.34 1674.38 3774.28 3774.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 720 0.000256 2048 240 840 44800 13.229 7.03686 112.517 209.706 342.614 342.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1970 0.000256 2048 320 1140 72464 7.05136 185.843 209.649 402.586 402.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 700 6.4e-05 512 140 1065 229376 17.2572 6.64022 191.289 207.104 422.504 422.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1430 0.001024 1024 450 3015 15232 0.716096 0.69296 52.9958 39.0377 93.5131 93.5936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 430 0.000256 4096 135 3720 26880 29.6136 13.9488 584.454 419.317 1047.47 1047.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 340 3.2e-05 4096 75 1455 270720 709.302 240.795 2533.98 7146.46 10631 10631.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1110 0.000128 512 190 375 132480 6.37402 3.41885 37.2801 104.61 151.837 151.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 460 3.2e-05 4096 150 2040 207360 2298.44 491.444 2762.42 14510.3 20065.5 20066.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1370 0.001024 4096 410 1515 15480 2.72221 103.645 104.749 211.16 211.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1860 3.2e-05 2048 350 1170 568320 96.6283 56.068 1916.38 1675.18 3744.42 3744.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 720 0.000256 2048 240 840 45120 13.2035 7.15981 111.126 209.182 340.803 340.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1970 0.000256 2048 320 1140 72480 7.05389 181.873 209.748 398.717 398.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 700 6.4e-05 512 140 1065 222720 17.6781 6.63347 180.872 206.395 411.791 411.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1430 0.001024 1024 450 3015 15120 0.7168 0.690176 51.1316 37.5437 90.1528 90.2267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 430 0.000256 4096 135 3720 25920 29.8094 13.9489 553.209 418.266 1015.36 1015.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 340 3.2e-05 4096 75 1455 272384 705.913 239.95 2444.5 7155.83 10546.7 10547.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1110 0.000128 512 190 375 133120 6.35821 3.41565 35.8627 104.699 150.487 150.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 460 3.2e-05 4096 150 2040 204800 1930.51 416.273 2617.33 12343.1 17308.3 17309.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1370 0.001024 4096 410 1515 15488 2.72179 99.6248 104.839 207.227 207.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1860 3.2e-05 2048 350 1170 569344 96.2218 55.9765 1838.51 1676.99 3667.86 3667.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 720 0.000256 2048 240 840 45056 13.186 7.02646 105.936 209.38 335.658 335.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1970 0.000256 2048 320 1140 72448 7.09018 174.793 209.682 391.609 391.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 700 6.4e-05 512 140 1065 229376 17.6047 6.70374 179.276 209.153 412.947 413.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1430 0.001024 1024 450 3015 15104 0.713248 0.693536 49.013 38.0327 88.5274 88.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 430 0.000256 4096 135 3720 26624 29.5835 13.9236 545.82 418.598 1008.05 1008.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 340 3.2e-05 4096 75 1455 270336 707.446 240.428 2818.96 7139.14 10906.5 10906.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1110 0.000128 512 190 375 129024 6.34678 3.39968 40.8782 103.278 154.058 154.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 460 3.2e-05 4096 150 2040 196608 2303.76 491.981 2913.6 14525 20235.7 20236.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1370 0.001024 4096 410 1515 15360 2.71594 115.071 104.405 222.239 222.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1860 3.2e-05 2048 350 1170 568320 96.2066 55.9034 2133.81 1672.96 3959.06 3959.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 720 0.000256 2048 240 840 43008 13.1451 6.93046 118.4 206.625 345.231 345.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1970 0.000256 2048 320 1140 72384 7.05536 203.369 209.449 419.918 419.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 700 6.4e-05 512 140 1065 221184 17.7583 6.61299 202.123 206.276 432.986 433.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1430 0.001024 1024 450 3015 14976 0.7168 0.693952 57.0036 37.6661 96.1529 96.2294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 430 0.000256 4096 135 3720 24576 29.6091 13.781 583.84 413.094 1040.46 1040.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 340 3.2e-05 4096 75 1455 272000 706.703 240.449 2860.79 7151.71 10960.2 10960.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1110 0.000128 512 190 375 131200 6.29587 3.4056 41.7368 103.367 154.962 155.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 460 3.2e-05 4096 150 2040 192000 3088.78 653.116 2871.11 19180.3 25795 25796.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1370 0.001024 4096 410 1515 15400 2.72794 117.019 104.843 224.631 224.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1860 3.2e-05 2048 350 1170 566400 96.8764 56.1523 2126.94 1675.44 3955.57 3955.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 720 0.000256 2048 240 840 43200 13.1785 6.94874 119.221 206.826 346.303 346.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1970 0.000256 2048 320 1140 72400 7.05962 202.963 209.687 419.755 419.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 700 6.4e-05 512 140 1065 217600 18.0498 6.63146 200.995 206.452 432.338 432.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1430 0.001024 1024 450 3015 15200 0.720896 0.692224 58.5538 37.7012 97.7378 97.8102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 430 0.000256 4096 135 3720 25600 29.5516 13.8097 613.295 413.543 1070.33 1070.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 340 3.2e-05 4096 75 1455 270336 704.995 239.398 2593.5 7123.05 10661.4 10661.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1110 0.000128 512 190 375 131072 6.42618 3.41264 38.085 104.768 152.851 152.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 460 3.2e-05 4096 150 2040 196608 2345.48 499.406 2680.99 14773 20300.1 20301.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1370 0.001024 4096 410 1515 15360 2.72589 105.729 104.757 213.253 213.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1860 3.2e-05 2048 350 1170 565248 96.5339 55.9746 1950.12 1670.48 3773.28 3773.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 720 0.000256 2048 240 840 45056 13.2138 7.03325 113.618 209.68 343.672 343.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1970 0.000256 2048 320 1140 72192 7.03978 185.566 209.118 401.767 401.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 700 6.4e-05 512 140 1065 229376 17.6173 6.70682 191.873 209.068 425.475 425.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1430 0.001024 1024 450 3015 14848 0.712576 0.687104 51.4813 38.81 91.7627 91.8357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 430 0.000256 4096 135 3720 26624 29.6513 13.9354 581.6 419.006 1044.32 1044.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 340 3.2e-05 4096 75 1460 270336 711.644 240.91 4662.01 7237.96 12853 12853.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1110 0.000128 512 190 380 132608 6.38358 3.40778 28.9519 105.891 144.787 144.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 460 3.2e-05 4096 150 2040 210944 1920.74 413.921 3791.85 12344.7 18472.3 18473.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1370 0.001024 4096 410 1520 15584 2.73379 80.47 105.865 189.111 189.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1860 3.2e-05 2048 350 1180 567808 96.8748 56.0113 1849.12 1691.39 3693.56 3693.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 720 0.000256 2048 240 840 44800 13.2791 7.13232 163.981 211.646 396.167 396.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1970 0.000256 2048 320 1140 72608 7.06544 141.593 211.632 360.333 360.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 700 6.4e-05 512 140 1060 231424 17.4422 6.70864 143.195 210.916 378.47 378.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1430 0.001024 1024 450 3020 15424 0.72016 0.69632 39.6542 39.7224 80.8626 80.9342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 430 0.000256 4096 135 3720 26624 29.6836 13.946 440.122 423.128 907.006 907.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 340 3.2e-05 4096 75 1460 270720 713.617 241.213 4673.13 7165.03 12793.5 12793.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1110 0.000128 512 190 380 132480 6.40986 3.41773 32.8107 104.992 147.785 147.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 460 3.2e-05 4096 150 2040 209920 1929.21 415.161 4091.7 12261.6 18698.7 18699.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1370 0.001024 4096 410 1520 15560 2.72893 91.0563 104.837 198.666 198.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1860 3.2e-05 2048 350 1180 567680 97.1483 56.1393 1900.21 1676.93 3730.6 3730.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 720 0.000256 2048 240 840 44800 13.3413 7.13523 179.386 209.854 409.845 409.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1970 0.000256 2048 320 1140 72600 7.13728 159.47 209.83 376.48 376.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 700 6.4e-05 512 140 1060 232960 17.486 6.73197 165.872 209.807 400.113 400.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1430 0.001024 1024 450 3020 15440 0.722944 0.694016 45.2265 39.4604 86.1766 86.2493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 430 0.000256 4096 135 3720 26560 29.8284 13.9668 496.126 419.602 959.656 959.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 340 3.2e-05 4096 75 1460 270336 712.21 240.946 4104.59 7149.41 12207.6 12208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1110 0.000128 512 190 380 132096 6.39181 3.41338 30.3444 104.712 145.02 145.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 460 3.2e-05 4096 150 2040 208896 1928.52 414.736 3634.98 12253.7 18233 18233.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1370 0.001024 4096 410 1520 15552 2.73258 82.952 104.724 190.451 190.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1860 3.2e-05 2048 350 1180 567552 96.8684 56.0271 1570.24 1674.47 3397.77 3397.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 720 0.000256 2048 240 840 44544 13.3055 7.04515 157.141 209.31 386.928 387.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1970 0.000256 2048 320 1140 72576 7.07197 148.384 209.556 365.054 365.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 700 6.4e-05 512 140 1060 230400 17.4232 6.68272 151.254 208.222 383.792 383.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1430 0.001024 1024 450 3020 15360 0.720448 0.69632 41.8132 39.2632 82.5641 82.6388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 430 0.000256 4096 135 3720 26496 29.6742 13.951 460.357 418.456 922.571 922.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 20 340 3.2e-05 4096 75 1460 270592 712.998 241.284 4089.12 7173.48 12217.4 12217.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1110 0.000128 512 190 380 131712 6.42829 3.41795 31.1176 104.828 145.949 146.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 460 3.2e-05 4096 150 2040 207872 1931.13 415.907 2298.53 12277.9 16924.6 16925.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1370 0.001024 4096 410 1520 15568 2.73408 85.7844 105.025 193.587 193.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1860 3.2e-05 2048 350 1180 567168 97.0452 56.1662 1592.14 1676.62 3422.13 3422.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 720 0.000256 2048 240 840 44800 13.2879 7.05331 91.9183 209.549 321.938 322.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1970 0.000256 2048 320 1140 72576 7.06355 149.955 209.799 366.861 366.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 700 6.4e-05 512 140 1060 229376 17.6936 6.72758 154.129 209.466 388.231 388.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1430 0.001024 1024 450 3020 15344 0.720672 0.712704 42.5956 38.1945 82.292 82.3583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 430 0.000256 4096 135 3720 26432 29.7849 13.9592 463.188 418.942 926.005 926.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 20 340 3.2e-05 4096 75 1460 270336 711.653 240.943 3730.35 7173.14 11856.6 11857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1110 0.000128 512 190 380 132096 6.37882 8.1511 31.7923 104.575 151.06 151.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 460 3.2e-05 4096 150 2040 208896 1919.78 413.445 2327.71 12219.1 16881.2 16882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1370 0.001024 4096 410 1520 15552 2.73216 85.6904 104.832 193.299 193.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1860 3.2e-05 2048 350 1180 567296 96.6971 56.0109 1618.1 1675.79 3446.75 3446.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 720 0.000256 2048 240 840 44544 13.211 7.01594 92.2552 209.063 321.672 321.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1970 0.000256 2048 320 1140 72576 7.06813 153.096 209.65 369.858 369.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 700 6.4e-05 512 140 1060 229376 17.6166 6.71309 149.45 208.965 382.956 383.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1430 0.001024 1024 450 3020 15360 0.72192 0.714752 40.7188 39.3367 81.5634 81.6309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 430 0.000256 4096 135 3720 26112 29.6864 13.9118 462.054 417.959 923.745 923.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 340 3.2e-05 4096 75 1460 269568 711.399 241.61 4378.94 7181.25 12513.7 12514.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1110 0.000128 512 190 380 131328 6.41776 3.41862 38.9625 104.562 153.52 153.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 460 3.2e-05 4096 150 2040 207360 1929.32 415.052 2823.79 12245.8 17415.1 17415.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1370 0.001024 4096 410 1520 15552 2.72998 106.882 104.94 214.617 214.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1860 3.2e-05 2048 350 1180 566784 96.9364 56.1769 1970.44 1675.93 3799.65 3799.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 720 0.000256 2048 240 840 44352 13.2471 7.02128 111.852 209.029 341.283 341.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1970 0.000256 2048 320 1140 72504 7.05946 186.833 209.602 403.536 403.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 700 6.4e-05 512 140 1060 225792 17.6104 6.6609 189.19 207.37 421.046 421.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1430 0.001024 1024 450 3020 15408 0.72304 0.695936 53.9072 38.8987 94.298 94.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 430 0.000256 4096 135 3720 25920 29.7548 13.9387 566.352 417.981 1028.16 1028.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 20 340 3.2e-05 4096 75 1460 269568 710.482 241.468 4386.7 7169.61 12508.8 12509.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1110 0.000128 512 190 380 129024 6.39219 3.40787 26.9758 103.763 140.693 140.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 460 3.2e-05 4096 150 2040 202752 2303.15 489.901 1928.49 14483.5 19210.6 19211.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1370 0.001024 4096 410 1520 15408 2.71594 73.8317 104.477 181.067 181.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1860 3.2e-05 2048 350 1180 566784 96.6444 56.055 1367.78 1674.93 3195.57 3195.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 720 0.000256 2048 240 840 43776 13.1481 6.95315 77.2669 207.535 305.037 305.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1970 0.000256 2048 320 1140 72432 7.05267 130.073 209.451 346.619 346.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 700 6.4e-05 512 140 1060 221184 17.4337 6.57936 129.692 204.187 358.109 358.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1430 0.001024 1024 450 3020 15264 0.717152 0.694272 37.3299 37.3083 76.1219 76.1958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 430 0.000256 4096 135 3720 25344 29.5818 13.8333 384.957 427.84 856.346 856.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 340 3.2e-05 4096 75 1460 270080 710.03 241.301 3894.55 7161.64 12008 12008.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1110 0.000128 512 190 380 131840 6.41946 3.41731 37.6247 104.993 152.609 152.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 460 3.2e-05 4096 150 2040 209920 2299.91 489.996 2756.25 14486.4 20033.8 20034.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1370 0.001024 4096 410 1520 15520 2.72589 103.339 104.804 210.911 210.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1860 3.2e-05 2048 350 1180 567040 96.7596 56.0435 1904.88 1676.62 3734.47 3734.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 720 0.000256 2048 240 840 44160 13.172 7.07405 107.905 208.194 336.471 336.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1970 0.000256 2048 320 1140 72560 7.07024 181.062 209.773 397.947 398.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 700 6.4e-05 512 140 1060 230400 17.6289 6.72045 186.665 209.778 421.01 421.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1430 0.001024 1024 450 3020 15360 0.71888 0.690784 51.6956 39.131 92.3076 92.3794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 430 0.000256 4096 135 3720 25600 29.6354 13.8853 541.244 416.313 1001.21 1001.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 20 340 3.2e-05 4096 75 1460 268800 709.908 241.896 4090.89 7196.42 12239.7 12240.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1110 0.000128 512 190 380 128000 6.38682 3.39968 25.9584 103.348 139.25 139.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 460 3.2e-05 4096 150 2040 204800 2681.92 571.328 1893.32 16884.1 22032.3 22033.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1370 0.001024 4096 410 1520 15360 2.71459 72.0527 104.459 179.272 179.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1860 3.2e-05 2048 350 1180 565760 96.5931 56.0927 1323.88 1677.21 3153.94 3154.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 720 0.000256 2048 240 840 43520 13.0864 6.95114 74.331 206.736 301.235 301.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1970 0.000256 2048 320 1140 72480 7.08128 126.05 209.82 342.995 343.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 700 6.4e-05 512 140 1060 225280 17.4582 6.61664 127.624 206.447 358.362 358.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1430 0.001024 1024 450 3020 15040 0.715328 0.6904 35.6193 37.4851 74.584 74.6574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 430 0.000256 4096 135 3720 24320 29.6021 13.783 359.399 413.47 816.387 816.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 340 3.2e-05 4096 75 1460 268800 709.068 241.129 3432.07 7177.44 11560.2 11560.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1110 0.000128 512 190 380 130560 6.38912 3.40378 34.8449 104.327 149.194 149.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 460 3.2e-05 4096 150 2040 202752 2304.16 492.916 2501.24 14548.8 19848.4 19849.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1370 0.001024 4096 410 1520 15456 2.71971 96.5602 104.623 203.944 203.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1860 3.2e-05 2048 350 1180 566784 96.4298 55.9045 1783.89 1674.17 3610.55 3610.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 720 0.000256 2048 240 840 43776 13.2163 6.9889 99.8107 208.607 328.75 328.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1970 0.000256 2048 320 1140 72480 7.09062 168.789 209.623 385.547 385.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 700 6.4e-05 512 140 1060 227328 17.262 6.61702 171.605 206.385 402.082 402.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1430 0.001024 1024 450 3020 15360 0.718848 0.69872 48.5181 38.8156 88.8229 88.8966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 430 0.000256 4096 135 3720 26112 29.5252 13.8953 517.074 417.177 977.802 977.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 340 3.2e-05 4096 75 1460 267264 710.982 242.216 3449.36 7198.5 11601.6 11602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1110 0.000128 512 190 380 129024 6.35168 3.39837 25.0181 103.358 138.282 138.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 460 3.2e-05 4096 150 2040 196608 2309.13 492.04 1744.39 14557 19112.6 19113.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1370 0.001024 4096 410 1520 15360 2.7177 69.0715 104.559 176.395 176.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1860 3.2e-05 2048 350 1180 565248 96.6634 55.9759 1266.5 1674.21 3093.52 3093.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 720 0.000256 2048 240 840 43008 13.1269 7.04102 70.4618 206.781 297.541 297.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1970 0.000256 2048 320 1140 72384 7.05165 121.19 209.662 337.948 338.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 700 6.4e-05 512 140 1060 221184 17.7453 6.61248 119.925 206.428 350.931 351.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1430 0.001024 1024 450 3020 14976 0.71712 0.693952 34.0317 38.5748 74.0913 74.1617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 430 0.000256 4096 135 3720 24576 29.6308 13.7812 348.275 413.502 805.317 805.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 340 3.2e-05 4096 75 1460 268800 711.05 242.172 3461.72 7229.96 11645.4 11645.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1110 0.000128 512 190 380 131200 6.4063 3.41434 36.6485 105.311 151.937 152.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 460 3.2e-05 4096 150 2040 204800 2304.63 492.735 2634.89 14632 20065.5 20066.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1370 0.001024 4096 410 1520 15500 2.7239 100.653 105.76 209.179 209.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1860 3.2e-05 2048 350 1180 566400 96.9598 56.2787 1860.44 1690.17 3704.01 3704.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 720 0.000256 2048 240 840 44000 13.2818 7.0457 105.133 210.572 336.161 336.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1970 0.000256 2048 320 1140 72500 7.08704 177.086 211.571 395.786 395.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 700 6.4e-05 512 140 1060 224000 17.5962 6.63757 177.263 208.234 409.946 410.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1430 0.001024 1024 450 3020 15400 0.723392 0.698016 50.8286 38.218 90.5381 90.6117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 430 0.000256 4096 135 3720 25600 29.8368 13.9489 528.447 421.068 993.428 993.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 340 3.2e-05 4096 75 1460 268800 712.054 242.061 3461.68 7181.19 11597.5 11597.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1110 0.000128 512 190 380 128000 6.4199 3.41043 25.5052 103.299 138.79 138.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 460 3.2e-05 4096 150 2040 192000 3088.47 653.038 1746.92 19167.5 24657.7 24659.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1370 0.001024 4096 410 1520 15400 2.72534 70.7357 104.806 178.31 178.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1860 3.2e-05 2048 350 1180 566400 96.8843 56.0742 1305.69 1674.24 3133.06 3133.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 720 0.000256 2048 240 840 43200 13.1775 6.95318 72.8377 206.679 299.776 299.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1970 0.000256 2048 320 1140 72400 7.08813 124.302 209.627 341.062 341.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 700 6.4e-05 512 140 1060 217600 18.0752 6.63245 121.476 206.306 352.706 352.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1430 0.001024 1024 450 3020 15200 0.718848 0.693824 35.4349 38.5658 75.4844 75.5575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 430 0.000256 4096 135 3720 24000 29.8756 13.8097 348.353 413.2 805.373 805.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 340 3.2e-05 4096 75 1460 268800 709.437 241.282 3113.55 7178.4 11243.2 11243.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1110 0.000128 512 190 380 130816 6.4512 3.41181 46.9012 104.931 161.85 161.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 460 3.2e-05 4096 150 2040 207872 1927.27 415.499 3402.69 12294.3 18040.8 18041.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1370 0.001024 4096 410 1520 15456 2.71974 127.706 104.652 235.123 235.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1860 3.2e-05 2048 350 1180 566272 96.5489 55.9841 2352.94 1674.16 4179.8 4179.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 720 0.000256 2048 240 840 44800 13.2279 7.27053 135.752 209.674 366.057 366.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1970 0.000256 2048 320 1140 72464 7.05126 223.637 209.624 440.356 440.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 700 6.4e-05 512 140 1060 222208 17.7948 6.64371 223.017 207.138 454.809 454.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1430 0.001024 1024 450 3020 15232 0.714688 0.690944 63.7052 37.5768 102.762 102.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 430 0.000256 4096 135 3720 25984 29.8 13.9592 680.977 419.196 1144.07 1144.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 340 3.2e-05 4096 75 1460 268800 708.164 241.051 4710.16 7173.39 12833.3 12833.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1110 0.000128 512 190 380 129024 6.38858 3.39386 30.8351 103.699 144.473 144.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 460 3.2e-05 4096 150 2040 200704 1921.55 414.128 2164.49 12232.2 16733.5 16734.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1370 0.001024 4096 410 1520 15232 2.70992 83.5445 103.963 190.262 190.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1860 3.2e-05 2048 350 1180 566272 96.3933 56.0709 1549.24 1673.02 3374.89 3375.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 720 0.000256 2048 240 840 43008 13.1812 6.97232 85.9711 207.395 313.655 313.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1970 0.000256 2048 320 1140 72352 7.09955 147.213 209.523 363.88 363.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 700 6.4e-05 512 140 1060 215040 17.5143 6.56605 143.182 202.176 369.659 369.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1430 0.001024 1024 450 3020 15232 0.718848 0.69648 42.0662 37.047 80.6098 80.6851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 430 0.000256 4096 135 3720 25088 29.5577 13.8244 432.475 414.634 890.622 890.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 340 3.2e-05 4096 75 1460 268800 710.878 241.624 2990.46 7178.65 11122.1 11122.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1110 0.000128 512 190 380 130560 6.43952 3.41606 44.8335 104.516 159.359 159.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 460 3.2e-05 4096 150 2040 207360 2298.44 491.483 3261.34 14462.7 20515.3 20516.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1370 0.001024 4096 410 1520 15480 2.7328 123.314 104.798 230.891 230.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1860 3.2e-05 2048 350 1180 566400 96.8581 56.039 2257.9 1673.79 4084.75 4084.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 720 0.000256 2048 240 840 44160 13.2746 7.05104 128.173 209.009 357.641 357.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1970 0.000256 2048 320 1140 72480 7.04925 214.399 209.509 430.998 431.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 700 6.4e-05 512 140 1060 222720 17.6816 6.63347 215.23 206.221 445.984 446.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1430 0.001024 1024 450 3020 15120 0.717056 0.690496 60.6725 37.4091 99.562 99.6362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 430 0.000256 4096 135 3720 25920 29.8002 13.9537 651.435 417.846 1113.17 1113.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 340 3.2e-05 4096 75 1460 264960 711.48 242.908 4400.5 7170.59 12526 12526.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1110 0.000128 512 190 380 126720 6.43872 3.40218 29.6149 103.293 142.908 143.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 460 3.2e-05 4096 150 2040 199680 2677.71 567.272 2131.42 16664.7 22042.6 22043.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1370 0.001024 4096 410 1520 15360 2.72362 83.3641 104.712 190.846 190.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1860 3.2e-05 2048 350 1180 564480 96.4819 55.8858 1526.27 1668.68 3347.49 3347.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 720 0.000256 2048 240 840 42240 13.2164 6.94326 84.086 206.711 311.086 311.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1970 0.000256 2048 320 1140 72240 7.05331 145.297 209.156 361.548 361.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 700 6.4e-05 512 140 1060 215040 18.2415 6.62829 140.43 206.269 371.785 371.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1430 0.001024 1024 450 3020 14880 0.71824 0.692224 40.6148 38.6101 80.7075 80.7777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 430 0.000256 4096 135 3720 24960 29.5589 13.7986 426.366 425.152 895.006 895.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 340 3.2e-05 4096 75 1460 270336 708.958 240.983 2932.45 7154.48 11037.4 11037.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1110 0.000128 512 190 380 131072 6.42182 3.40787 43.8981 104.609 158.489 158.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 460 3.2e-05 4096 150 2040 204800 1928.94 416.259 3141.54 12319.2 17807 17807.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1370 0.001024 4096 410 1520 15488 2.73501 120.543 104.907 228.23 228.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1860 3.2e-05 2048 350 1180 567296 96.6156 56.013 2206.92 1675.54 4035.25 4035.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 720 0.000256 2048 240 840 44032 13.2559 7.04976 125.484 209.201 355.12 355.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1970 0.000256 2048 320 1140 72448 7.06256 210.444 209.447 426.996 427.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 700 6.4e-05 512 140 1060 229376 17.598 6.71034 216.282 208.975 449.783 449.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1430 0.001024 1024 450 3020 15104 0.714848 0.691808 58.9211 38.8588 99.2593 99.3412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 430 0.000256 4096 135 3720 25600 29.7943 13.9264 625.612 418.238 1087.71 1087.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 340 3.2e-05 4096 75 1460 266240 709.661 241.475 4209.08 7172.81 12333.5 12333.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1110 0.000128 512 190 380 131072 6.4289 3.41478 29.783 104.779 144.561 144.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 460 3.2e-05 4096 150 2040 196608 2345.91 499.378 2024.66 14795.8 19667 19668.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1370 0.001024 4096 410 1520 15360 2.72998 80.3302 104.923 188.026 188.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1860 3.2e-05 2048 350 1180 565248 96.5208 55.8694 1473.97 1671.79 3298.31 3298.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 720 0.000256 2048 240 840 43008 13.4111 7.03901 82.8269 209.697 313.103 313.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1970 0.000256 2048 320 1140 72192 7.04512 140.076 209.255 356.423 356.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 700 6.4e-05 512 140 1060 229376 17.6209 6.70512 144.658 209.216 378.414 378.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1430 0.001024 1024 450 3020 14848 0.712992 0.685792 39.0749 37.6586 78.2053 78.2792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 430 0.000256 4096 135 3720 24576 29.9921 13.9552 404.809 419.29 868.181 868.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 340 3.2e-05 4096 75 1460 267264 708.946 242.205 2534.07 7177.62 10663.3 10663.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1110 0.000128 512 190 380 129024 6.34698 3.39584 37.5669 103.361 150.828 150.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 460 3.2e-05 4096 150 2040 196608 2304.85 491.983 2638.94 14526.4 19963.5 19964.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1370 0.001024 4096 410 1520 15360 2.72154 104.336 104.592 211.692 211.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1860 3.2e-05 2048 350 1180 565248 96.7285 55.9733 1931.46 1674.2 3758.53 3758.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 720 0.000256 2048 240 840 43008 13.1372 6.93232 105.997 206.783 332.979 333.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1970 0.000256 2048 320 1140 72384 7.07133 183.696 209.601 400.413 400.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 700 6.4e-05 512 140 1060 221184 17.7457 6.61558 181.5 206.429 412.503 412.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1430 0.001024 1024 450 3020 14976 0.717248 0.695424 51.4378 37.7547 90.6786 90.7519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 430 0.000256 4096 135 3720 24576 29.6279 13.7728 529.282 413.51 986.321 986.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 340 3.2e-05 4096 75 1460 264192 709.718 242.686 1750.56 7183.55 9887.02 9887.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1110 0.000128 512 190 380 129024 6.37411 3.39539 26.4873 103.506 139.92 140.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 460 3.2e-05 4096 150 2040 196608 3048.06 644.609 1857.06 19016.6 24568.1 24569.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1370 0.001024 4096 410 1520 14976 2.70054 70.8912 103.61 177.243 177.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1860 3.2e-05 2048 350 1180 559104 96.6852 55.6564 1331.57 1666.83 3150.9 3151.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 720 0.000256 2048 240 840 43008 13.1711 6.94797 74.8292 207.554 302.634 302.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1970 0.000256 2048 320 1140 72192 7.1096 127.734 209.649 344.536 344.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 700 6.4e-05 512 140 1060 196608 18.2687 6.54109 113.166 198.352 336.543 336.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1430 0.001024 1024 450 3020 13824 0.702752 0.673152 32.8862 35.6131 69.9496 70.0252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 430 0.000256 4096 135 3720 24576 29.6532 13.8078 369.465 414.573 827.634 827.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 340 3.2e-05 4096 75 1460 268800 710.33 242.046 2625.75 7168.89 10747.5 10747.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1110 0.000128 512 190 380 128000 6.41168 3.39968 38.5886 103.358 151.915 152.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 460 3.2e-05 4096 150 2040 192000 3088.64 653.054 2652.14 19183.3 25578.9 25580.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1370 0.001024 4096 410 1520 15400 2.72112 108.659 104.808 216.229 216.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1860 3.2e-05 2048 350 1180 566400 96.8505 56.0843 1982.65 1675.13 3810.87 3811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 720 0.000256 2048 240 840 43200 13.1898 6.95731 110.617 206.84 337.732 337.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1970 0.000256 2048 320 1140 72400 7.05062 188.171 209.653 404.916 404.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 700 6.4e-05 512 140 1060 217600 18.0615 6.62688 185.204 206.416 416.517 416.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1430 0.001024 1024 450 3020 15200 0.718496 0.692224 54.4623 37.5685 93.5113 93.5876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 430 0.000256 4096 135 3720 24000 29.8736 13.8076 530.818 413.408 988.036 988.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 340 3.2e-05 4096 75 1460 262400 712.809 244.269 1832.1 7187.24 9976.92 9977.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1110 0.000128 512 190 380 128000 6.39741 3.39632 27.6088 103.492 141.052 141.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 340 3.2e-05 4096 75 1464 271360 710.161 240.418 4395.97 7140.81 12487.9 12488.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1110 0.000128 512 190 384 133632 6.34957 3.40989 28.6079 104.882 143.412 143.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 460 3.2e-05 4096 150 2040 206848 2305.84 491.628 3583.45 14563.3 20945.5 20946.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1370 0.001024 4096 410 1512 15616 2.73542 79.2648 104.943 186.986 187.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1860 3.2e-05 2048 350 1176 565760 97.0647 55.9941 1813.18 1675.3 3641.7 3641.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 720 0.000256 2048 240 840 44288 13.327 7.05504 156.046 209.638 386.201 386.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1970 0.000256 2048 320 1152 72544 7.10656 140.598 209.61 357.359 357.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 700 6.4e-05 512 140 1080 229376 17.6007 6.70746 145.21 208.912 378.649 378.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1430 0.001024 1024 450 3024 15424 0.721088 0.695168 39.1137 39.8633 80.4678 80.5478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 430 0.000256 4096 135 3720 26624 29.6852 13.9461 434.802 419.18 897.75 897.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 340 3.2e-05 4096 75 1464 271360 712.823 240.926 4226.52 7142.25 12323 12323.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1110 0.000128 512 190 384 133760 6.36573 3.41958 30.3804 104.91 145.233 145.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 460 3.2e-05 4096 150 2040 207360 2312.35 492.282 3590.87 14577.4 20974.3 20975.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1370 0.001024 4096 410 1512 15600 2.7312 84.1148 104.854 191.743 191.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1860 3.2e-05 2048 350 1176 565760 97.4059 56.1229 1742.04 1675.61 3571.34 3571.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 720 0.000256 2048 240 840 44480 13.3855 7.07808 158.782 209.686 389.061 389.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1970 0.000256 2048 320 1152 72520 7.05306 149.221 209.597 365.916 365.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 700 6.4e-05 512 140 1080 230400 17.6999 6.73232 154.577 209.64 388.879 389.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1430 0.001024 1024 450 3024 15440 0.72144 0.700416 42.342 39.1353 82.9707 83.0457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 430 0.000256 4096 135 3720 26560 29.8337 13.9674 459.741 419.326 922.995 923.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 340 3.2e-05 4096 75 1464 271104 710.125 240.626 4258.98 7146.12 12356.4 12356.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1110 0.000128 512 190 384 133632 6.34989 3.41802 30.2814 104.815 145.023 145.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 460 3.2e-05 4096 150 2040 205824 2307.88 493.082 3703.41 14606.2 21111.9 21112.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1370 0.001024 4096 410 1512 15600 2.7304 83.0853 104.973 190.833 190.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1860 3.2e-05 2048 350 1176 565248 97.0941 56.1303 1535.7 1676.06 3365.16 3365.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 720 0.000256 2048 240 840 44160 13.2647 7.03341 88.1433 209.507 318.079 318.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1970 0.000256 2048 320 1152 72528 7.05741 146.927 209.784 363.811 363.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 700 6.4e-05 512 140 1080 227328 17.6245 6.68806 151.118 208.41 384.058 384.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1430 0.001024 1024 450 3024 15360 0.717408 0.69392 41.4725 38.4575 81.4125 81.4878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 430 0.000256 4096 135 3720 26496 29.6816 13.9489 451.616 418.934 914.309 914.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 340 3.2e-05 4096 75 1464 270336 709.367 240.376 4262.76 7147.42 12360.4 12360.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1110 0.000128 512 190 384 132096 6.33984 3.40618 19.699 104.343 133.943 134.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 460 3.2e-05 4096 150 2040 202752 2306.04 492.854 3397.81 14557 20755 20756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1370 0.001024 4096 410 1512 15552 2.73382 53.3695 105.059 161.207 161.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1860 3.2e-05 2048 350 1176 563712 96.9662 55.9345 1256.02 1674.31 3083.4 3083.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 720 0.000256 2048 240 840 43776 13.2558 6.99222 153.116 208.63 382.128 382.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1970 0.000256 2048 320 1152 72480 7.06115 94.5725 209.807 311.486 311.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 700 6.4e-05 512 140 1080 221184 17.7263 6.64029 95.7848 206.412 326.781 326.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1430 0.001024 1024 450 3024 15360 0.72048 0.69648 26.9328 38.2011 66.6231 66.6972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 430 0.000256 4096 135 3720 26112 29.5726 13.8776 285.715 417.096 746.4 746.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 24 340 3.2e-05 4096 75 1464 271488 709.597 240.822 4698.88 7139.09 12788.9 12789.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1110 0.000128 512 190 384 133504 6.37312 3.4184 35.3188 104.749 150.019 150.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 460 3.2e-05 4096 150 2040 204288 2314.72 495.37 2533.82 14602.5 19947.7 19948.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1370 0.001024 4096 410 1512 15568 2.73363 96.569 104.844 204.191 204.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1860 3.2e-05 2048 350 1176 565376 97.1276 56.1193 1774.63 1675.3 3603.33 3603.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 720 0.000256 2048 240 840 44352 13.3121 7.05536 103.059 209.386 332.943 333.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1970 0.000256 2048 320 1152 72520 7.11946 169.694 209.641 386.498 386.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 700 6.4e-05 512 140 1080 229376 17.7116 6.73187 177.476 209.305 411.441 411.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1430 0.001024 1024 450 3024 15344 0.720128 0.692864 48.214 38.5978 88.2965 88.3712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 430 0.000256 4096 135 3720 26432 29.7409 13.9646 523.823 418.613 986.278 986.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 340 3.2e-05 4096 75 1464 270592 708.036 240.384 5026.34 7166 13141.3 13141.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1110 0.000128 512 190 384 132608 6.3839 3.41197 22.6318 109.832 142.415 142.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 460 3.2e-05 4096 150 2040 200704 2334.39 497.945 3977.21 14713.5 21524.3 21525.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1370 0.001024 4096 410 1512 15456 2.7175 60.4476 104.55 167.758 167.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1860 3.2e-05 2048 350 1176 564480 96.923 55.9904 1131.82 1674.36 2959.25 2959.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 720 0.000256 2048 240 840 43904 13.3096 7.07379 188.035 209.705 418.247 418.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1970 0.000256 2048 320 1152 72464 7.07174 107.588 209.809 324.514 324.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 700 6.4e-05 512 140 1080 222208 17.8102 6.63795 108.87 207.105 340.652 340.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1430 0.001024 1024 450 3024 15232 0.7168 0.690976 30.4237 39.1479 71.0494 71.1209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 430 0.000256 4096 135 3720 25984 29.8043 13.9476 324.932 419.243 788.057 788.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 340 3.2e-05 4096 75 1464 271360 708.711 240.444 4197.16 7148.79 12295.6 12296.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1110 0.000128 512 190 384 133120 6.35488 3.43037 34.015 104.724 148.682 148.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 460 3.2e-05 4096 150 2040 204800 1929.22 416.201 2458.54 12316.6 17121.7 17122.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1370 0.001024 4096 410 1512 15552 2.75437 91.5087 104.869 199.178 199.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1860 3.2e-05 2048 350 1176 565248 96.8103 56.0128 1735.99 1676.99 3565.97 3566.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 720 0.000256 2048 240 840 44032 13.2401 7.01174 98.7584 209.236 328.378 328.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1970 0.000256 2048 320 1152 72512 7.09075 165.708 209.805 382.65 382.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 700 6.4e-05 512 140 1080 229376 17.6021 6.70339 163.713 209.134 397.364 397.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1430 0.001024 1024 450 3024 15360 0.722848 0.718784 44.0783 39.7715 85.3644 85.4309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 430 0.000256 4096 135 3720 26112 29.6706 13.9266 495.417 418.381 957.532 957.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 340 3.2e-05 4096 75 1464 270336 710.145 240.953 4116.93 7153.62 12222.1 12222.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1110 0.000128 512 190 384 133120 6.35674 3.40998 22.9418 104.607 137.47 137.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 460 3.2e-05 4096 150 2040 204800 1928.82 416.177 1645.16 12307.1 16298.4 16299.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1370 0.001024 4096 410 1512 15488 2.73021 60.2906 104.782 167.844 167.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1860 3.2e-05 2048 350 1176 565248 96.7656 56.0237 1148.5 1675.56 2977.01 2977.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 720 0.000256 2048 240 840 44032 13.2452 7.0303 66.3366 209.201 295.943 296.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1970 0.000256 2048 320 1152 72448 7.0649 109.707 209.612 326.43 326.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 700 6.4e-05 512 140 1080 229376 17.5838 6.7072 106.582 208.985 340.07 340.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1430 0.001024 1024 450 3024 15104 0.716352 0.690592 28.1274 38.2661 67.8732 67.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 430 0.000256 4096 135 3720 25600 29.8092 13.9296 319.81 418.31 781.99 782.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 340 3.2e-05 4096 75 1464 270720 710.882 241.102 3921.34 7163.52 12037.3 12037.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1110 0.000128 512 190 384 132480 6.36944 3.41763 37.2145 104.48 151.64 151.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 460 3.2e-05 4096 150 2040 202752 2314.38 495.187 2656.9 14585 20052.7 20053.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1370 0.001024 4096 410 1512 15552 2.73408 102.695 104.815 210.289 210.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1860 3.2e-05 2048 350 1176 564480 97.1543 56.1954 1886.73 1674.69 3714.93 3715.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 720 0.000256 2048 240 840 43776 13.269 7.02131 107.164 208.88 336.466 336.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1970 0.000256 2048 320 1152 72504 7.07098 181.239 209.601 397.953 398.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 700 6.4e-05 512 140 1080 225792 17.6142 6.66317 184.683 207.218 416.394 416.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1430 0.001024 1024 450 3024 15408 0.722944 0.693984 51.6541 39.3592 92.5035 92.5749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 430 0.000256 4096 135 3720 25920 29.76 13.9346 545.601 417.677 1007.1 1007.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 24 340 3.2e-05 4096 75 1464 269568 711.334 241.453 3897.96 7177.41 12028.7 12029.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1110 0.000128 512 190 384 131328 6.31715 3.41066 26.1533 103.759 139.805 139.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 460 3.2e-05 4096 150 2040 193536 2713.18 574.627 1794.29 16961 22044.7 22045.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1370 0.001024 4096 410 1512 15408 2.72246 71.8219 104.432 179.024 179.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1860 3.2e-05 2048 350 1176 564480 96.8949 56.0277 1319.21 1674.93 3147.23 3147.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 720 0.000256 2048 240 840 42624 13.2371 6.9632 73.4593 207.534 301.326 301.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1970 0.000256 2048 320 1152 72432 7.08198 126.595 209.608 343.328 343.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 700 6.4e-05 512 140 1080 221184 17.4441 6.57818 127.213 204.189 355.641 355.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1430 0.001024 1024 450 3024 15264 0.718688 0.692224 35.9586 37.6798 75.1191 75.1923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 430 0.000256 4096 135 3720 25344 29.5831 13.8421 374.059 415.076 832.692 832.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 340 3.2e-05 4096 75 1464 271360 708.917 240.759 3518.47 7140.88 11609.6 11610.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1110 0.000128 512 190 384 133120 6.3897 3.42 35.4871 104.906 150.368 150.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 460 3.2e-05 4096 150 2040 204800 2314.66 495.707 2545.83 14611 19968.5 19969.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1370 0.001024 4096 410 1512 15520 2.71686 97.0836 104.612 204.456 204.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1860 3.2e-05 2048 350 1176 565760 96.8286 56.2807 1798.4 1675.22 3626.9 3627.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 720 0.000256 2048 240 840 43520 13.2267 7.00621 101.1 208.011 329.479 329.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1970 0.000256 2048 320 1152 72480 7.08899 172.266 209.535 388.938 388.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 700 6.4e-05 512 140 1080 230400 17.6543 6.71827 179.407 209.603 413.597 413.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1430 0.001024 1024 450 3024 15360 0.718464 0.6936 48.9595 39.8306 90.2769 90.3524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 430 0.000256 4096 135 3720 25600 29.639 13.8875 512.522 415.96 972.145 972.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 340 3.2e-05 4096 75 1464 271360 708.672 240.486 3633.46 7152.61 11735.7 11736.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1110 0.000128 512 190 384 130560 6.29462 3.41226 25.162 103.328 138.352 138.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 460 3.2e-05 4096 150 2040 204800 2681.42 571.33 1832.14 16887.6 21973.9 21975.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1370 0.001024 4096 410 1512 15360 2.7136 69.0094 104.294 176.058 176.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1860 3.2e-05 2048 350 1176 565760 96.5683 56.0916 1281.17 1676.86 3110.86 3110.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 720 0.000256 2048 240 840 42240 13.1599 6.92634 70.4743 206.693 297.385 297.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1970 0.000256 2048 320 1152 72320 7.06774 123.412 209.495 340.018 340.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 700 6.4e-05 512 140 1080 225280 17.4604 6.61603 125.638 206.408 356.33 356.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1430 0.001024 1024 450 3024 15040 0.71552 0.689792 34.4373 37.9409 73.8523 73.9247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 430 0.000256 4096 135 3720 24320 29.5985 13.779 347.432 413.226 804.165 804.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 340 3.2e-05 4096 75 1464 270336 706.927 240.41 4915.04 7156.88 13019.8 13020.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1110 0.000128 512 190 384 132096 6.33523 3.40438 45.3105 104.254 159.461 159.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 460 3.2e-05 4096 150 2040 202752 2303.7 492.899 3222.11 14539.1 20559.1 20560.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1370 0.001024 4096 410 1512 15552 2.73226 123.633 104.897 231.307 231.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1860 3.2e-05 2048 350 1176 563712 96.7113 55.9461 2278.44 1672.97 4104.23 4104.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 720 0.000256 2048 240 840 43776 13.1929 7.0119 129.69 208.458 358.484 358.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1970 0.000256 2048 320 1152 72480 7.05741 219.281 209.639 436.02 436.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 700 6.4e-05 512 140 1080 221184 17.7224 6.62118 219.086 206.246 449.887 450.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1430 0.001024 1024 450 3024 15360 0.720064 0.694368 62.3164 38.0966 101.898 101.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 430 0.000256 4096 135 3720 26112 29.53 13.9013 661.997 416.758 1122.32 1122.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 340 3.2e-05 4096 75 1464 270336 707.561 240.487 4574.04 7163.36 12685.9 12686.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1110 0.000128 512 190 384 129024 6.34314 3.39709 29.2137 103.46 142.572 142.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 460 3.2e-05 4096 150 2040 196608 2303.84 492.011 2028.33 14518.5 19343.9 19344.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1370 0.001024 4096 410 1512 15360 2.7167 80.2192 104.452 187.429 187.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1860 3.2e-05 2048 350 1176 562176 97.1458 56.0874 1468.59 1674.36 3296.35 3296.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 720 0.000256 2048 240 840 43008 13.1316 6.93664 82.0932 206.799 309.089 309.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1970 0.000256 2048 320 1152 72384 7.08442 141.904 209.777 358.809 358.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 700 6.4e-05 512 140 1080 221184 17.7515 6.61354 143.603 206.445 374.627 374.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1430 0.001024 1024 450 3024 14976 0.718624 0.696096 39.3775 37.9829 78.8488 78.9189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 430 0.000256 4096 135 3720 24576 29.6334 13.7945 405.376 413.498 862.434 862.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 340 3.2e-05 4096 75 1464 270400 710.889 241.359 4778.91 7148.99 12880.7 12881.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1110 0.000128 512 190 384 132800 6.35898 3.41578 45.0833 104.465 159.482 159.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 460 3.2e-05 4096 150 2040 198400 2709.33 575.429 3116.76 16950.1 23353.1 23354.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1370 0.001024 4096 410 1512 15500 2.72026 121.77 104.725 229.259 229.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1860 3.2e-05 2048 350 1176 564800 97.1773 56.2054 2248.12 1675.35 4077.02 4077.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 720 0.000256 2048 240 840 44000 13.2876 7.02886 128.482 208.786 357.715 357.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1970 0.000256 2048 320 1152 72400 7.03763 215.725 209.595 432.402 432.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 700 6.4e-05 512 140 1080 224000 17.5819 6.63757 219.934 206.407 450.775 450.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1430 0.001024 1024 450 3024 15400 0.7232 0.697632 61.6315 38.1277 101.25 101.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 430 0.000256 4096 135 3720 25600 29.8555 13.9345 640.533 417.29 1101.74 1101.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 340 3.2e-05 4096 75 1464 268800 710.273 242.073 4451.97 7181.3 12586.1 12586.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1110 0.000128 512 190 384 131200 6.30157 3.40518 30.2903 103.301 143.452 143.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 460 3.2e-05 4096 150 2040 192000 3088.89 653.08 2054.9 19174.6 24973.2 24974.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1370 0.001024 4096 410 1512 15400 2.72589 82.2954 104.708 189.772 189.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1860 3.2e-05 2048 350 1176 563200 97.2495 56.0556 1521.37 1674.3 3349.14 3349.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 720 0.000256 2048 240 840 43200 13.1805 6.95114 86.3546 206.684 313.299 313.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1970 0.000256 2048 320 1152 72200 7.08182 146.052 209.164 362.342 362.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 700 6.4e-05 512 140 1080 217600 18.0464 6.62794 144.161 206.309 375.358 375.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1430 0.001024 1024 450 3024 15200 0.718112 0.690272 41.3467 39.0311 81.8594 81.9335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 430 0.000256 4096 135 3720 24000 29.8777 13.8138 408.723 413.257 865.804 865.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 340 3.2e-05 4096 75 1464 270592 706.935 240.356 2946.78 7136.89 11031.5 11031.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1110 0.000128 512 190 384 132608 6.37536 3.40861 44.0949 104.77 158.808 158.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 460 3.2e-05 4096 150 2040 200704 2333.11 497.982 3094.8 14697 20624.2 20625.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1370 0.001024 4096 410 1512 15456 2.72243 119.734 104.515 227.017 227.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1860 3.2e-05 2048 350 1176 564480 96.9331 55.982 2215.67 1672.78 4041.54 4041.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 720 0.000256 2048 240 840 43904 13.2905 7.11146 126.764 209.501 356.801 356.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1970 0.000256 2048 320 1152 72464 7.06269 213.627 209.607 430.338 430.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 700 6.4e-05 512 140 1080 222208 17.8135 6.64291 214.971 206.915 446.556 446.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1430 0.001024 1024 450 3024 15232 0.715808 0.694272 60.3106 38.2605 100.051 100.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 430 0.000256 4096 135 3720 25984 29.8097 13.953 640.5 418.976 1103.38 1103.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 340 3.2e-05 4096 75 1464 268800 708.029 241.038 4123.86 7162.63 12236.1 12236.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1110 0.000128 512 190 384 129024 6.38115 3.39565 28.5814 103.818 142.334 142.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 460 3.2e-05 4096 150 2040 186368 2750.92 580.576 1909.34 17172.2 22414.5 22415.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1370 0.001024 4096 410 1512 15232 2.7047 77.871 103.954 184.573 184.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1860 3.2e-05 2048 350 1176 562688 96.8941 55.9455 1454.88 1674.67 3282.55 3282.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 720 0.000256 2048 240 840 43008 13.1831 6.95296 82.0225 207.6 309.891 310.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1970 0.000256 2048 320 1152 72352 7.20458 140.204 209.807 357.26 357.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 700 6.4e-05 512 140 1080 215040 17.5213 6.56362 136.697 202.371 363.368 363.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1430 0.001024 1024 450 3024 15232 0.72064 0.695488 39.8756 38.5548 79.918 79.9909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 430 0.000256 4096 135 3720 25088 29.5441 13.824 406.212 415.036 864.748 864.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 340 3.2e-05 4096 75 1464 270720 709.2 240.758 2840.46 7152.96 10943.9 10944.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1110 0.000128 512 190 384 132480 6.3712 3.4169 42.7191 104.51 157.174 157.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 460 3.2e-05 4096 150 2040 199680 2710.84 575 2972.09 16948.5 23207.9 23209.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1370 0.001024 4096 410 1512 15480 2.71942 115.358 104.628 222.749 222.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1860 3.2e-05 2048 350 1176 564480 97.0363 56.1541 2135.43 1673.82 3962.6 3962.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 720 0.000256 2048 240 840 44160 13.2833 7.03187 122.394 209.014 351.848 351.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1970 0.000256 2048 320 1152 72360 7.05741 204.802 209.349 421.253 421.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 700 6.4e-05 512 140 1080 222720 17.6784 6.6296 207.144 206.227 437.892 438.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1430 0.001024 1024 450 3024 15120 0.716416 0.689888 57.4611 37.8714 96.8066 96.8806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 430 0.000256 4096 135 3720 25920 29.802 13.946 615.214 417.922 1077.01 1077.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 340 3.2e-05 4096 75 1464 268800 708.709 240.623 3911.32 7155.66 12016.8 12017.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1110 0.000128 512 190 384 130560 6.31274 3.40048 27.2505 103.398 140.516 140.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 460 3.2e-05 4096 150 2040 184320 4669.08 976.897 1819.21 28710.8 36178.5 36180.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1370 0.001024 4096 410 1512 15360 2.71894 74.096 104.714 181.569 181.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1860 3.2e-05 2048 350 1176 560640 97.019 55.9009 1367.81 1670.38 3191.27 3191.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 720 0.000256 2048 240 840 42240 13.2122 6.94502 76.1799 206.929 303.395 303.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1970 0.000256 2048 320 1152 72240 7.04307 132.008 209.523 348.615 348.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 700 6.4e-05 512 140 1080 215040 18.245 6.62928 130.335 206.477 361.894 362.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1430 0.001024 1024 450 3024 14880 0.720896 0.690432 36.6994 38.048 76.2313 76.3044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 430 0.000256 4096 135 3720 24960 29.5656 13.7991 382.127 413.76 839.382 839.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 340 3.2e-05 4096 75 1464 270336 709.017 240.929 2715.4 7160.17 10826 10826.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1110 0.000128 512 190 384 133120 6.34922 3.41194 40.7785 104.704 155.404 155.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 460 3.2e-05 4096 150 2040 204800 1929.29 416.218 2917.74 12337.7 17602 17602.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1370 0.001024 4096 410 1512 15488 2.72794 110.679 104.87 218.319 218.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1860 3.2e-05 2048 350 1176 565248 96.8084 56.0538 2049.6 1677.31 3879.94 3880.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 720 0.000256 2048 240 840 44032 13.2708 7.02464 116.893 209.4 346.725 346.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1970 0.000256 2048 320 1152 72448 7.14138 196.68 209.807 413.674 413.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 700 6.4e-05 512 140 1080 229376 17.6083 6.7113 203.875 209.178 437.59 437.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1430 0.001024 1024 450 3024 15104 0.717664 0.694208 55.2219 38.5293 95.2387 95.3201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 430 0.000256 4096 135 3720 25600 29.8049 13.9236 583.098 418.722 1045.68 1045.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 340 3.2e-05 4096 75 1464 266240 709.53 241.488 1820.1 7169.74 9941.35 9941.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1110 0.000128 512 190 384 131072 6.42822 3.4143 27.5344 104.707 142.239 142.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 460 3.2e-05 4096 150 2040 196608 2345.44 499.4 1905.1 14800.1 19551.4 19552.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1370 0.001024 4096 410 1512 15360 2.72157 73.9966 104.729 181.49 181.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1860 3.2e-05 2048 350 1176 561152 97.1022 55.8731 1383.15 1670.65 3206.94 3207.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 720 0.000256 2048 240 840 43008 13.4062 7.04595 77.8495 209.578 308.006 308.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1970 0.000256 2048 320 1152 72192 7.03728 133.35 209.293 349.725 349.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 700 6.4e-05 512 140 1080 229376 17.6121 6.70406 140.733 209.095 374.357 374.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1430 0.001024 1024 450 3024 14848 0.714272 0.688352 36.804 38.3454 76.6225 76.6954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 430 0.000256 4096 135 3720 24576 29.9765 13.9412 378.651 430.886 853.59 853.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 340 3.2e-05 4096 75 1450 270336 711.25 240.892 4631.69 7160.87 12745.2 12745.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1110 0.000128 512 190 375 133120 6.35888 3.41149 32.3096 104.899 147.132 147.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 460 3.2e-05 4096 150 2050 204800 2312.07 494.875 3946.12 14624.4 21378.8 21379.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1370 0.001024 4096 410 1525 15552 2.73341 90.3531 104.796 197.926 197.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1860 3.2e-05 2048 350 1175 569344 96.4367 56.0343 2042.92 1675.52 3871.08 3871.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 720 0.000256 2048 240 850 43776 13.3424 7.08726 178.472 209.663 408.695 408.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1970 0.000256 2048 320 1150 72544 7.12294 160.059 209.608 376.833 376.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 700 6.4e-05 512 140 1075 229376 17.5901 6.7113 164.49 208.948 397.952 398.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1430 0.001024 1024 450 3025 15424 0.720064 0.700384 45.2381 39.7885 86.5178 86.5961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 430 0.000256 4096 135 3725 26368 29.7229 13.9423 489.492 419.18 952.468 952.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 340 3.2e-05 4096 75 1450 270080 714.977 241.531 4037.7 7181.53 12176.3 12176.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1110 0.000128 512 190 375 133120 6.53107 3.41693 28.9539 104.992 144.055 144.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 460 3.2e-05 4096 150 2050 204800 2329.33 495.987 3463.31 14674.8 20964.8 20965.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1370 0.001024 4096 410 1525 15560 2.73427 81.3406 109.522 193.642 193.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1860 3.2e-05 2048 350 1175 568960 97.0155 56.1157 1676.15 1676.92 3506.37 3506.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 720 0.000256 2048 240 850 43840 13.4361 7.05946 151.57 209.861 382.063 382.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1970 0.000256 2048 320 1150 72520 7.05946 143.481 209.74 360.327 360.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 700 6.4e-05 512 140 1075 230400 17.7084 6.74816 148.424 209.808 382.905 383.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1430 0.001024 1024 450 3025 15360 0.723424 0.6936 40.1862 38.7678 80.4464 80.5219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 430 0.000256 4096 135 3725 26560 29.8476 24.6902 442.974 419.539 917.684 917.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 340 3.2e-05 4096 75 1450 270080 714.323 241.345 4020.54 7166.54 12143.3 12143.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1110 0.000128 512 190 375 133120 6.37501 3.41546 19.116 105.096 134.156 134.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 460 3.2e-05 4096 150 2050 204800 2317.7 495.658 3198.9 14635.1 20648.7 20649.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1370 0.001024 4096 410 1525 15520 2.72429 52.5541 104.906 160.228 160.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1860 3.2e-05 2048 350 1175 568320 96.9278 56.0558 1392.97 1677 3223.12 3223.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 720 0.000256 2048 240 850 42880 13.3228 6.9897 151.922 208.247 380.61 380.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1970 0.000256 2048 320 1150 72480 7.05126 92.6458 209.733 309.473 309.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 700 6.4e-05 512 140 1075 230400 17.6659 6.72211 96.573 209.832 331.007 331.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1430 0.001024 1024 450 3025 15200 0.720864 0.694272 25.99 38.5592 66.0343 66.1156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 430 0.000256 4096 135 3725 25600 29.6685 13.866 275.006 416.413 735.086 735.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 340 3.2e-05 4096 75 1450 270336 711.86 240.972 4185.47 7157.08 12295.9 12296.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1110 0.000128 512 190 375 132864 6.36739 3.41606 31.0076 109.469 150.421 150.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 460 3.2e-05 4096 150 2050 202752 2322.57 496.057 3652.24 14661.4 21133.5 21134.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1370 0.001024 4096 410 1525 15552 2.72794 86.569 104.902 194.241 194.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1860 3.2e-05 2048 350 1175 569088 96.4744 56.2707 1599.16 1676.28 3428.34 3428.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 720 0.000256 2048 240 850 43392 13.3436 7.06595 90.5043 209.529 320.571 320.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1970 0.000256 2048 320 1150 72528 7.07453 152.07 209.782 368.969 369.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 700 6.4e-05 512 140 1075 227328 17.6264 6.68781 156.218 208.438 389.184 389.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1430 0.001024 1024 450 3025 15360 0.720192 0.694016 42.8906 38.5559 82.9322 83.0049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 430 0.000256 4096 135 3725 26112 29.7726 13.9482 462.74 418.896 925.483 925.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 340 3.2e-05 4096 75 1450 268800 710.843 241.134 4170.11 7158.94 12281.5 12281.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1110 0.000128 512 190 375 132096 6.3367 3.40598 20.2956 104.329 134.523 134.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 460 3.2e-05 4096 150 2050 196608 2715.77 575.558 3289.7 17000.7 23583.2 23584.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1370 0.001024 4096 410 1525 15456 2.72342 55.0954 104.637 162.501 162.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1860 3.2e-05 2048 350 1175 568320 96.362 55.9193 1289.19 1674.12 3115.75 3115.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 720 0.000256 2048 240 850 43008 13.3346 6.99322 150.213 208.608 379.274 379.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1970 0.000256 2048 320 1150 72480 7.0656 98.2796 209.753 315.141 315.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 700 6.4e-05 512 140 1075 221184 17.7258 6.6191 98.4763 206.389 329.424 329.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1430 0.001024 1024 450 3025 15360 0.719008 0.701824 27.9383 38.187 67.6163 67.6884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 430 0.000256 4096 135 3725 25344 29.6847 13.8807 289.35 417.046 750.092 750.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 25 340 3.2e-05 4096 75 1450 269696 712.11 241.686 4439.7 7164.2 12558.2 12558.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1110 0.000128 512 190 375 132608 6.41709 3.41606 33.5024 104.83 148.32 148.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 460 3.2e-05 4096 150 2050 204288 2314.22 495.375 2442.65 14654.2 19907.7 19908.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1370 0.001024 4096 410 1525 15512 2.72154 92.4982 104.735 199.998 200.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1860 3.2e-05 2048 350 1175 568960 96.5561 56.1012 1719.24 1676.6 3548.66 3548.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 720 0.000256 2048 240 850 43456 13.38 7.03898 97.4384 209.549 327.537 327.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1970 0.000256 2048 320 1150 72520 7.0543 163.636 209.777 380.511 380.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 700 6.4e-05 512 140 1075 229376 17.7069 6.72822 169.305 209.474 403.43 403.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1430 0.001024 1024 450 3025 15344 0.720896 0.69632 46.4605 38.5452 86.495 86.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 430 0.000256 4096 135 3725 26432 29.7612 13.9545 502.462 430.205 976.522 976.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 340 3.2e-05 4096 75 1450 268800 710.44 241.239 4758.52 7161.38 12872.1 12872.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1110 0.000128 512 190 375 132608 6.37997 3.41197 21.5861 104.768 136.303 136.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 460 3.2e-05 4096 150 2050 200704 2333.85 497.921 3849.97 14701.5 21384.6 21385.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1370 0.001024 4096 410 1525 15456 2.72163 58.6302 104.627 166.023 166.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1860 3.2e-05 2048 350 1175 568064 96.3151 56.0808 1091.2 1672.72 2916.48 2916.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 720 0.000256 2048 240 850 43008 13.4264 7.07584 176.472 209.495 406.596 406.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1970 0.000256 2048 320 1150 72464 7.06938 103.544 209.577 320.232 320.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 700 6.4e-05 512 140 1075 222208 17.8 6.64368 104.343 206.901 335.919 336.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1430 0.001024 1024 450 3025 15232 0.716672 0.694944 29.3707 37.9708 68.8254 68.9006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 430 0.000256 4096 135 3725 25984 29.809 13.9581 311.786 418.967 774.648 774.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 340 3.2e-05 4096 75 1450 270336 710.236 240.923 4019.74 7161.9 12133.3 12133.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1110 0.000128 512 190 375 132096 6.37792 3.41018 34.7494 104.728 149.425 149.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 460 3.2e-05 4096 150 2050 200704 2324.94 496.158 2484.55 14675.6 19982.5 19983.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1370 0.001024 4096 410 1525 15488 2.72922 95.7001 104.678 203.15 203.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1860 3.2e-05 2048 350 1175 569344 96.2485 56.0745 1782.49 1676.6 3611.58 3611.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 720 0.000256 2048 240 850 43520 13.2922 7.0144 101.321 209.184 330.937 331.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1970 0.000256 2048 320 1150 72512 7.05706 170.583 209.736 387.42 387.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 700 6.4e-05 512 140 1075 229376 17.5864 6.7072 171.317 209.096 404.916 405.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1430 0.001024 1024 450 3025 15360 0.721728 0.699936 46.1855 38.5476 86.2288 86.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 430 0.000256 4096 135 3725 26112 29.6727 13.9366 512.945 418.314 975.006 975.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 340 3.2e-05 4096 75 1450 270336 710.532 240.991 4043.83 7159.83 12155.7 12156.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1110 0.000128 512 190 375 131072 6.41917 3.40582 23.2317 104.705 137.922 138.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 460 3.2e-05 4096 150 2050 196608 2347.82 499.436 1638.3 14793.6 19280.5 19281.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1370 0.001024 4096 410 1525 15360 2.72387 62.3612 104.288 169.421 169.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1860 3.2e-05 2048 350 1175 569344 96.2048 55.9706 1185.92 1676.96 3015.22 3015.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 720 0.000256 2048 240 850 43008 13.3629 7.03523 67.2843 209.379 297.187 297.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1970 0.000256 2048 320 1150 72448 7.09837 113.17 209.755 330.067 330.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 700 6.4e-05 512 140 1075 229376 17.5979 6.71072 110.12 209.162 343.805 343.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1430 0.001024 1024 450 3025 15104 0.7168 0.692224 29.1895 38.175 68.8458 68.9201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 430 0.000256 4096 135 3725 25600 29.7976 13.9284 331.916 418.753 794.527 794.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 340 3.2e-05 4096 75 1450 269568 711.923 241.639 3821.55 7174.49 11950.1 11950.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1110 0.000128 512 190 375 132480 6.36784 3.41814 36.9564 104.474 151.378 151.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 460 3.2e-05 4096 150 2050 202752 2314.36 495.16 2662.88 14598.4 20072.1 20073.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1370 0.001024 4096 410 1525 15480 2.72259 102.758 104.536 210.059 210.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1860 3.2e-05 2048 350 1175 569088 96.4976 56.1252 1888.93 1674.56 3716.28 3716.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 720 0.000256 2048 240 850 43200 13.3516 7.02058 106.56 208.859 335.919 336.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1970 0.000256 2048 320 1150 72504 7.05203 180.705 209.558 397.359 397.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 700 6.4e-05 512 140 1075 225792 17.6186 6.66624 184.603 207.387 416.483 416.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1430 0.001024 1024 450 3025 15408 0.722048 0.694432 51.7 38.2238 91.413 91.4877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 430 0.000256 4096 135 3725 25920 29.7606 13.9436 546.853 417.645 1008.33 1008.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 25 340 3.2e-05 4096 75 1450 269568 711.529 241.442 3815.02 7163.19 11931.7 11932.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1110 0.000128 512 190 375 131328 6.32838 3.41187 26.5663 103.836 140.296 140.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 460 3.2e-05 4096 150 2050 193536 2712.84 574.577 1828.06 16980.2 22097.2 22098.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1370 0.001024 4096 410 1525 15408 2.72774 73.943 104.618 181.333 181.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1860 3.2e-05 2048 350 1175 569088 96.2033 56.0411 1347.72 1676.14 3176.26 3176.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 720 0.000256 2048 240 850 42624 13.2398 7.04512 75.8914 207.681 303.985 304.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1970 0.000256 2048 320 1150 72432 7.08202 129.686 209.73 346.541 346.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 700 6.4e-05 512 140 1075 221184 17.4437 6.57408 129.59 204.331 358.152 358.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1430 0.001024 1024 450 3025 15264 0.719328 0.694368 36.9156 37.5836 75.986 76.0605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 430 0.000256 4096 135 3725 25344 29.5996 13.8412 383.008 415.305 841.885 841.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 340 3.2e-05 4096 75 1450 270080 710.516 241.372 3436.67 7179.99 11569 11569.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1110 0.000128 512 190 375 133120 6.3831 3.41811 36.0437 105.02 151.02 151.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 460 3.2e-05 4096 150 2050 204800 2314.5 495.651 2612.91 14626.8 20051.2 20052.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1370 0.001024 4096 410 1525 15520 2.72531 100.329 104.9 207.998 208.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1860 3.2e-05 2048 350 1175 568320 96.5094 56.0515 1830.47 1677.01 3660.2 3660.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 720 0.000256 2048 240 850 42880 13.268 6.97606 102.21 208.24 330.824 330.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1970 0.000256 2048 320 1150 72480 7.05062 174.856 209.732 391.682 391.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 700 6.4e-05 512 140 1075 230400 17.6444 6.7249 181.013 209.832 415.427 415.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1430 0.001024 1024 450 3025 15200 0.719488 0.692544 49.4653 38.3994 89.3478 89.4209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 430 0.000256 4096 135 3725 25600 29.624 13.8813 522.135 416.393 982.164 982.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 340 3.2e-05 4096 75 1450 268800 710.216 241.886 3425.97 7171.6 11550.2 11550.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1110 0.000128 512 190 375 130560 6.29101 3.39542 25.0717 103.256 138.172 138.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 460 3.2e-05 4096 150 2050 204800 2682.03 571.323 1847.95 16882.4 21985.2 21986.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1370 0.001024 4096 410 1525 15360 2.71466 70.0169 104.375 177.15 177.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1860 3.2e-05 2048 350 1175 568320 96.2277 56.0579 1286.39 1675.65 3114.48 3114.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 720 0.000256 2048 240 850 42240 13.1756 6.93248 71.4497 206.541 298.227 298.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1970 0.000256 2048 320 1150 72320 7.06486 123.354 209.32 339.799 339.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 700 6.4e-05 512 140 1075 225280 17.4565 6.62285 125.368 206.25 355.909 356.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1430 0.001024 1024 450 3025 15040 0.714784 0.690272 34.644 37.8082 73.9302 74.0024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 430 0.000256 4096 135 3725 24320 29.6328 13.7787 349.834 413.036 806.406 806.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 340 3.2e-05 4096 75 1450 268800 707.853 241.136 4685.05 7153.01 12787.6 12787.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1110 0.000128 512 190 375 132096 6.34096 3.40378 44.0812 104.24 158.22 158.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 460 3.2e-05 4096 150 2050 196608 2713.48 575.539 3066.83 16988.8 23346.2 23347.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1370 0.001024 4096 410 1525 15456 2.7264 121.424 104.55 228.745 228.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1860 3.2e-05 2048 350 1175 568320 96.1153 55.9574 2223.91 1672.73 4048.87 4049.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 720 0.000256 2048 240 850 43008 13.2708 7.00387 125.184 208.431 354.019 354.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1970 0.000256 2048 320 1150 72480 7.08944 213.581 209.58 430.294 430.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 700 6.4e-05 512 140 1075 221184 17.7165 6.61242 213.841 206.212 444.599 444.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1430 0.001024 1024 450 3025 15360 0.718848 0.697376 60.9895 39.0761 101.555 101.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 430 0.000256 4096 135 3725 25344 29.6843 13.8875 628.037 416.832 1088.57 1088.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 340 3.2e-05 4096 75 1450 267264 709.086 242.244 4363.58 7189.79 12505.2 12505.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1110 0.000128 512 190 375 129024 6.35082 3.39786 28.9832 103.263 142.147 142.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 460 3.2e-05 4096 150 2050 184320 3137.67 658.996 1937.23 19449.3 25184.9 25186.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1370 0.001024 4096 410 1525 15360 2.7303 81.9223 104.596 189.293 189.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1860 3.2e-05 2048 350 1175 568320 96.1821 56.021 1497.77 1672.75 3322.89 3323.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 720 0.000256 2048 240 850 41472 13.3079 6.96944 81.9524 206.595 308.955 309.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1970 0.000256 2048 320 1150 72384 7.0615 143.503 209.553 360.16 360.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 700 6.4e-05 512 140 1075 221184 17.7399 6.61504 143.117 206.25 373.941 374.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1430 0.001024 1024 450 3025 14976 0.7168 0.692224 39.9249 37.8471 79.2541 79.3279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 430 0.000256 4096 135 3725 24576 29.6201 13.7815 408.479 413.143 865.152 865.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 340 3.2e-05 4096 75 1450 268800 709.889 242.176 2931.73 7177.34 11061.6 11062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1110 0.000128 512 190 375 131200 6.40861 3.41779 43.7475 104.282 158.012 158.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 460 3.2e-05 4096 150 2050 198400 2709.32 575.439 3098.09 16926.6 23310.9 23312.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1370 0.001024 4096 410 1525 15500 2.72662 121.857 104.798 229.424 229.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1860 3.2e-05 2048 350 1175 568000 96.8538 56.1495 2229.55 1673.69 4056.41 4056.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 720 0.000256 2048 240 850 43200 13.3404 7.07174 126.252 208.517 355.312 355.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1970 0.000256 2048 320 1150 72400 7.1703 213.081 209.367 429.662 429.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 700 6.4e-05 512 140 1075 224000 17.5736 6.63334 216.74 206.2 447.364 447.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1430 0.001024 1024 450 3025 15200 0.72416 0.696128 60.2077 37.9949 99.6929 99.7646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 430 0.000256 4096 135 3725 25600 29.847 13.9326 637.294 416.878 1098.09 1098.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 340 3.2e-05 4096 75 1450 268800 710.486 242.09 4295.72 7186.05 12434.8 12435.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1110 0.000128 512 190 375 128000 6.41386 3.40582 28.9277 103.369 142.272 142.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 460 3.2e-05 4096 150 2050 192000 3088.8 653.028 2030.24 19179.6 24953.4 24954.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1370 0.001024 4096 410 1525 15400 2.72998 81.5737 104.892 189.242 189.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1860 3.2e-05 2048 350 1175 566400 96.8759 56.1149 1484.62 1675.42 3313.2 3313.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 720 0.000256 2048 240 850 41600 13.3448 6.95322 81.7726 206.824 309.023 309.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1970 0.000256 2048 320 1150 72200 7.05706 142.15 209.283 358.533 358.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 700 6.4e-05 512 140 1075 217600 18.0773 6.6305 141.019 206.452 372.389 372.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1430 0.001024 1024 450 3025 14800 0.720896 0.69248 39.4857 37.8838 78.8543 78.9263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 430 0.000256 4096 135 3725 24000 29.8796 13.8137 400.715 413.536 858.077 858.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 340 3.2e-05 4096 75 1450 268800 709.421 241.249 2831.18 7159.9 10942.2 10942.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1110 0.000128 512 190 375 132608 6.38342 3.41254 42.7659 104.868 157.582 157.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 460 3.2e-05 4096 150 2050 200704 2333.13 497.906 3029.11 14711 20572.5 20573.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1370 0.001024 4096 410 1525 15456 2.71645 117.591 104.733 225.082 225.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1860 3.2e-05 2048 350 1175 568064 96.2313 55.9964 2161.5 1674.36 3988.25 3988.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 720 0.000256 2048 240 850 43008 13.406 7.03699 121.355 209.699 351.626 351.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1970 0.000256 2048 320 1150 72464 7.05763 206.588 209.779 423.471 423.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 700 6.4e-05 512 140 1075 222208 17.81 6.64205 208.918 207.103 440.684 440.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1430 0.001024 1024 450 3025 15232 0.715776 0.69008 58.8002 37.9305 98.206 98.2794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 430 0.000256 4096 135 3725 25984 29.7902 13.953 624.198 419.238 1087.31 1087.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 340 3.2e-05 4096 75 1450 268800 707.944 240.986 3950.85 7170.56 12073.8 12074.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1110 0.000128 512 190 375 129024 6.38022 3.39354 27.5161 103.711 141.159 141.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 460 3.2e-05 4096 150 2050 186368 2750.48 580.496 1859.74 17162 22354.2 22355.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1370 0.001024 4096 410 1525 15232 2.71827 75.9348 104.033 182.729 182.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1860 3.2e-05 2048 350 1175 566272 96.413 56.0651 1408.44 1673.04 3234.12 3234.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 720 0.000256 2048 240 850 41216 13.3671 6.9673 76.7085 207.424 304.591 304.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1970 0.000256 2048 320 1150 72352 7.05741 135.44 209.582 352.123 352.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 700 6.4e-05 512 140 1075 215040 17.5222 6.56794 132.206 202.177 358.686 358.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1430 0.001024 1024 450 3025 15232 0.71968 0.696288 38.7298 37.3639 77.582 77.6554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 430 0.000256 4096 135 3725 25088 29.5525 13.822 395.013 414.634 853.15 853.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 340 3.2e-05 4096 75 1450 268800 710.764 241.594 2735.03 7185.48 10873.3 10873.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1110 0.000128 512 190 375 132480 6.3672 3.42035 41.417 104.613 155.973 156.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 460 3.2e-05 4096 150 2050 199680 2710.6 575.044 2917.52 16951.1 23155.8 23156.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1370 0.001024 4096 410 1525 15480 2.72813 113.532 104.902 221.205 221.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1860 3.2e-05 2048 350 1175 568320 96.6466 56.0616 2090.84 1675.43 3919.14 3919.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 720 0.000256 2048 240 850 43200 13.3643 7.02778 118.244 209.329 348.089 348.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1970 0.000256 2048 320 1150 72360 7.10653 199.744 209.515 416.409 416.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 700 6.4e-05 512 140 1075 222720 17.6753 6.63254 202.082 206.423 433.022 433.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1430 0.001024 1024 450 3025 15120 0.716224 0.688672 56.3391 37.7754 95.591 95.6641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 430 0.000256 4096 135 3725 25920 29.8152 13.9508 600.877 418.251 1063.03 1063.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 340 3.2e-05 4096 75 1450 264960 711.765 242.963 3750.68 7184.42 11890.3 11890.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1110 0.000128 512 190 375 130560 6.31107 3.39907 27.477 103.382 140.726 140.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 460 3.2e-05 4096 150 2050 184320 4669.68 976.796 1813.52 28683.9 36146.4 36148.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1370 0.001024 4096 410 1525 15360 2.73181 75.2169 104.798 182.79 182.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1860 3.2e-05 2048 350 1175 564480 96.5903 56.0161 1386 1668.82 3207.59 3207.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 720 0.000256 2048 240 850 42240 13.237 6.93654 77.7677 206.738 304.806 304.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1970 0.000256 2048 320 1150 72240 7.1127 133.002 209.298 349.455 349.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 700 6.4e-05 512 140 1075 215040 18.2528 6.62384 130.874 206.29 362.259 362.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1430 0.001024 1024 450 3025 14880 0.718048 0.692416 36.9096 37.9086 76.3004 76.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 430 0.000256 4096 135 3725 24960 29.5344 13.8007 388.713 413.312 845.489 845.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 340 3.2e-05 4096 75 1450 270336 708.867 240.969 2637.16 7167.69 10755.2 10755.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1110 0.000128 512 190 375 131072 6.41792 3.40989 39.2802 104.621 153.885 154.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 460 3.2e-05 4096 150 2050 196608 2347.88 499.463 2749.27 14770.2 20368.1 20369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1370 0.001024 4096 410 1525 15360 2.7239 107.878 104.278 214.924 214.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1860 3.2e-05 2048 350 1175 569344 96.2051 55.9718 2003.21 1675.79 3831.34 3831.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 720 0.000256 2048 240 850 43008 13.3826 7.02669 112.553 209.232 342.321 342.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1970 0.000256 2048 320 1150 72448 7.1977 191.423 209.609 408.273 408.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 700 6.4e-05 512 140 1075 229376 17.5944 6.70557 199.655 209.005 433.172 433.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1430 0.001024 1024 450 3025 15104 0.71488 0.69056 53.9831 39.4493 94.9082 94.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 430 0.000256 4096 135 3725 25600 29.8006 13.9252 571.542 418.363 1033.76 1033.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 340 3.2e-05 4096 75 1450 266240 709.557 241.524 1853.69 7166.2 9971.49 9971.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1110 0.000128 512 190 375 131072 6.42768 3.41197 27.8866 104.678 142.559 142.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 460 3.2e-05 4096 150 2050 196608 2345.96 499.461 1970.13 14769.6 19586.5 19587.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1370 0.001024 4096 410 1525 15104 2.70336 76.2255 103.5 182.472 182.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1860 3.2e-05 2048 350 1175 565248 96.5181 55.9698 1416.93 1670.27 3239.86 3240
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 720 0.000256 2048 240 850 43008 13.4225 7.03123 80.2492 209.502 310.339 310.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1970 0.000256 2048 320 1150 72192 7.05331 135.983 209.202 352.283 352.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 700 6.4e-05 512 140 1075 229376 17.6094 6.71386 141.76 209.029 375.33 375.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1430 0.001024 1024 450 3025 14848 0.713984 0.69008 37.3925 38.0412 76.9074 76.9824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 430 0.000256 4096 135 3725 24576 29.9788 13.9387 391.488 418.865 854.404 854.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 340 3.2e-05 4096 75 1472 266752 715.529 243.185 3968.92 7215.27 12143.4 12143.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1110 0.000128 512 190 384 132096 6.39904 3.41402 28.892 104.903 143.763 143.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 460 3.2e-05 4096 150 2048 208896 1928.47 415.098 3440.05 12353.8 18138.6 18139.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1370 0.001024 4096 410 1504 15616 2.73331 78.3381 104.789 185.907 185.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1860 3.2e-05 2048 350 1184 567808 96.8992 56.023 1782.92 1675.6 3611.61 3611.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 720 0.000256 2048 240 832 43264 13.4464 7.10246 145.209 209.666 375.562 375.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1970 0.000256 2048 320 1152 72544 7.05946 140.324 209.643 357.071 357.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 700 6.4e-05 512 140 1088 231424 17.4446 6.7113 147.398 208.953 380.73 380.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1430 0.001024 1024 450 3008 15424 0.722944 0.69856 39.0513 39.0007 79.5496 79.6273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 430 0.000256 4096 135 3712 26624 29.6414 13.9483 432.153 419.198 895.079 895.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 340 3.2e-05 4096 75 1472 266240 717.946 243.696 3975.98 7216.87 12155 12155.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1110 0.000128 512 190 384 131072 6.40758 3.41059 27.1072 104.579 141.659 141.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 460 3.2e-05 4096 150 2048 204800 1931.21 416.159 3144.02 12307.2 17799.7 17800.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1370 0.001024 4096 410 1504 15552 2.71885 50.2328 104.619 157.613 157.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1860 3.2e-05 2048 350 1184 567296 96.9869 56.0023 1375.08 1675.67 3203.9 3204.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 720 0.000256 2048 240 832 43008 13.4028 7.01235 145.082 209.061 374.685 374.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1970 0.000256 2048 320 1152 72512 7.10451 90.0037 209.638 306.789 306.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 700 6.4e-05 512 140 1088 229376 17.6124 6.70701 94.4822 208.967 327.981 328.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1430 0.001024 1024 450 3008 15360 0.721696 0.697312 25.4459 39.9869 66.9255 66.9977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 430 0.000256 4096 135 3712 26112 29.6987 13.918 273.17 417.962 734.883 734.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 340 3.2e-05 4096 75 1472 266880 717.03 243.548 4162.08 7198.74 12321.9 12322.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1110 0.000128 512 190 384 132480 6.40426 3.41555 29.9217 105.052 144.948 145.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 460 3.2e-05 4096 150 2048 207360 2311.85 492.332 3560.12 14560.6 20926.1 20927.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1370 0.001024 4096 410 1504 15600 2.7265 78.8787 104.806 186.455 186.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1860 3.2e-05 2048 350 1184 567680 97.1318 56.1981 1696.18 1676.57 3526.24 3526.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 720 0.000256 2048 240 832 43200 13.4964 7.06784 147.892 209.814 378.4 378.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1970 0.000256 2048 320 1152 72520 7.05398 143.243 209.721 360.06 360.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 700 6.4e-05 512 140 1088 230400 17.7058 6.74877 150.641 209.932 385.242 385.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1430 0.001024 1024 450 3008 15440 0.723296 0.698144 40.4198 39.1369 81.0494 81.1196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 430 0.000256 4096 135 3712 26560 29.8029 13.9702 440.835 419.582 904.317 904.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 340 3.2e-05 4096 75 1472 266240 716.869 244.135 4125.67 7215.14 12302.3 12302.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1110 0.000128 512 190 384 131840 6.41683 3.41712 19.4647 104.913 134.372 134.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 460 3.2e-05 4096 150 2048 204800 2316.75 495.727 3228.13 14612.7 20654.7 20655.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1370 0.001024 4096 410 1504 15520 2.71565 51.3728 104.514 158.648 158.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1860 3.2e-05 2048 350 1184 567040 96.9609 56.155 1229.37 1675.37 3058.02 3058.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 720 0.000256 2048 240 832 42240 13.4025 7.02595 140.047 208.04 368.645 368.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1970 0.000256 2048 320 1152 72480 7.0935 92.4358 209.613 309.185 309.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 700 6.4e-05 512 140 1088 230400 17.6571 6.74019 97.9468 209.625 332.19 332.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1430 0.001024 1024 450 3008 15360 0.718752 0.695808 26.0469 38.7912 66.3248 66.4007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 430 0.000256 4096 135 3712 25600 29.6363 13.8606 273.396 416.041 733.069 733.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 340 3.2e-05 4096 75 1472 266496 713.298 243.477 4540.57 7189.32 12687.2 12687.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1110 0.000128 512 190 384 132096 6.39088 3.41443 32.7322 104.734 147.428 147.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 460 3.2e-05 4096 150 2048 205824 2306.88 493.115 3959.8 14551.5 21312.6 21313.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1370 0.001024 4096 410 1504 15600 2.72384 86.8072 104.772 194.346 194.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1860 3.2e-05 2048 350 1184 567552 96.6476 56.3036 1639.21 1674.64 3466.97 3467.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 720 0.000256 2048 240 832 43008 13.3836 7.02749 90.2866 209.331 320.158 320.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1970 0.000256 2048 320 1152 72528 7.10467 155.131 209.601 371.882 371.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 700 6.4e-05 512 140 1088 230400 17.4005 6.68467 162.626 208.24 395.17 395.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1430 0.001024 1024 450 3008 15360 0.718848 0.694272 43.7473 38.6987 83.9305 84.0044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 430 0.000256 4096 135 3712 26496 29.6662 13.953 474.551 418.561 936.863 936.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 340 3.2e-05 4096 75 1472 265728 712.346 243.394 4523.17 7192.85 12672.3 12672.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1110 0.000128 512 190 384 130560 6.39024 3.40835 21.0296 104.35 135.334 135.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 460 3.2e-05 4096 150 2048 202752 2305.02 492.911 3637.21 14550.4 20986.9 20988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1370 0.001024 4096 410 1504 15552 2.72384 55.9806 104.872 163.621 163.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1860 3.2e-05 2048 350 1184 566784 96.4874 55.9922 1333.48 1674.3 3160.44 3160.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 720 0.000256 2048 240 832 42240 13.3962 6.98758 153.73 208.634 382.878 382.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1970 0.000256 2048 320 1152 72480 7.12499 99.4918 209.808 316.468 316.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 700 6.4e-05 512 140 1088 227328 17.2696 6.61914 104.682 206.41 335.209 335.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1430 0.001024 1024 450 3008 15360 0.722464 0.698208 28.4311 38.3957 68.3204 68.3947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 430 0.000256 4096 135 3712 26112 29.5471 13.877 299.199 417.249 760.005 760.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 32 340 3.2e-05 4096 75 1472 266112 716.793 244.119 3843.97 7201.5 12006.9 12007.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1110 0.000128 512 190 384 131712 6.42685 3.41642 31.901 104.805 146.704 146.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 460 3.2e-05 4096 150 2048 207872 1930.88 415.845 2315.46 12279.7 16943 16943.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1370 0.001024 4096 410 1504 15568 2.71696 85.3548 104.715 192.83 192.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1860 3.2e-05 2048 350 1184 568064 96.8083 56.1121 1612.06 1676.23 3441.37 3441.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 720 0.000256 2048 240 832 43008 13.4622 7.1127 88.6783 209.504 318.886 318.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1970 0.000256 2048 320 1152 72520 7.19574 152.251 209.765 369.255 369.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 700 6.4e-05 512 140 1088 229376 17.7132 6.72771 158.867 209.421 392.944 393.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1430 0.001024 1024 450 3008 15344 0.721088 0.713472 43.2594 38.9571 83.726 83.7902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 430 0.000256 4096 135 3712 26432 29.7762 13.9612 465.714 422.628 932.211 932.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 340 3.2e-05 4096 75 1472 265216 715.941 243.527 4057.82 7191.71 12209.5 12209.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1110 0.000128 512 190 384 130816 6.44739 3.41466 20.6227 104.776 135.412 135.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 460 3.2e-05 4096 150 2048 207872 1929.04 415.518 3359.73 12268.1 17973.5 17974.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1370 0.001024 4096 410 1504 15456 2.72384 54.7512 104.344 161.862 161.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1860 3.2e-05 2048 350 1184 566272 96.6057 56.1363 1039.5 1672.92 2865.33 2865.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 720 0.000256 2048 240 832 43008 13.4197 7.04224 58.2125 209.585 288.39 288.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1970 0.000256 2048 320 1152 72464 7.16118 98.1484 209.601 314.971 315.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 700 6.4e-05 512 140 1088 222208 17.8044 6.64374 99.46 206.974 331.094 331.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1430 0.001024 1024 450 3008 15232 0.714752 0.6904 27.4697 39.233 68.1783 68.2502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 430 0.000256 4096 135 3712 25984 29.8057 13.9493 294.434 418.838 757.162 757.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 340 3.2e-05 4096 75 1472 263424 721.471 245.333 4042.07 7235.67 12245.1 12245.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1110 0.000128 512 190 384 131712 6.43738 3.41821 17.4063 104.881 132.296 132.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 460 3.2e-05 4096 150 2048 204288 2690.45 572.015 3246.18 16859.3 23369.5 23370.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1370 0.001024 4096 410 1504 15456 2.72138 44.8246 104.719 152.309 152.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1860 3.2e-05 2048 350 1184 567168 96.8981 56.0699 1142.16 1674.17 2969.48 2969.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 720 0.000256 2048 240 832 43008 13.5273 7.08624 149.264 209.808 379.815 379.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1970 0.000256 2048 320 1152 72408 7.06634 80.1617 209.753 297.027 297.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 700 6.4e-05 512 140 1088 225792 17.9912 6.73178 83.7766 209.495 318.213 318.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1430 0.001024 1024 450 3008 15120 0.7168 0.689024 22.569 38.5125 62.5607 62.6352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 430 0.000256 4096 135 3712 25536 30.0255 13.9761 238.628 419.553 702.316 702.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 340 3.2e-05 4096 75 1472 266240 715.124 243.681 3501.84 7207.41 11668.6 11669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1110 0.000128 512 190 384 131072 6.41322 3.41114 32.3951 104.655 147.028 147.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 460 3.2e-05 4096 150 2048 204800 1929.48 416.198 2319.6 12328.1 16994.5 16995.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1370 0.001024 4096 410 1504 15552 2.72483 85.6847 104.686 193.162 193.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1860 3.2e-05 2048 350 1184 567296 96.6148 56.0377 1645.06 1676.78 3474.66 3474.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 720 0.000256 2048 240 832 43008 13.3488 7.00982 90.6602 209.295 320.449 320.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1970 0.000256 2048 320 1152 72512 7.06202 155.037 209.782 371.925 371.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 700 6.4e-05 512 140 1088 229376 17.6005 6.70515 157.012 209.282 390.817 390.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1430 0.001024 1024 450 3008 15360 0.722496 0.69856 41.7282 38.8699 82.0906 82.1567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 430 0.000256 4096 135 3712 26112 29.678 13.917 463.249 418.382 925.359 925.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 32 340 3.2e-05 4096 75 1472 266240 715.555 243.678 3506.76 7222.63 11689.1 11689.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1110 0.000128 512 190 384 131072 6.42413 3.41149 22.334 104.78 137.103 137.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 460 3.2e-05 4096 150 2048 204800 1928.79 416.179 1583.48 12317.2 16246.7 16247.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1370 0.001024 4096 410 1504 15488 2.72026 56.7378 104.685 164.187 164.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1860 3.2e-05 2048 350 1184 567296 96.6091 56.0701 1113.11 1676.94 2942.9 2943.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 720 0.000256 2048 240 832 43008 13.3627 7.03914 62.1698 209.377 292.08 292.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1970 0.000256 2048 320 1152 72448 7.05536 104.884 209.783 321.767 321.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 700 6.4e-05 512 140 1088 229376 17.607 6.70515 101.745 209.151 335.419 335.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1430 0.001024 1024 450 3008 15104 0.71456 0.690176 26.4417 38.4826 66.4002 66.4719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 430 0.000256 4096 135 3712 25600 29.8372 13.9308 307.063 418.593 769.55 769.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 340 3.2e-05 4096 75 1472 264192 718.278 244.414 3764.95 7228.56 11956.7 11957.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1110 0.000128 512 190 384 129024 6.34694 3.39677 18.3603 103.355 131.612 131.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 460 3.2e-05 4096 150 2048 196608 2306.08 492.047 2955.54 14517.6 20272.6 20273.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1370 0.001024 4096 410 1504 15360 2.71376 47.3281 104.335 154.423 154.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1860 3.2e-05 2048 350 1184 565248 96.6678 55.9596 916.674 1674.22 2743.68 2743.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 720 0.000256 2048 240 832 41472 13.3098 6.95565 49.7801 206.783 276.965 277.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1970 0.000256 2048 320 1152 72384 7.3615 87.0082 209.76 304.173 304.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 700 6.4e-05 512 140 1088 221184 17.7492 6.61603 82.4221 206.425 313.425 313.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1430 0.001024 1024 450 3008 14976 0.717184 0.693504 22.212 38.1394 61.8321 61.9077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 430 0.000256 4096 135 3712 24576 29.6211 13.7814 243.204 413.513 700.246 700.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 340 3.2e-05 4096 75 1472 266112 713.503 244.046 5126.99 7218.98 13304 13304.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1110 0.000128 512 190 384 131328 6.40925 3.42003 46.0876 104.563 160.635 160.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 460 3.2e-05 4096 150 2048 202752 2313.7 495.182 3241.88 14602.5 20654.6 20655.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1370 0.001024 4096 410 1504 15552 2.71581 123.135 104.718 230.614 230.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1860 3.2e-05 2048 350 1184 567936 96.7168 56.1234 2314.96 1675.94 4143.9 4144.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 720 0.000256 2048 240 832 42624 13.4227 7.0303 125.429 209.037 355.049 355.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1970 0.000256 2048 320 1152 72504 7.09917 219.683 209.764 436.589 436.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 700 6.4e-05 512 140 1088 225792 17.5981 6.66762 225.575 207.38 457.432 457.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1430 0.001024 1024 450 3008 15408 0.722784 0.694272 62.5443 38.4162 102.449 102.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 430 0.000256 4096 135 3712 25920 29.7598 13.9404 657.455 417.994 1119.28 1119.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 340 3.2e-05 4096 75 1472 264960 715.47 244.74 5064.34 7205.26 13230.3 13230.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1110 0.000128 512 190 384 129024 6.39741 3.43216 29.9395 103.813 143.737 143.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 460 3.2e-05 4096 150 2048 193536 2712.77 574.692 2003.68 16966.8 22259.5 22260.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1370 0.001024 4096 410 1504 15408 2.7136 78.8661 104.232 185.853 185.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1860 3.2e-05 2048 350 1184 566784 96.6289 56.0948 1471.59 1674.47 3298.95 3299.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 720 0.000256 2048 240 832 41472 13.368 6.97382 78.2498 207.478 306.199 306.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1970 0.000256 2048 320 1152 72432 7.09901 139.293 209.552 355.993 356.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 700 6.4e-05 512 140 1088 221184 17.4365 6.57696 145.056 204.131 373.414 373.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1430 0.001024 1024 450 3008 15264 0.719456 0.693344 39.878 37.8724 79.2362 79.3127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 430 0.000256 4096 135 3712 25344 29.5925 13.8357 416.094 414.786 874.441 874.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 32 340 3.2e-05 4096 75 1472 262656 716.733 244.859 5047.66 7213.21 13223 13223.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1110 0.000128 512 190 384 131328 6.43798 3.41606 25.2597 104.56 139.833 139.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 460 3.2e-05 4096 150 2048 193536 2749.54 581.3 1629.17 17132.8 22094.4 22095.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1370 0.001024 4096 410 1504 15336 2.7089 63.8818 104.236 170.872 170.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1860 3.2e-05 2048 350 1184 563328 96.8344 55.9469 1204.05 1668.6 3025.61 3025.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 720 0.000256 2048 240 832 41472 13.5604 7.03283 64.8708 209.223 294.815 294.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1970 0.000256 2048 320 1152 72360 7.09632 116.328 209.561 333.03 333.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 700 6.4e-05 512 140 1088 221184 17.4866 6.58022 120.407 204.191 348.876 349.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1430 0.001024 1024 450 3008 14688 0.716 0.68608 31.9505 37.5915 71.0181 71.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 430 0.000256 4096 135 3712 25920 29.8772 13.9574 346.089 418.388 808.446 808.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 340 3.2e-05 4096 75 1472 266240 713.088 244.091 4454.39 7221.02 12633.1 12633.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1110 0.000128 512 190 384 131840 6.42861 3.41802 43.7832 105.005 158.788 158.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 460 3.2e-05 4096 150 2048 204800 2314.17 495.662 3074.51 14623.4 20509 20510
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1370 0.001024 4096 410 1504 15520 2.71939 115.636 104.599 222.998 223.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1860 3.2e-05 2048 350 1184 567040 96.6433 56.0468 2161.1 1676.66 3990.61 3990.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 720 0.000256 2048 240 832 42240 13.3516 6.97958 116.118 208.2 344.775 344.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1970 0.000256 2048 320 1152 72480 7.05331 205.323 209.709 422.128 422.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 700 6.4e-05 512 140 1088 230400 17.6439 6.72176 217.475 209.783 451.839 452.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1430 0.001024 1024 450 3008 15360 0.717152 0.692224 58.2369 38.7053 98.4236 98.4992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 430 0.000256 4096 135 3712 25600 29.6261 13.8824 611.955 416.316 1071.91 1072.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 340 3.2e-05 4096 75 1472 266240 712.205 243.866 4515.3 7238.68 12710.5 12710.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1110 0.000128 512 190 384 128000 6.376 3.39661 28.5532 103.414 141.898 142.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 460 3.2e-05 4096 150 2048 204800 2681.51 571.285 2085.4 16882.2 22221.8 22223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1370 0.001024 4096 410 1504 15360 2.71155 77.4144 104.176 184.346 184.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1860 3.2e-05 2048 350 1184 565760 96.6063 56.0478 1444.07 1677.06 3273.95 3274.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 720 0.000256 2048 240 832 40960 13.2969 6.92992 76.5503 206.72 303.623 303.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1970 0.000256 2048 320 1152 72320 7.05766 137.359 209.529 354.003 354.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 700 6.4e-05 512 140 1088 225280 17.4604 6.61718 141.568 206.432 372.287 372.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1430 0.001024 1024 450 3008 15040 0.715296 0.6936 38.2999 38.1002 77.8822 77.9555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 430 0.000256 4096 135 3712 24320 29.5952 13.783 390.818 413.41 847.735 847.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 32 340 3.2e-05 4096 75 1472 261120 718.597 245.147 4610.89 7211.34 12786.5 12786.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1110 0.000128 512 190 384 126720 6.45434 3.39968 23.8629 103.293 137.17 137.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 460 3.2e-05 4096 150 2048 184320 4665.98 976.866 1578.51 28679.8 35903.7 35905.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1370 0.001024 4096 410 1504 15360 2.71069 64.6433 104.491 171.887 171.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1860 3.2e-05 2048 350 1184 564480 96.474 56.1541 1209.5 1668.61 3030.9 3031.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 720 0.000256 2048 240 832 40320 13.384 6.94886 63.0207 206.714 290.197 290.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1970 0.000256 2048 320 1152 72240 7.04512 114.913 209.302 331.304 331.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 700 6.4e-05 512 140 1088 215040 18.2507 6.62381 114.125 206.262 345.482 345.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1430 0.001024 1024 450 3008 14880 0.718944 0.692128 31.7482 38.1811 71.4113 71.4869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 430 0.000256 4096 135 3712 24960 29.5563 13.8036 338.289 413.26 795.043 795.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 340 3.2e-05 4096 75 1472 265728 711.183 243.384 3971.21 7194.22 12120.5 12120.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1110 0.000128 512 190 384 130560 6.38579 3.40592 40.8074 104.329 155.076 155.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 460 3.2e-05 4096 150 2048 202752 2303.69 492.984 2873.2 14558 20229.1 20230.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1370 0.001024 4096 410 1504 15552 2.7272 109.402 104.863 217.035 217.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1860 3.2e-05 2048 350 1184 566784 96.3353 55.8882 2048.87 1674.11 3875.36 3875.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 720 0.000256 2048 240 832 42240 13.366 7.03254 110.58 208.609 339.712 339.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1970 0.000256 2048 320 1152 72480 7.0608 194.553 209.783 411.438 411.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 700 6.4e-05 512 140 1088 227328 17.2571 6.62227 203.825 206.386 434.3 434.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1430 0.001024 1024 450 3008 15360 0.718592 0.696576 55.1543 38.2741 94.9154 94.9842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 430 0.000256 4096 135 3712 26112 29.5193 13.8992 587.151 417.103 1047.8 1047.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 340 3.2e-05 4096 75 1472 264192 714.869 244.446 3659.61 7223.57 11843 11843.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1110 0.000128 512 190 384 129024 6.3521 3.39565 26.7679 103.29 139.961 140.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 460 3.2e-05 4096 150 2048 196608 2303.74 491.984 1837.87 14509.5 19144.5 19145.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1370 0.001024 4096 410 1504 15360 2.7136 71.1398 104.27 178.168 178.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1860 3.2e-05 2048 350 1184 565248 96.6686 56.04 1333.24 1673.22 3159.33 3159.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 720 0.000256 2048 240 832 41472 13.3024 6.94118 70.7985 206.651 297.823 297.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1970 0.000256 2048 320 1152 72384 7.06138 126.982 209.635 343.723 343.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 700 6.4e-05 512 140 1088 221184 17.7573 6.61098 129.83 206.31 360.726 360.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1430 0.001024 1024 450 3008 14976 0.71728 0.690304 35.5133 40.2322 77.2263 77.2989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 430 0.000256 4096 135 3712 24576 29.6209 13.8014 362.189 413.312 819.055 819.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 340 3.2e-05 4096 75 1472 262656 714.745 244.455 3905.89 7199.02 12064.6 12065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1110 0.000128 512 190 384 124416 6.44022 3.38109 22.1419 102.381 134.501 134.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 460 3.2e-05 4096 150 2048 184320 3844.41 805.353 1521.96 23748.3 29922.2 29924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1370 0.001024 4096 410 1504 15264 2.71926 60.9165 104.238 167.935 167.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1860 3.2e-05 2048 350 1184 562176 96.6857 55.8474 1146.47 1668.81 2967.97 2968.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 720 0.000256 2048 240 832 39168 13.3121 6.93235 58.5545 204.793 283.721 283.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1970 0.000256 2048 320 1152 72288 7.13526 109.52 209.566 326.264 326.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 700 6.4e-05 512 140 1088 202752 17.7409 6.54074 102.586 198.064 325.143 325.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1430 0.001024 1024 450 3008 14976 0.716832 0.687456 30.5652 36.7972 68.8423 68.9049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 430 0.000256 4096 135 3712 23040 29.6415 13.6741 294.037 409.474 746.96 747.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 340 3.2e-05 4096 75 1472 265600 714.271 244.579 2615.28 7213.06 10787.7 10788.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1110 0.000128 512 190 384 131200 6.41328 3.4185 40.6212 104.284 154.89 155.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 460 3.2e-05 4096 150 2048 204800 2304.43 492.63 2867.14 14489.7 20155.2 20156.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1370 0.001024 4096 410 1504 15500 2.71683 107.065 104.514 214.34 214.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1860 3.2e-05 2048 350 1184 566400 96.9457 56.0946 2010.31 1673.97 3837.48 3837.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 720 0.000256 2048 240 832 42400 13.4662 7.0167 109.164 208.525 338.3 338.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1970 0.000256 2048 320 1152 72400 7.12909 190.904 209.405 407.479 407.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 700 6.4e-05 512 140 1088 224000 17.5858 6.63114 196.904 206.211 427.545 427.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1430 0.001024 1024 450 3008 15400 0.723232 0.694528 54.5277 39.3196 95.3376 95.4106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 430 0.000256 4096 135 3712 25600 29.8478 13.925 567.491 416.972 1028.36 1028.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 340 3.2e-05 4096 75 1472 265600 715.048 244.512 3710.97 7284.69 11955.7 11956.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1110 0.000128 512 190 384 128000 6.40397 3.4049 27.8465 104.272 142.083 142.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 460 3.2e-05 4096 150 2048 192000 3088.71 653.082 1891.06 19348 24983.8 24985.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1370 0.001024 4096 410 1504 15400 2.71392 74.4542 105.52 182.73 182.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1860 3.2e-05 2048 350 1184 566400 96.8657 56.1497 1408.63 1690.12 3251.92 3252.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 720 0.000256 2048 240 832 41600 13.3508 6.94682 74.8818 208.634 303.942 304.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1970 0.000256 2048 320 1152 72200 7.08403 133.235 211.14 351.504 351.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 700 6.4e-05 512 140 1088 217600 18.0553 6.63094 134.5 208.261 367.655 367.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1430 0.001024 1024 450 3008 15200 0.720032 0.69632 37.9377 39.4309 78.857 78.9294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 430 0.000256 4096 135 3712 24000 29.869 13.8098 377.018 417.146 837.971 838.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 340 3.2e-05 4096 75 1472 264000 721.028 245.698 3870.21 7219.44 12056.9 12057.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1110 0.000128 512 190 384 129600 6.38634 3.40019 23.6405 103.416 136.994 137.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 460 3.2e-05 4096 150 2048 192000 3844.53 806.332 1607.46 23717.7 29978.2 29979.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1370 0.001024 4096 410 1504 15300 2.71584 62.1671 104.587 169.528 169.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1860 3.2e-05 2048 350 1184 566400 96.9744 56.178 1169.75 1675.39 2998.45 2998.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 720 0.000256 2048 240 832 40800 13.4142 7.11117 62.8294 207.113 290.595 290.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1970 0.000256 2048 320 1152 72000 7.07533 110.633 209.004 326.754 326.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 700 6.4e-05 512 140 1088 211200 18.6325 6.63757 108.861 206.484 340.828 340.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1430 0.001024 1024 450 3008 15000 0.721088 0.696224 31.2752 39.3789 72.1449 72.2085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 430 0.000256 4096 135 3712 24000 29.9146 13.8294 311.446 413.945 769.261 769.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 340 3.2e-05 4096 75 1472 265216 712.973 243.519 2551.26 7192.94 10701.2 10701.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1110 0.000128 512 190 384 130816 6.44397 3.41235 39.4011 104.787 154.2 154.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 460 3.2e-05 4096 150 2048 207872 1935.85 415.54 2842.42 12298.9 17501 17501.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1370 0.001024 4096 410 1504 15456 2.7177 105.166 111.614 219.541 219.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1860 3.2e-05 2048 350 1184 566272 96.532 56.1496 1968.62 1673.06 3794.52 3794.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 720 0.000256 2048 240 832 43008 13.4116 7.05939 108.373 209.539 338.516 338.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1970 0.000256 2048 320 1152 72464 7.1209 187.245 209.639 404.049 404.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 700 6.4e-05 512 140 1088 222208 17.8001 6.63962 190.237 206.942 421.827 421.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1430 0.001024 1024 450 3008 15232 0.714176 0.690176 52.4876 38.1795 92.1412 92.2195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 430 0.000256 4096 135 3712 25984 29.8097 13.9504 564.844 422.792 1032.15 1032.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 340 3.2e-05 4096 75 1472 265216 712.016 243.314 3451.25 7194.64 11601.7 11602.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1110 0.000128 512 190 384 129024 6.38989 3.39738 27.6124 103.657 141.213 141.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 460 3.2e-05 4096 150 2048 200704 1921.95 414.079 1934.12 12234.2 16505.5 16506.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1370 0.001024 4096 410 1504 15232 2.70131 72.5808 103.756 179.081 179.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1860 3.2e-05 2048 350 1184 566272 96.3987 55.9165 1381.35 1673.34 3207.17 3207.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 720 0.000256 2048 240 832 41216 13.3725 6.95296 72.914 207.428 300.799 300.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1970 0.000256 2048 320 1152 72352 7.1312 131.115 209.638 347.928 347.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 700 6.4e-05 512 140 1088 215040 17.5216 6.56608 129.137 202.204 355.643 355.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1430 0.001024 1024 450 3008 15232 0.718848 0.696576 36.952 37.6736 76.1172 76.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 430 0.000256 4096 135 3712 25088 29.5589 13.8158 382.399 414.799 840.709 840.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 340 3.2e-05 4096 75 1472 263424 717.775 245.161 3329.44 7220.88 11513.8 11514.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1110 0.000128 512 190 384 129024 6.56291 3.41606 22.9506 104.917 138.006 138.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 460 3.2e-05 4096 150 2048 193536 3525.11 739.33 1558.76 21831 27656.2 27657.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1370 0.001024 4096 410 1504 15120 2.69786 59.5854 103.742 166.07 166.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1860 3.2e-05 2048 350 1184 564480 96.8736 56.0435 1125.22 1673.37 2951.67 2951.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 720 0.000256 2048 240 832 40320 13.0426 6.8496 59.0235 202.898 281.944 282.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1970 0.000256 2048 320 1152 72240 7.0712 107.089 209.601 323.808 323.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 700 6.4e-05 512 140 1088 215040 17.5583 6.64986 106.889 202.254 333.57 333.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1430 0.001024 1024 450 3008 14784 0.711584 0.683904 29.7258 38.2844 69.4796 69.5524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 430 0.000256 4096 135 3712 21504 29.6208 13.5225 269.701 405.628 718.601 718.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 340 3.2e-05 4096 75 1472 264960 715.642 244.328 2517.78 7217.64 10695.9 10696.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1110 0.000128 512 190 384 130560 6.44538 3.41526 38.5447 111.658 160.221 160.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 460 3.2e-05 4096 150 2048 199680 2711.62 575.055 2705.74 16990.2 22989.4 22990.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1370 0.001024 4096 410 1504 15480 2.7232 103.832 104.578 211.177 211.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1860 3.2e-05 2048 350 1184 566400 96.8877 56.1763 1941.79 1673.43 3768.46 3768.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 720 0.000256 2048 240 832 42240 13.4686 7.03424 105.119 208.961 334.718 334.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1970 0.000256 2048 320 1152 72360 7.05744 184.255 209.308 400.663 400.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 700 6.4e-05 512 140 1088 222720 17.6923 6.62938 187.661 206.182 418.375 418.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1430 0.001024 1024 450 3008 15120 0.717312 0.696032 51.2615 38.2614 91.0118 91.0848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 430 0.000256 4096 135 3712 25920 29.8128 13.9653 560.623 417.829 1022.36 1022.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 340 3.2e-05 4096 75 1472 261120 718.127 245.184 1763.92 7218.86 9946.59 9947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1110 0.000128 512 190 384 126720 6.45043 3.40176 26.9232 103.402 140.336 140.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 460 3.2e-05 4096 150 2048 184320 4670.08 976.83 1813.99 28722.2 36185.6 36187.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1370 0.001024 4096 410 1504 15360 2.72067 73.218 104.604 180.586 180.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1860 3.2e-05 2048 350 1184 564480 96.5644 55.9312 1373.1 1670.4 3196.15 3196.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 720 0.000256 2048 240 832 40320 13.3971 6.97958 72.041 206.93 299.475 299.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1970 0.000256 2048 320 1152 72240 7.04691 130.959 209.527 347.575 347.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 700 6.4e-05 512 140 1088 215040 18.2368 6.62358 129.045 206.479 360.599 360.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1430 0.001024 1024 450 3008 14880 0.718848 0.692224 36.0038 39.2594 76.7465 76.8225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 430 0.000256 4096 135 3712 24960 29.5756 13.8074 379.096 413.703 841.188 841.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 340 3.2e-05 4096 75 1472 259200 722.901 246.003 3219.06 7261.58 11450 11450.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1110 0.000128 512 190 384 126720 6.62694 3.42112 22.7282 104.778 137.706 137.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 340 3.2e-05 4096 75 1472 266240 712.723 243.681 2522.56 7222.48 10701.9 10702.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1110 0.000128 512 190 384 131072 6.41434 3.40835 38.6722 104.714 153.364 153.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 460 3.2e-05 4096 150 2048 204800 1939.14 416.174 2756.97 12357 17475.4 17476.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1370 0.001024 4096 410 1504 15488 2.73408 103.468 113.032 219.277 219.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1860 3.2e-05 2048 350 1184 567296 96.5662 56.1172 1942.7 1677.16 3772.71 3772.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 720 0.000256 2048 240 832 43008 13.3591 7.07789 107.497 209.406 337.469 337.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1970 0.000256 2048 320 1152 72448 7.06083 184.709 209.809 401.623 401.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 700 6.4e-05 512 140 1088 229376 17.598 6.71162 193.15 209.181 426.855 427.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1430 0.001024 1024 450 3008 15104 0.716384 0.696544 51.6966 38.7329 91.912 91.9914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 430 0.000256 4096 135 3712 25600 29.8068 13.9244 548.113 418.64 1010.62 1010.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 340 3.2e-05 4096 75 1472 262144 715.997 244.437 1691.23 7213.87 9866.04 9866.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1110 0.000128 512 190 384 131072 6.43354 3.41424 26.6132 104.673 141.29 141.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 460 3.2e-05 4096 150 2048 196608 2345.77 499.355 1808.43 14783 19438.4 19439.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1370 0.001024 4096 410 1504 15360 2.72208 69.4986 104.581 176.846 176.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1860 3.2e-05 2048 350 1184 565248 96.514 55.8429 1319.06 1670.12 3141.7 3141.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 720 0.000256 2048 240 832 43008 13.4274 7.03936 73.529 209.555 303.679 303.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1970 0.000256 2048 320 1152 72192 7.07402 125.575 209.221 341.916 341.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 700 6.4e-05 512 140 1088 229376 17.6148 6.7031 133.083 209.031 366.652 366.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1430 0.001024 1024 450 3008 14848 0.712192 0.688064 34.5165 38.5242 74.5161 74.5882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 430 0.000256 4096 135 3712 24576 29.978 13.929 355.827 418.851 818.721 818.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 340 3.2e-05 4096 75 1472 258048 721.469 245.132 3098.42 7242.45 11308 11308.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1110 0.000128 512 190 384 129024 6.36288 3.39443 24.0199 103.398 137.336 137.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 460 3.2e-05 4096 150 2048 196608 3049.58 644.565 1667.85 19031.5 24399.8 24401.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1370 0.001024 4096 410 1504 14976 2.6871 62.4764 103.219 168.424 168.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1860 3.2e-05 2048 350 1184 559104 96.7295 55.6949 1182.93 1665.1 3000.61 3000.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 720 0.000256 2048 240 832 39936 13.4677 6.96102 62.3227 207.125 290.007 290.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1970 0.000256 2048 320 1152 72192 7.07174 113.487 209.585 330.185 330.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 700 6.4e-05 512 140 1088 196608 18.2572 6.54035 102.673 198.144 325.821 325.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1430 0.001024 1024 450 3008 13824 0.702464 0.671744 28.2701 36.1698 65.8845 65.9578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 430 0.000256 4096 135 3712 24576 29.6503 13.8065 327.02 414.247 784.859 784.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 340 3.2e-05 4096 75 1480 269824 711.591 241.128 4270.42 7181 12404.7 12405.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1110 0.000128 512 190 400 130560 6.46416 3.41402 30.267 104.974 145.274 145.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 460 3.2e-05 4096 150 2040 204800 2312.2 494.938 3463.96 14661.9 20947.2 20948.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1370 0.001024 4096 410 1520 15584 2.73242 80.2239 104.973 187.972 188.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1860 3.2e-05 2048 350 1200 566272 97.0485 56.0563 1812.15 1676.87 3642.29 3642.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 720 0.000256 2048 240 840 42752 13.4788 7.0703 148.083 209.804 378.565 378.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1970 0.000256 2048 320 1160 72512 7.06285 142.828 209.795 359.726 359.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 700 6.4e-05 512 140 1080 227328 17.7444 6.70765 146.232 209.085 379.982 380.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1430 0.001024 1024 450 3040 15424 0.718848 0.696576 40.339 38.7318 80.5563 80.6371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 430 0.000256 4096 135 3720 25600 29.8853 13.9448 421.849 419.453 885.261 885.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 340 3.2e-05 4096 75 1480 269312 712.513 241.433 4278.31 7166.48 12399.3 12399.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1110 0.000128 512 190 400 130048 6.45414 3.41402 19.7044 104.547 134.272 134.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 460 3.2e-05 4096 150 2040 200704 2327.43 496.177 3173.72 14659.7 20658.4 20659.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1370 0.001024 4096 410 1520 15552 2.72778 51.6204 104.789 159.183 159.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1860 3.2e-05 2048 350 1200 566272 97.088 56.1385 1394.5 1674.99 3222.89 3223.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 720 0.000256 2048 240 840 42496 13.4759 7.03488 146.524 208.987 376.158 376.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1970 0.000256 2048 320 1160 72448 7.04797 92.5883 209.492 309.173 309.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 700 6.4e-05 512 140 1080 225280 17.9292 6.70515 94.014 208.894 327.757 327.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1430 0.001024 1024 450 3040 15360 0.720896 0.701728 26.3972 39.8845 67.7798 67.8597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 430 0.000256 4096 135 3720 25088 29.8725 13.9223 266.521 419.435 729.883 730.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 340 3.2e-05 4096 75 1480 269440 713.53 241.784 4569.88 7175.7 12701.4 12701.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1110 0.000128 512 190 400 130560 6.48208 3.41811 34.7321 104.997 149.786 149.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 460 3.2e-05 4096 150 2040 204800 2316.34 495.966 3936.54 14713.4 21466.6 21467.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1370 0.001024 4096 410 1520 15560 2.72624 92.2629 104.835 199.867 199.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1860 3.2e-05 2048 350 1200 566400 97.1718 56.1877 1906.67 1676.89 3737.09 3737.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 720 0.000256 2048 240 840 42880 13.5317 7.09258 165.875 209.851 396.482 396.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1970 0.000256 2048 320 1160 72480 7.05274 164.309 209.758 381.164 381.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 700 6.4e-05 512 140 1080 227840 17.8996 6.74806 166.061 209.802 400.731 400.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1430 0.001024 1024 450 3040 15360 0.721664 0.69424 45.9641 38.7489 86.2034 86.2781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 430 0.000256 4096 135 3720 25600 30.0129 13.9721 483.581 419.595 947.297 947.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 340 3.2e-05 4096 75 1480 268800 712.192 242.152 4561.35 7188.24 12704.4 12704.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1110 0.000128 512 190 400 130560 6.47926 3.41946 22.4511 104.914 137.418 137.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 460 3.2e-05 4096 150 2040 204800 2316.05 495.668 3661.68 14612.2 21086.9 21087.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1370 0.001024 4096 410 1520 15520 2.72851 58.3979 104.731 165.9 165.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1860 3.2e-05 2048 350 1200 565760 96.9251 56.162 1363.21 1675.32 3191.78 3191.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 720 0.000256 2048 240 840 42240 13.3804 7.02464 158.499 208.024 387.055 387.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1970 0.000256 2048 320 1160 72400 7.05254 103.892 209.435 320.422 320.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 700 6.4e-05 512 140 1080 225280 18.0308 6.74218 106.075 209.615 340.671 340.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1430 0.001024 1024 450 3040 15200 0.717568 0.693952 29.4526 38.5505 69.4853 69.5583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 430 0.000256 4096 135 3720 24960 29.7889 13.859 298.273 415.992 758.036 758.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 340 3.2e-05 4096 75 1480 268800 712.944 241.617 4613.43 7203.48 12772 12772.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1110 0.000128 512 190 400 128640 6.53187 3.41933 18.3513 104.534 132.993 133.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 460 3.2e-05 4096 150 2040 199680 2713.1 575.032 3471.96 16938.4 23700 23701.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1370 0.001024 4096 410 1520 15480 2.72166 47.9966 104.751 155.511 155.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1860 3.2e-05 2048 350 1200 564480 97.3232 56.0572 1371.59 1674.26 3199.39 3199.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 720 0.000256 2048 240 840 42240 13.5081 7.03702 166.747 209.04 396.463 396.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1970 0.000256 2048 320 1160 72360 7.05514 84.8557 209.482 301.436 301.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 700 6.4e-05 512 140 1080 222720 17.6882 6.62915 86.1439 206.255 316.931 317.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1430 0.001024 1024 450 3040 15120 0.719776 0.692224 23.9714 38.925 64.3822 64.4547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 430 0.000256 4096 135 3720 24960 29.952 13.9488 245.436 417.916 707.4 707.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 340 3.2e-05 4096 75 1480 269568 711.629 241.332 3940.56 7174.16 12068.2 12068.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1110 0.000128 512 190 400 129792 6.49546 3.41606 31.7061 104.813 146.586 146.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 460 3.2e-05 4096 150 2040 202752 2319.77 495.99 2210.82 14646.2 19674.1 19675.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1370 0.001024 4096 410 1520 15552 2.7311 84.5869 104.915 192.273 192.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1860 3.2e-05 2048 350 1200 566016 96.9008 56.0811 1579.63 1676.07 3408.84 3408.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 720 0.000256 2048 240 840 42624 13.4275 7.02874 86.9281 209.512 317.026 317.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1970 0.000256 2048 320 1160 72480 7.12464 150.42 209.839 367.428 367.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 700 6.4e-05 512 140 1080 224256 17.8766 6.68474 151.243 208.414 384.439 384.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1430 0.001024 1024 450 3040 15360 0.720576 0.694016 42.4002 38.5564 82.4427 82.5137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 430 0.000256 4096 135 3720 25344 29.8759 13.9551 437.944 418.977 900.884 900.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 340 3.2e-05 4096 75 1480 268800 711.748 241.159 4156.22 7186.05 12295.7 12296.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1110 0.000128 512 190 400 129024 6.45782 3.40256 20.8718 114.121 145.012 145.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 460 3.2e-05 4096 150 2040 196608 2715.61 575.487 3086.29 17070.1 23455.8 23457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1370 0.001024 4096 410 1520 15456 2.71722 54.9151 104.489 162.166 162.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1860 3.2e-05 2048 350 1200 565248 96.5885 56.0189 1030.16 1673.2 2856.13 2856.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 720 0.000256 2048 240 840 42240 13.4323 6.9927 138.961 208.47 367.99 368.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1970 0.000256 2048 320 1160 72384 7.05312 98.338 209.484 314.918 314.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 700 6.4e-05 512 140 1080 221184 17.7219 6.61277 97.8649 206.246 328.661 328.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1430 0.001024 1024 450 3040 15360 0.720896 0.69632 28.0089 38.3275 67.8277 67.9014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 430 0.000256 4096 135 3720 24576 29.8353 13.8736 278.037 436.525 758.407 758.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 340 3.2e-05 4096 75 1480 269568 712.892 241.472 4175.05 7178.38 12308.3 12308.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1110 0.000128 512 190 400 126720 6.49686 3.40941 17.2485 103.855 131.171 131.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 460 3.2e-05 4096 150 2040 193536 2715.78 574.616 2965.98 16980.5 23238.5 23239.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1370 0.001024 4096 410 1520 15408 2.72182 45.5393 104.572 152.878 152.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1860 3.2e-05 2048 350 1200 564480 97.038 56.0294 1105.18 1675.15 2933.57 2933.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 720 0.000256 2048 240 840 41472 13.4077 6.96925 137.795 207.644 365.945 366.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1970 0.000256 2048 320 1160 72288 7.04586 80.8879 209.35 297.327 297.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 700 6.4e-05 512 140 1080 211968 18.1267 6.58022 78.1995 204.215 307.332 307.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1430 0.001024 1024 450 3040 15264 0.719744 0.692704 23.1067 37.6805 62.2696 62.3423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 430 0.000256 4096 135 3720 24192 29.7974 13.8342 225.674 415.093 684.531 684.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 40 340 3.2e-05 4096 75 1480 269696 711.319 241.673 5555.96 7158.27 13667.7 13668.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1110 0.000128 512 190 400 129920 6.50506 3.41606 45.6262 104.816 160.522 160.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 460 3.2e-05 4096 150 2040 204288 2314 495.393 3177.14 14605.3 20593.2 20594.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1370 0.001024 4096 410 1520 15568 2.73328 120.156 104.877 227.81 227.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1860 3.2e-05 2048 350 1200 566272 97.0165 56.0844 2267.5 1675.45 4096.22 4096.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 720 0.000256 2048 240 840 42560 13.481 7.04442 125.105 209.381 355.144 355.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1970 0.000256 2048 320 1160 72464 7.0536 214.587 209.592 431.279 431.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 700 6.4e-05 512 140 1080 225792 17.9865 6.73434 215.02 209.306 449.271 449.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1430 0.001024 1024 450 3040 15344 0.720896 0.694272 61.6237 38.4452 101.555 101.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 430 0.000256 4096 135 3720 25536 29.9598 13.9702 625.797 418.725 1088.58 1088.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 40 340 3.2e-05 4096 75 1480 268800 709.482 241.235 5378.1 7151.99 13481.3 13481.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1110 0.000128 512 190 400 129024 6.53734 3.41616 29.0581 104.743 143.916 144.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 460 3.2e-05 4096 150 2040 200704 2332.79 497.911 1965.45 14701.6 19499.1 19500.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1370 0.001024 4096 410 1520 15456 2.71728 75.8825 104.54 183.186 183.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1860 3.2e-05 2048 350 1200 564480 96.8628 56.0044 1415.14 1672.43 3240.6 3240.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 720 0.000256 2048 240 840 42112 13.4702 7.03853 77.4749 209.459 307.576 307.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1970 0.000256 2048 320 1160 72352 7.08403 135.084 209.367 351.577 351.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 700 6.4e-05 512 140 1080 222208 17.8032 6.64259 136.395 206.871 367.934 368.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1430 0.001024 1024 450 3040 15232 0.718272 0.692128 38.1211 38.017 77.6197 77.6968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 430 0.000256 4096 135 3720 25088 29.8979 13.9489 389.431 418.761 852.169 852.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 340 3.2e-05 4096 75 1480 268800 710.808 241.963 5925.95 7222.68 14101.9 14102.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1110 0.000128 512 190 400 129024 6.56202 3.41757 24.0229 105.858 140.017 140.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 460 3.2e-05 4096 150 2040 204288 2687.98 571.956 4708.6 17014.4 24984.6 24985.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1370 0.001024 4096 410 1520 15456 2.73408 62.0219 105.91 170.711 170.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1860 3.2e-05 2048 350 1200 564480 97.0819 56.0537 1160.84 1688.99 3003.14 3003.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 720 0.000256 2048 240 840 41664 13.5857 7.0855 208.042 211.673 440.516 440.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1970 0.000256 2048 320 1160 72240 7.04717 110.17 211.304 328.565 328.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 700 6.4e-05 512 140 1080 225792 17.9896 6.73078 113.612 211.359 349.909 350.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1430 0.001024 1024 450 3040 15120 0.718048 0.689664 30.9818 38.5404 70.9996 71.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 430 0.000256 4096 135 3720 25536 30.0134 13.9668 323.129 423.228 790.477 790.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 340 3.2e-05 4096 75 1480 269312 709.446 241.405 4770.43 7164.54 12886.3 12886.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1110 0.000128 512 190 400 130048 6.4503 3.41434 42.6865 104.581 157.288 157.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 460 3.2e-05 4096 150 2040 200704 2324.46 496.141 2893.92 14671.5 20387.3 20388.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1370 0.001024 4096 410 1520 15552 2.72611 111.344 104.839 218.955 219.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1860 3.2e-05 2048 350 1200 566272 96.686 56.1707 2099.81 1675.63 3928.47 3928.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 720 0.000256 2048 240 840 42496 13.417 7.01242 114.455 209.062 344.074 344.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1970 0.000256 2048 320 1160 72448 7.06835 199.115 209.568 415.795 415.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 700 6.4e-05 512 140 1080 225280 17.926 6.70877 198.783 208.969 432.603 432.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1430 0.001024 1024 450 3040 15360 0.722944 0.69472 56.3711 38.5226 96.3835 96.4591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 430 0.000256 4096 135 3720 25088 29.8424 13.9284 573.493 417.958 1035.36 1035.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 40 340 3.2e-05 4096 75 1480 268288 710.099 242.108 4773.55 7192.52 12918.8 12919.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1110 0.000128 512 190 400 129024 6.51626 3.40992 27.6424 104.584 142.309 142.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 460 3.2e-05 4096 150 2040 196608 2347.15 499.443 1821.71 14775.6 19445.2 19446.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1370 0.001024 4096 410 1520 15488 2.72563 70.3447 104.795 177.909 177.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1860 3.2e-05 2048 350 1200 565248 96.7376 56.0005 1341.88 1675.15 3169.93 3170.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 720 0.000256 2048 240 840 41984 13.4381 7.0185 73.2677 209.155 303.008 303.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1970 0.000256 2048 320 1160 72320 7.04771 127.684 209.312 344.089 344.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 700 6.4e-05 512 140 1080 221184 18.2072 6.70515 124.435 208.927 358.495 358.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1430 0.001024 1024 450 3040 15104 0.715712 0.687808 33.9087 39.3073 74.6928 74.7676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 430 0.000256 4096 135 3720 24576 29.9353 13.9226 357.426 418.313 819.727 819.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 40 340 3.2e-05 4096 75 1480 267264 709.428 242.268 4712.9 7188.58 12853.7 12854.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1110 0.000128 512 190 400 125952 6.47475 3.39894 22.1303 103.321 135.482 135.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 460 3.2e-05 4096 150 2040 184320 3137.35 658.942 1415.98 19449.2 24663.2 24664.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1370 0.001024 4096 410 1520 15360 2.71744 57.2288 104.466 164.456 164.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1860 3.2e-05 2048 350 1200 565248 96.6872 56.0273 1087.54 1672.75 2913.17 2913.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 720 0.000256 2048 240 840 41472 13.3019 6.96579 59.1249 206.598 286.119 286.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1970 0.000256 2048 320 1160 72192 7.04512 103.619 209.165 319.875 319.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 700 6.4e-05 512 140 1080 221184 17.7508 6.63459 100.202 206.246 331.05 331.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1430 0.001024 1024 450 3040 14976 0.714752 0.691776 27.9165 39.0115 68.4086 68.4788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 430 0.000256 4096 135 3720 23040 29.8165 13.7792 273.764 413.04 730.532 730.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 340 3.2e-05 4096 75 1480 269568 710.725 241.679 4304.08 7167.62 12424.6 12425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1110 0.000128 512 190 400 129024 6.50883 3.41795 43.7715 104.574 158.434 158.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 460 3.2e-05 4096 150 2040 202752 2320.16 495.204 2982.09 14631.4 20430.1 20431.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1370 0.001024 4096 410 1520 15552 2.73034 114.542 105.007 222.323 222.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1860 3.2e-05 2048 350 1200 565632 97.0466 56.102 2145.5 1676.16 3974.97 3975.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 720 0.000256 2048 240 840 42624 13.4163 7.04138 118.198 209.057 347.842 347.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1970 0.000256 2048 320 1160 72432 7.09427 204.349 209.694 421.182 421.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 700 6.4e-05 512 140 1080 221184 17.9742 6.66211 204.254 207.401 436.505 436.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1430 0.001024 1024 450 3040 15408 0.721216 0.695136 58.612 38.2572 98.3623 98.4351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 430 0.000256 4096 135 3720 25344 29.8806 13.9665 596.239 417.951 1058.17 1058.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 340 3.2e-05 4096 75 1480 269568 710.085 241.433 4314.49 7157.9 12424.4 12424.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1110 0.000128 512 190 400 126720 6.49686 3.40973 27.9535 103.752 141.769 141.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 460 3.2e-05 4096 150 2040 193536 2714.69 574.632 1870.84 16974.4 22151.4 22152.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1370 0.001024 4096 410 1520 15408 2.7177 74.1069 104.514 181.38 181.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1860 3.2e-05 2048 350 1200 564480 96.8891 56.0254 1389.48 1674.89 3217.45 3217.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 720 0.000256 2048 240 840 41472 13.359 6.96474 75.4492 207.526 303.424 303.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1970 0.000256 2048 320 1160 72288 7.05235 132.784 209.318 349.216 349.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 700 6.4e-05 512 140 1080 211968 18.116 6.58227 127.274 204.181 356.369 356.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1430 0.001024 1024 450 3040 15264 0.720576 0.694112 37.8184 37.6806 76.9839 77.0562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 430 0.000256 4096 135 3720 24192 29.8065 13.8425 369.109 415.021 827.91 828.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 40 340 3.2e-05 4096 75 1480 266112 711.836 242.507 4416.59 7164.63 12536.1 12536.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1110 0.000128 512 190 400 127872 6.58522 3.41862 25.104 104.658 139.921 140.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 460 3.2e-05 4096 150 2040 193536 2749.73 581.317 1666 17149.6 22148.2 22149.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1370 0.001024 4096 410 1520 15336 2.71565 65.5426 104.592 172.896 172.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1860 3.2e-05 2048 350 1200 563328 96.8868 56.0063 1223.35 1670.19 3046.6 3046.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 720 0.000256 2048 240 840 41472 13.5556 7.03293 67.1149 209.425 297.255 297.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1970 0.000256 2048 320 1160 72144 7.04307 117.057 209.288 333.434 333.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 700 6.4e-05 512 140 1080 207360 18.5708 6.5847 109.52 204.382 339.267 339.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1430 0.001024 1024 450 3040 14688 0.71808 0.68608 32.1355 38.3066 71.9172 71.9903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 430 0.000256 4096 135 3720 24192 30.1279 13.9583 326.793 418.685 789.695 789.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 340 3.2e-05 4096 75 1480 267264 708.606 241.297 4382.98 7154.57 12488 12488.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1110 0.000128 512 190 400 124416 6.42672 3.38125 22.1849 102.408 134.557 134.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 460 3.2e-05 4096 150 2040 184320 3844.21 805.344 1462.15 23778.1 29892 29893.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1370 0.001024 4096 410 1520 15264 2.71456 58.6283 104.578 165.965 166.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1860 3.2e-05 2048 350 1200 562176 96.7079 55.8428 1092.16 1670.69 2915.56 2915.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 720 0.000256 2048 240 840 39168 13.3223 6.89526 56.256 205.02 281.62 281.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1970 0.000256 2048 320 1160 72000 7.0633 104.311 209.187 320.607 320.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 700 6.4e-05 512 140 1080 202752 17.753 6.53629 97.2567 198.288 320.048 320.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1430 0.001024 1024 450 3040 14976 0.714752 0.688768 29.7943 36.7103 67.9854 68.0601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 430 0.000256 4096 135 3720 23040 29.6152 13.6762 280.027 409.881 733.332 733.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 340 3.2e-05 4096 75 1480 268800 709.891 242.162 4046.2 7175.96 12174.7 12175.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1110 0.000128 512 190 400 130560 6.48125 3.41606 41.3038 105.018 156.374 156.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 460 3.2e-05 4096 150 2040 204800 2314.04 495.675 2834.2 14660.6 20305.8 20306.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1370 0.001024 4096 410 1520 15520 2.72995 107.977 104.915 215.667 215.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1860 3.2e-05 2048 350 1200 565760 96.8034 56.1576 2008.3 1677 3838.43 3838.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 720 0.000256 2048 240 840 42240 13.349 6.98106 109.429 208.241 338.124 338.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1970 0.000256 2048 320 1160 72400 7.04874 191.49 209.648 408.234 408.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 700 6.4e-05 512 140 1080 225280 18.0369 6.72115 194.78 209.834 429.589 429.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1430 0.001024 1024 450 3040 15200 0.722016 0.69408 54.1081 38.5108 94.1107 94.1806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 430 0.000256 4096 135 3720 24960 29.772 13.8814 551.336 416.378 1011.51 1011.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 340 3.2e-05 4096 75 1480 268800 709.242 241.899 4069.91 7177.21 12198.8 12199.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1110 0.000128 512 190 400 128000 6.38787 3.39645 28.1773 103.352 141.475 141.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 460 3.2e-05 4096 150 2040 204800 2682.26 571.319 1950.24 16890.2 22095.6 22096.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1370 0.001024 4096 410 1520 15360 2.7183 73.6169 104.487 180.866 180.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1860 3.2e-05 2048 350 1200 565760 96.6051 56.023 1375.05 1677.23 3205.08 3205.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 720 0.000256 2048 240 840 40960 13.3119 6.93658 72.601 206.74 299.72 299.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1970 0.000256 2048 320 1160 72320 7.05069 131.236 209.647 347.997 348.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 700 6.4e-05 512 140 1080 215040 18.2168 6.62291 128.514 206.449 360.015 360.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1430 0.001024 1024 450 3040 15040 0.7168 0.690432 36.998 37.9465 76.4257 76.5007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 430 0.000256 4096 135 3720 24320 29.6248 13.7805 367.719 413.319 824.581 824.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 340 3.2e-05 4096 75 1480 264960 712.163 242.902 3952.29 7180.47 12088.3 12088.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1110 0.000128 512 190 400 126720 6.44717 3.40531 23.4277 103.398 136.829 136.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 460 3.2e-05 4096 150 2040 184320 4679.08 976.786 1534.72 28743.5 35936.7 35938.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1370 0.001024 4096 410 1520 15360 2.72474 61.4175 104.819 169.008 169.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1860 3.2e-05 2048 350 1200 560640 97.0166 55.9882 1144.45 1670.39 2968.01 2968.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 720 0.000256 2048 240 840 40320 13.3748 6.94912 61.0543 206.93 288.437 288.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1970 0.000256 2048 320 1160 72240 7.07085 110.369 209.619 327.101 327.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 700 6.4e-05 512 140 1080 215040 18.2502 6.62336 107.903 206.477 339.467 339.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1430 0.001024 1024 450 3040 14880 0.718848 0.693472 30.7184 39.0987 71.2999 71.3728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 430 0.000256 4096 135 3720 23040 29.7929 13.7902 294.17 413.697 751.584 751.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 20 40 340 3.2e-05 4096 75 1480 266240 715.246 244.483 4157.21 7202.69 12320.1 12320.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1110 0.000128 512 190 400 128000 6.39898 3.39702 23.2991 103.363 136.611 136.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 460 3.2e-05 4096 150 2040 184320 3525.65 736.602 1504.38 21792.5 27561 27562.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1370 0.001024 4096 410 1520 15040 2.69283 60.1803 103.446 166.36 166.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1860 3.2e-05 2048 350 1200 563200 102.948 56.013 1137.25 1676.06 2972.44 2972.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 720 0.000256 2048 240 840 40960 13.3664 6.9417 61.4517 206.971 288.857 288.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1970 0.000256 2048 320 1160 72000 7.03898 109.593 213.718 330.394 330.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 700 6.4e-05 512 140 1080 204800 19.0283 6.62141 99.5837 206.354 331.806 331.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1430 0.001024 1024 450 3040 14720 0.722944 0.69616 29.5077 39.1863 70.1846 70.2586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 430 0.000256 4096 135 3720 23040 29.8549 13.8117 295.032 413.776 752.605 752.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 340 3.2e-05 4096 75 1480 268800 707.762 241.11 2523.34 7172.43 10645.1 10645.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1110 0.000128 512 190 400 129024 6.45014 3.40714 38.4943 104.25 152.756 152.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 460 3.2e-05 4096 150 2040 196608 2730.4 575.518 2598.39 17015.4 22930.4 22931.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1370 0.001024 4096 410 1520 15456 2.71565 101.958 104.475 209.193 209.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1860 3.2e-05 2048 350 1200 565248 96.575 56.0333 1905.68 1672.73 3731.19 3731.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 720 0.000256 2048 240 840 42240 13.3756 6.98995 104.056 220.582 345.129 345.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1970 0.000256 2048 320 1160 72384 7.05126 180.505 209.451 397.051 397.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 700 6.4e-05 512 140 1080 221184 17.7248 6.62013 178.953 206.213 409.718 409.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1430 0.001024 1024 450 3040 15360 0.718848 0.69472 51.3419 39.1445 91.974 92.0467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 430 0.000256 4096 135 3720 24576 29.8138 13.8793 517.629 416.709 978.164 978.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 340 3.2e-05 4096 75 1480 267264 709.631 242.212 3444.97 7196.21 11593.5 11593.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1110 0.000128 512 190 400 125952 6.46784 3.40048 27.033 103.376 140.437 140.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 460 3.2e-05 4096 150 2040 184320 3137.26 658.827 1751.4 19492.2 25041.5 25042.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1370 0.001024 4096 410 1520 15360 2.72794 72.3949 104.653 179.821 179.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1860 3.2e-05 2048 350 1200 565248 96.6553 55.9596 1354.14 1674.57 3181.5 3181.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 720 0.000256 2048 240 840 41472 13.2941 6.99392 73.6147 206.828 300.867 300.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1970 0.000256 2048 320 1160 72192 7.08227 128.874 209.393 345.393 345.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 700 6.4e-05 512 140 1080 221184 17.756 6.61565 128.063 206.477 359.133 359.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1430 0.001024 1024 450 3040 14976 0.7184 0.693472 35.9644 37.9899 75.4381 75.5149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 430 0.000256 4096 135 3720 23040 29.7952 13.7755 343.565 413.54 800.812 800.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 340 3.2e-05 4096 75 1480 267264 708.492 241.314 3351.38 7165.65 11467.3 11467.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1110 0.000128 512 190 400 124416 6.43437 3.3799 22.4681 102.287 134.724 134.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 460 3.2e-05 4096 150 2040 184320 3844.78 805.331 1482.51 23738.3 29873.1 29874.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1370 0.001024 4096 410 1520 15264 2.72589 59.7012 104.523 166.993 167.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1860 3.2e-05 2048 350 1200 562176 96.6074 55.908 1109.75 1668.76 2931.19 2931.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 720 0.000256 2048 240 840 39168 13.3188 6.89766 56.9451 204.78 282.073 282.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1970 0.000256 2048 320 1160 72000 7.06301 106.469 208.955 322.531 322.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 700 6.4e-05 512 140 1080 202752 17.7537 6.5345 98.3277 198.06 320.893 321.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1430 0.001024 1024 450 3040 14976 0.716256 0.688128 30.1194 36.6324 68.2396 68.3192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 430 0.000256 4096 135 3720 23040 29.6084 13.6777 284.942 409.401 737.76 737.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 340 3.2e-05 4096 75 1480 264192 711.005 242.604 3576.29 7163.08 11693.5 11693.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1110 0.000128 512 190 400 122880 6.60605 3.39354 20.852 104.597 135.604 135.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 340 3.2e-05 4096 75 1480 268800 709.958 242.187 2599.98 7178.33 10730.9 10731.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1110 0.000128 512 190 400 129600 6.47104 3.41811 40.4805 104.286 154.812 154.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 460 3.2e-05 4096 150 2040 198400 2709.74 575.468 2708.21 16927.3 22922.2 22923.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1370 0.001024 4096 410 1520 15500 2.73613 105.797 104.819 213.393 213.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1860 3.2e-05 2048 350 1200 564800 97.198 56.1612 1969.98 1673.75 3797.25 3797.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 720 0.000256 2048 240 840 42400 13.4578 7.07379 108.547 208.521 337.729 337.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1970 0.000256 2048 320 1160 72400 7.04717 187.885 209.496 404.47 404.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 700 6.4e-05 512 140 1080 217600 18.0492 6.63757 184.795 206.209 415.903 416.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1430 0.001024 1024 450 3040 15200 0.72304 0.697344 53.0406 38.1092 92.6411 92.7155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 430 0.000256 4096 135 3720 24800 30.0376 13.9305 536.745 416.944 997.788 997.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 340 3.2e-05 4096 75 1480 268800 711.315 242.056 3440.12 7166.06 11560.1 11560.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1110 0.000128 512 190 400 128000 6.41347 3.40422 27.3286 103.299 140.606 140.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 460 3.2e-05 4096 150 2040 192000 3088.84 653.112 1808.93 19177.5 24730.2 24731.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1370 0.001024 4096 410 1520 15400 2.7257 72.192 104.749 179.714 179.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1860 3.2e-05 2048 350 1200 563200 97.3329 56.0824 1337.25 1674.27 3165.1 3165.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 720 0.000256 2048 240 840 41600 13.3403 6.96157 72.8538 206.676 299.965 300.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1970 0.000256 2048 320 1160 72200 7.04512 128.111 209.265 344.464 344.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 700 6.4e-05 512 140 1080 217600 18.0734 9.16643 126.444 206.31 360.205 360.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1430 0.001024 1024 450 3040 14800 0.72032 0.692224 35.4111 39.0913 75.9854 76.0587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 430 0.000256 4096 135 3720 24000 29.8622 13.8095 353.924 413.314 811.044 811.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 340 3.2e-05 4096 75 1480 268800 712.889 243.03 3328.32 7165.7 11450.4 11450.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1110 0.000128 512 190 400 124800 6.56643 3.40525 24.059 103.363 137.549 137.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 460 3.2e-05 4096 150 2040 192000 3845.38 806.308 1638.96 23713.1 30005.9 30007.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1370 0.001024 4096 410 1520 15300 2.73062 63.078 104.745 170.596 170.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1860 3.2e-05 2048 350 1200 561600 97.6141 56.0919 1166.14 1674.53 2994.54 2994.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 720 0.000256 2048 240 840 40800 13.4139 6.96413 62.2385 206.945 289.692 289.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1970 0.000256 2048 320 1160 72000 7.03101 110.676 208.999 326.75 326.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 700 6.4e-05 512 140 1080 211200 18.6266 6.64448 107.146 206.371 338.998 339.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1430 0.001024 1024 450 3040 15000 0.723072 0.699072 31.4668 39.1639 72.1321 72.2048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 430 0.000256 4096 135 3720 24000 29.9229 13.8344 315.246 413.805 772.934 773.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 340 3.2e-05 4096 75 1480 262400 714.136 244.276 3517.44 7186.61 11663 11663.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1110 0.000128 512 190 400 128000 6.40586 3.40214 22.3913 103.494 135.851 135.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 340 3.2e-05 4096 75 1488 268288 709.997 242.024 4870.07 7176.03 12998.6 12999.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1110 0.000128 512 190 384 133632 6.34592 3.40938 31.7474 104.909 146.563 146.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 460 3.2e-05 4096 150 2064 194560 2754.83 581.527 3773.73 17246.3 24357.9 24359.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1370 0.001024 4096 410 1536 15552 2.73773 87.6269 105.014 195.42 195.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1860 3.2e-05 2048 350 1200 564224 96.9607 56.055 1983.31 1675.53 3812.02 3812.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 720 0.000256 2048 240 864 43776 13.3417 7.04944 169.897 209.659 400.077 400.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1970 0.000256 2048 320 1152 72544 7.056 154.168 209.637 370.904 370.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 700 6.4e-05 512 140 1104 225280 17.8866 6.70387 160.035 208.944 393.789 393.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1430 0.001024 1024 450 3024 15360 0.72048 0.6992 43.6691 39.1639 84.3218 84.3981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 430 0.000256 4096 135 3744 26368 29.704 13.9461 472.702 419.253 935.749 935.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 340 3.2e-05 4096 75 1488 268288 711.158 242.078 4875.29 7189.04 13018.1 13018.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1110 0.000128 512 190 384 133120 6.35206 3.41197 20.6439 104.577 135.143 135.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 460 3.2e-05 4096 150 2064 192512 2756.69 581.326 3492.37 17197.2 24029.1 24030.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1370 0.001024 4096 410 1536 15488 2.72563 56.2487 104.714 163.731 163.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1860 3.2e-05 2048 350 1200 564224 97.0794 56.0459 1542.26 1675.64 3371.19 3371.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 720 0.000256 2048 240 864 43520 13.3326 7.04694 166.262 209.059 395.834 395.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1970 0.000256 2048 320 1152 72512 7.08355 98.807 209.641 315.574 315.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 700 6.4e-05 512 140 1104 225280 17.9073 6.70554 103.639 208.969 337.43 337.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1430 0.001024 1024 450 3024 15360 0.721632 0.696512 28.4925 39.0658 69.0488 69.1229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 430 0.000256 4096 135 3744 26112 29.6489 13.9179 300.171 418.166 762.048 762.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 340 3.2e-05 4096 75 1488 267264 710.221 242.134 4849.71 7188.98 12991.6 12992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1110 0.000128 512 190 384 132096 6.3375 3.40566 27.0048 104.246 141.153 141.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 460 3.2e-05 4096 150 2064 190464 3144.29 660.141 3388.14 19525.7 26727.4 26728.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1370 0.001024 4096 410 1536 15456 2.73203 46.6821 109.332 158.791 158.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1860 3.2e-05 2048 350 1200 562176 108.775 55.9433 1402.79 1672.77 3240.44 3240.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 720 0.000256 2048 240 864 43008 13.302 6.98714 167.517 208.438 396.375 396.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1970 0.000256 2048 320 1152 72480 7.06301 81.9172 209.61 298.647 298.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 700 6.4e-05 512 140 1104 221184 17.7206 6.61926 84.2634 210.765 319.581 319.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1430 0.001024 1024 450 3024 15168 0.720896 0.701696 23.279 38.6835 63.4556 63.5327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 430 0.000256 4096 135 3744 25344 29.6834 13.8762 241.541 416.839 702.067 702.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 340 3.2e-05 4096 75 1488 268160 715.041 242.637 4271.51 7177.97 12407.7 12408.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1110 0.000128 512 190 384 133760 6.36573 3.42166 30.6441 104.909 145.498 145.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 460 3.2e-05 4096 150 2064 194560 2761.74 582.866 3410.67 17208.7 23965.5 23966.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1370 0.001024 4096 410 1536 15520 2.73245 84.9469 104.836 192.561 192.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1860 3.2e-05 2048 350 1200 564480 97.2146 56.1023 1595.52 1675.69 3424.69 3424.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 720 0.000256 2048 240 864 43520 13.4493 7.09011 153.946 209.684 384.3 384.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1970 0.000256 2048 320 1152 72520 7.05747 148.262 209.589 364.951 365.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 700 6.4e-05 512 140 1104 225280 18.0792 6.7296 154.948 209.637 389.606 389.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1430 0.001024 1024 450 3024 15360 0.722496 0.694272 42.1826 39.2141 82.8835 82.9561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 430 0.000256 4096 135 3744 26240 29.8706 13.9717 454.927 419.293 918.199 918.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 340 3.2e-05 4096 75 1488 267520 714.524 243.071 4250.37 7193.7 12402.2 12402.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1110 0.000128 512 190 384 133120 6.38496 3.4192 20.3271 104.982 135.27 135.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 460 3.2e-05 4096 150 2064 194560 3143.96 661.438 3135.57 19520.4 26463.1 26464.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1370 0.001024 4096 410 1536 15440 2.74061 55.4348 104.587 162.808 162.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1860 3.2e-05 2048 350 1200 564480 97.0764 56.0664 1293.82 1676.42 3123.55 3123.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 720 0.000256 2048 240 864 42880 13.313 6.97776 147.635 208.166 376.221 376.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1970 0.000256 2048 320 1152 72480 7.1127 97.3172 209.689 314.161 314.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 700 6.4e-05 512 140 1104 225280 18.0545 6.72768 101.633 209.762 336.384 336.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1430 0.001024 1024 450 3024 15200 0.720416 0.715264 27.7333 39.0496 68.2902 68.3542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 430 0.000256 4096 135 3744 25600 29.6341 13.8632 291.898 416.294 751.82 751.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 340 3.2e-05 4096 75 1488 266880 714.68 242.78 4255.91 7197.38 12411.3 12411.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1110 0.000128 512 190 384 132480 6.37766 3.42006 17.0552 104.518 131.529 131.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 460 3.2e-05 4096 150 2064 192000 3532.9 740.021 3065.45 21807.5 29147.8 29149.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1370 0.001024 4096 410 1536 15360 2.71814 45.331 104.313 152.406 152.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1860 3.2e-05 2048 350 1200 562560 97.6204 56.0436 1113.47 1673.82 2941.1 2941.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 720 0.000256 2048 240 864 43200 13.4365 7.02816 154.705 209.071 384.374 384.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1970 0.000256 2048 320 1152 72360 7.04307 79.9928 209.345 296.423 296.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 700 6.4e-05 512 140 1104 215040 18.2616 6.63181 81.2185 206.223 312.545 312.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1430 0.001024 1024 450 3024 15120 0.716896 0.690208 22.6266 38.4097 62.5171 62.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 430 0.000256 4096 135 3744 25920 29.7939 13.9551 241.73 417.995 703.604 703.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 340 3.2e-05 4096 75 1488 268032 709.652 242.22 5408.67 7196.4 13557.4 13557.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1110 0.000128 512 190 384 133632 6.35536 3.41482 42.8616 104.802 157.588 157.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 460 3.2e-05 4096 150 2064 193536 2753.77 582.167 2957.53 17200.3 23495.2 23496.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1370 0.001024 4096 410 1536 15504 2.72573 117.094 104.77 224.634 224.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1860 3.2e-05 2048 350 1200 563712 96.9675 56.0208 2217.21 1675.87 4046.23 4046.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 720 0.000256 2048 240 864 43392 13.354 7.03302 126.046 209.482 356.041 356.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1970 0.000256 2048 320 1152 72528 7.05942 207.32 209.765 424.188 424.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 700 6.4e-05 512 140 1104 224256 17.8694 6.68877 212.449 208.39 445.609 445.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1430 0.001024 1024 450 3024 15264 0.71776 0.695584 59.514 38.8565 99.8544 99.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 430 0.000256 4096 135 3744 26112 29.732 13.9527 623.987 418.806 1086.61 1086.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 340 3.2e-05 4096 75 1488 267264 708.39 242.146 5725.38 7187.73 13864.2 13864.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1110 0.000128 512 190 384 132096 6.33946 3.40067 27.3306 104.393 141.619 141.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 460 3.2e-05 4096 150 2064 190464 3135.75 660.077 4414.25 19495.1 27706.9 27708.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1370 0.001024 4096 410 1536 15456 2.75046 74.2739 104.9 181.967 182.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1860 3.2e-05 2048 350 1200 562176 96.9782 55.9795 1389.46 1674.13 3216.72 3216.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 720 0.000256 2048 240 864 43008 13.2642 6.98944 102.712 208.574 331.67 331.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1970 0.000256 2048 320 1152 72480 7.05853 130.461 209.754 347.317 347.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 700 6.4e-05 512 140 1104 221184 17.7252 6.61395 135.646 206.358 366.558 366.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1430 0.001024 1024 450 3024 15168 0.71872 0.711872 37.0725 39.7025 78.274 78.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 430 0.000256 4096 135 3744 25344 29.6708 13.8806 384.052 416.992 844.733 844.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 340 3.2e-05 4096 75 1488 267264 710.952 242.922 5714.32 7180.97 13849.7 13850.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1110 0.000128 512 190 384 131328 6.32499 3.40685 22.4984 103.732 136.118 136.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 460 3.2e-05 4096 150 2064 184320 3939.61 820.951 4146.87 24225.1 33134.7 33136.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1370 0.001024 4096 410 1536 15408 2.73226 60.7442 104.735 168.256 168.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1860 3.2e-05 2048 350 1200 562176 97.2092 56.1037 1540.5 1674.45 3368.43 3368.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 720 0.000256 2048 240 864 42624 13.2453 6.96554 207.465 207.478 435.285 435.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1970 0.000256 2048 320 1152 72432 7.0615 106.155 209.542 322.801 322.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 700 6.4e-05 512 140 1104 211968 18.139 6.57805 106.894 204.145 335.969 336.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1430 0.001024 1024 450 3024 14976 0.718944 0.693248 29.8865 38.2164 69.594 69.6668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 430 0.000256 4096 135 3744 25344 29.5699 13.8378 311.825 414.786 770.147 770.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 340 3.2e-05 4096 75 1488 267264 709.506 242.199 5755.98 7197 13905.2 13905.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1110 0.000128 512 190 384 129024 6.35926 3.40333 18.7497 103.477 132.143 132.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 460 3.2e-05 4096 150 2064 184320 3137.38 658.941 4098.4 19470.2 27366.7 27368.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1370 0.001024 4096 410 1536 15360 2.74227 50.6053 104.795 158.185 158.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1860 3.2e-05 2048 350 1200 562176 97.1732 55.9985 1340.1 1674.56 3168 3168.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 720 0.000256 2048 240 864 41472 13.3032 6.93382 187.381 206.956 414.709 414.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1970 0.000256 2048 320 1152 72384 7.0615 89.514 209.805 306.425 306.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 700 6.4e-05 512 140 1104 221184 17.7605 6.62246 94.0731 206.474 325.149 325.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1430 0.001024 1024 450 3024 14976 0.719232 0.713504 25.2063 39.5823 66.2929 66.3613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 430 0.000256 4096 135 3744 24576 29.6117 13.782 255.717 413.49 712.736 712.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 48 340 3.2e-05 4096 75 1488 267904 712.396 242.748 4865.46 7201.64 13022.8 13023.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1110 0.000128 512 190 384 133504 6.37254 3.4159 39.7331 104.821 154.499 154.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 460 3.2e-05 4096 150 2064 193536 2759.95 582.786 2720.72 17203.4 23268.4 23269.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1370 0.001024 4096 410 1536 15512 2.73507 108.659 104.942 216.38 216.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1860 3.2e-05 2048 350 1200 563584 97.2812 56.0864 2049.26 1676.42 3879.21 3879.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 720 0.000256 2048 240 864 43456 13.377 7.1209 116.401 209.531 346.558 346.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1970 0.000256 2048 320 1152 72520 7.15146 191.315 209.787 408.297 408.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 700 6.4e-05 512 140 1104 225792 17.99 6.72563 199.143 209.452 433.523 433.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1430 0.001024 1024 450 3024 15232 0.719136 0.694464 54.6487 40.0609 96.195 96.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 430 0.000256 4096 135 3744 25984 29.8668 13.9612 574.859 418.958 1037.78 1037.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 48 340 3.2e-05 4096 75 1488 267008 710.943 242.202 4713.78 7203.8 12878.3 12878.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1110 0.000128 512 190 384 132608 6.38662 3.41606 26.3158 117.224 153.497 153.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 460 3.2e-05 4096 150 2064 193536 2756.58 582.134 1753.36 17185.8 22279.4 22280.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1370 0.001024 4096 410 1536 15456 2.72278 68.6664 104.757 176.188 176.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1860 3.2e-05 2048 350 1200 562688 96.9981 56.0112 1303.34 1672.35 3128.87 3129.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 720 0.000256 2048 240 864 43008 13.4202 7.04102 74.3424 209.51 304.442 304.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1970 0.000256 2048 320 1152 72464 7.0623 121.519 209.553 338.18 338.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 700 6.4e-05 512 140 1104 222208 17.8148 6.63914 129.616 206.855 361.138 361.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1430 0.001024 1024 450 3024 15008 0.7168 0.690656 34.2569 38.5537 74.2896 74.3635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 430 0.000256 4096 135 3744 25984 29.8111 13.9563 365.48 418.744 828.124 828.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 340 3.2e-05 4096 75 1488 266112 714.131 244.019 5137.4 7193.92 13290 13290.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1110 0.000128 512 190 384 131712 6.42938 3.42086 21.3555 104.906 136.273 136.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 460 3.2e-05 4096 150 2064 193536 3526.38 739.554 3891.85 21829.4 29989.1 29990.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1370 0.001024 4096 410 1536 15288 2.71709 56.2173 104.281 163.259 163.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1860 3.2e-05 2048 350 1200 561792 97.4627 56.0886 1069.51 1674.5 2897.73 2897.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 720 0.000256 2048 240 864 43008 13.4871 7.05414 61.6945 209.853 292.221 292.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1970 0.000256 2048 320 1152 72408 7.07811 99.8405 209.805 316.768 316.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 700 6.4e-05 512 140 1104 225792 17.9996 6.73251 107.156 209.549 341.65 341.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1430 0.001024 1024 450 3024 14784 0.718848 0.692928 27.686 38.861 68.0308 68.1047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 430 0.000256 4096 135 3744 25536 29.9996 13.9691 296.729 419.632 760.461 760.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 340 3.2e-05 4096 75 1488 265216 712.134 243.361 5102.93 7207.18 13266.1 13266.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1110 0.000128 512 190 384 129024 6.3904 3.39574 19.04 108.917 137.904 138.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 460 3.2e-05 4096 150 2064 186368 2751.05 580.55 3704.1 17231.3 24268.5 24269.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1370 0.001024 4096 410 1536 15232 2.7136 50.2202 104.184 157.158 157.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1860 3.2e-05 2048 350 1200 562688 96.8559 56.0066 970.402 1673.09 2796.53 2796.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 720 0.000256 2048 240 864 41216 13.3668 6.94477 183.373 207.399 411.214 411.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1970 0.000256 2048 320 1152 72352 7.12086 89.8601 209.607 306.634 306.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 700 6.4e-05 512 140 1104 215040 17.5277 6.55869 92.0856 202.177 318.565 318.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1430 0.001024 1024 450 3024 14784 0.72016 0.695968 25.2123 38.0128 64.7111 64.7838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 430 0.000256 4096 135 3744 25088 29.5633 13.8242 263 414.651 721.172 721.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 340 3.2e-05 4096 75 1488 268288 710.342 242.051 4264.41 7198.77 12416.1 12416.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1110 0.000128 512 190 384 133120 6.35181 3.41197 39.2437 104.652 153.815 153.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 460 3.2e-05 4096 150 2064 192512 2755.03 581.209 2636.97 17196.9 23171.6 23172.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1370 0.001024 4096 410 1536 15488 2.72371 104.006 104.784 211.558 211.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1860 3.2e-05 2048 350 1200 564224 96.8913 55.9584 1998.74 1676.78 3828.54 3828.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 720 0.000256 2048 240 864 43520 13.289 7.0144 113.325 209.207 342.967 343.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1970 0.000256 2048 320 1152 72512 7.07171 186.352 215.316 408.8 408.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 700 6.4e-05 512 140 1104 225280 17.9152 6.70704 194.474 209.107 428.415 428.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1430 0.001024 1024 450 3024 15360 0.72432 0.700032 52.1159 39.1443 92.7559 92.8313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 430 0.000256 4096 135 3744 26112 29.6587 13.921 559.814 428.671 1032.2 1032.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 48 340 3.2e-05 4096 75 1488 268288 710.425 242.152 4259.91 7201.33 12414.3 12414.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1110 0.000128 512 190 384 133120 6.34918 3.41149 25.3265 104.705 139.951 140.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 460 3.2e-05 4096 150 2064 188416 3178.99 664.505 1698.24 19665.5 25209 25210.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1370 0.001024 4096 410 1536 15360 2.72141 67.1867 104.452 174.404 174.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1860 3.2e-05 2048 350 1200 563200 97.045 56.0475 1288.44 1677.14 3118.83 3118.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 720 0.000256 2048 240 864 43008 13.3641 7.04192 72.7575 209.402 302.691 302.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1970 0.000256 2048 320 1152 72448 7.08781 120.832 209.805 337.77 337.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 700 6.4e-05 512 140 1104 221184 18.202 6.72768 123.449 209.177 357.77 357.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1430 0.001024 1024 450 3024 15104 0.714752 0.692 32.4833 38.8305 72.794 72.8658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 430 0.000256 4096 135 3744 25600 29.7905 13.9288 355.974 418.644 818.464 818.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 48 340 3.2e-05 4096 75 1488 267264 709.97 242.218 4213.19 7209.94 12375.8 12376.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1110 0.000128 512 190 384 129024 6.35648 3.39859 20.944 103.349 134.2 134.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 460 3.2e-05 4096 150 2064 184320 3137.07 658.936 1401.49 19465.2 24664.4 24665.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1370 0.001024 4096 410 1536 15360 2.72752 56.2053 104.772 163.747 163.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1860 3.2e-05 2048 350 1200 562176 97.1076 55.9162 1082.21 1674.17 2909.56 2909.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 720 0.000256 2048 240 864 41472 13.3007 6.94058 60.276 206.77 287.415 287.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1970 0.000256 2048 320 1152 72384 7.0959 101.55 209.753 318.443 318.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 700 6.4e-05 512 140 1104 221184 17.7603 6.63366 99.9911 206.423 331.019 331.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1430 0.001024 1024 450 3024 14976 0.7168 0.692192 26.4034 38.5245 66.4073 66.4808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 430 0.000256 4096 135 3744 24576 29.6221 13.7811 286.461 413.394 743.387 743.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 340 3.2e-05 4096 75 1488 266240 710.842 241.517 4584.12 7171.4 12708.4 12708.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1110 0.000128 512 190 384 131072 6.43322 3.41094 18.7866 104.757 133.546 133.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 460 3.2e-05 4096 150 2064 180224 4435.47 915.577 3273.85 27087.5 35714.8 35716.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1370 0.001024 4096 410 1536 15104 2.70595 48.7301 103.721 155.198 155.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1860 3.2e-05 2048 350 1200 561152 97.0531 56.0283 950.961 1670.27 2774.47 2774.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 720 0.000256 2048 240 864 43008 13.4328 7.06346 54.7782 209.53 284.929 285.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1970 0.000256 2048 320 1152 72192 7.04714 89.2971 209.308 305.697 305.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 700 6.4e-05 512 140 1104 212992 18.863 6.72934 84.3979 209.051 319.255 319.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1430 0.001024 1024 450 3024 14848 0.714976 0.684672 23.1908 38.6757 63.3388 63.4204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 430 0.000256 4096 135 3744 24576 29.9621 13.9399 253.05 419.009 716.088 716.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 340 3.2e-05 4096 75 1488 267264 712.646 243.06 3884.71 7187.64 12028.6 12029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1110 0.000128 512 190 384 132480 6.36454 3.41603 38.2385 104.558 152.727 152.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 460 3.2e-05 4096 150 2064 188928 3568.51 744.273 2545.19 21998.7 28868.3 28869.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1370 0.001024 4096 410 1536 15480 2.71974 103.299 104.779 210.838 210.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1860 3.2e-05 2048 350 1200 563328 97.3442 56.1709 1942.96 1675.9 3772.53 3772.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 720 0.000256 2048 240 864 43200 13.3461 7.0368 109.928 209.031 339.466 339.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1970 0.000256 2048 320 1152 72504 7.17619 181.801 209.752 398.773 398.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 700 6.4e-05 512 140 1104 221184 17.9843 6.66195 188.94 207.369 421.167 421.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1430 0.001024 1024 450 3024 15264 0.722208 0.694272 51.786 38.8016 92.0751 92.1498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 430 0.000256 4096 135 3744 25920 29.7633 13.9428 556.623 417.954 1018.41 1018.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 340 3.2e-05 4096 75 1488 267264 711.625 242.915 3909.83 7183.54 12048.4 12048.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1110 0.000128 512 190 384 131328 6.33152 3.40848 26.546 103.772 140.219 140.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 460 3.2e-05 4096 150 2064 184320 3954.45 820.942 1750.16 24278.7 30806.5 30808.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1370 0.001024 4096 410 1536 15408 2.72928 72.5837 104.708 180.082 180.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1860 3.2e-05 2048 350 1200 562176 97.1997 56.0422 1343.85 1675.16 3172.42 3172.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 720 0.000256 2048 240 864 42624 13.2301 6.95526 75.8354 207.563 303.718 303.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1970 0.000256 2048 320 1152 72432 7.06042 126.239 209.637 342.981 343.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 700 6.4e-05 512 140 1104 211968 18.1329 6.57613 126.213 204.213 355.349 355.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1430 0.001024 1024 450 3024 14976 0.718784 0.692224 35.7922 38.2263 75.5017 75.5732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 430 0.000256 4096 135 3744 25344 29.6002 13.8404 373.545 414.952 832.072 832.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 340 3.2e-05 4096 75 1488 262656 718.205 244.84 3910.92 7198.78 12073.3 12073.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1110 0.000128 512 190 384 131328 6.4359 3.44093 22.5933 104.561 137.187 137.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 460 3.2e-05 4096 150 2064 179712 5272.87 1079.63 1486.86 31899 39763.4 39765.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1370 0.001024 4096 410 1536 15336 2.71776 61.1836 104.676 168.621 168.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1860 3.2e-05 2048 350 1200 559872 97.3886 55.9476 1134.98 1668.56 2957.03 2957.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 720 0.000256 2048 240 864 43200 13.4046 7.05373 66.6822 209.224 296.496 296.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1970 0.000256 2048 320 1152 72360 7.07606 107.274 209.561 323.955 324.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 700 6.4e-05 512 140 1104 207360 18.555 6.60275 104.238 204.185 333.792 333.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1430 0.001024 1024 450 3024 14688 0.717696 0.684384 29.7737 37.7407 68.9879 69.0615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 430 0.000256 4096 135 3744 25920 29.8521 13.9674 325.994 418.282 788.227 788.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 48 340 3.2e-05 4096 75 1488 262656 715.52 244.436 3950.84 7202.61 12113.9 12114.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1110 0.000128 512 190 384 129024 6.26368 3.38157 21.9667 102.388 134.158 134.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 340 3.2e-05 4096 75 1488 267520 711.573 243.044 3750.01 7189.11 11894.2 11894.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1110 0.000128 512 190 384 133120 6.38394 3.41994 37.6184 108.31 155.886 156.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 460 3.2e-05 4096 150 2064 194560 3139.9 661.402 2587.36 19527.7 25918.1 25919.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1370 0.001024 4096 410 1536 15440 2.71904 102.391 104.59 209.741 209.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1860 3.2e-05 2048 350 1200 564480 96.9079 56.0869 1918.23 1676.49 3747.88 3748.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 720 0.000256 2048 240 864 42880 13.2785 6.98474 107.145 208.177 335.712 335.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1970 0.000256 2048 320 1152 72480 7.06128 179.781 209.696 396.582 396.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 700 6.4e-05 512 140 1104 225280 18.0541 6.72093 187.242 209.767 421.996 422.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1430 0.001024 1024 450 3024 15200 0.719168 0.693792 50.827 39.0525 91.3666 91.4403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 430 0.000256 4096 135 3744 25600 29.629 13.8636 543.309 416.185 1003.12 1003.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 340 3.2e-05 4096 75 1488 266240 712.579 243.84 3514.02 7198.49 11669.4 11669.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1110 0.000128 512 190 384 130560 6.29382 3.39558 26.5129 103.235 139.597 139.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 460 3.2e-05 4096 150 2064 194560 3899.23 816.857 1881.44 24121.8 30721.5 30723.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1370 0.001024 4096 410 1536 15360 2.72794 74.3137 104.564 181.65 181.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1860 3.2e-05 2048 350 1200 563200 96.9149 55.9636 1380.42 1675.26 3208.72 3208.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 720 0.000256 2048 240 864 42240 13.1842 6.93248 76.7413 206.491 303.48 303.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1970 0.000256 2048 320 1152 72320 7.07584 129.204 209.299 345.621 345.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 700 6.4e-05 512 140 1104 215040 18.2124 6.61264 129.23 206.208 360.477 360.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1430 0.001024 1024 450 3024 15040 0.715136 0.69328 36.6092 39.5085 77.5982 77.6786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 430 0.000256 4096 135 3744 24320 29.6049 13.7769 367.404 412.944 823.859 823.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 340 3.2e-05 4096 75 1488 264960 712.72 242.989 3664.14 7172.51 11792.9 11793.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1110 0.000128 512 190 384 130560 6.32189 3.4033 21.9543 103.308 135.149 135.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 460 3.2e-05 4096 150 2064 184320 4666.89 976.924 1512.63 28695.5 35854.6 35856.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1370 0.001024 4096 410 1536 15120 2.69699 59.582 103.666 165.99 166.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1860 3.2e-05 2048 350 1200 560640 97.0279 56.0832 1129.77 1668.96 2952.01 2952.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 720 0.000256 2048 240 864 42240 13.2296 7.02598 63.8203 206.752 290.955 291.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1970 0.000256 2048 320 1152 72240 7.07091 107.079 209.348 323.542 323.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 700 6.4e-05 512 140 1104 215040 18.2554 6.62621 108.062 206.302 339.458 339.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1430 0.001024 1024 450 3024 14880 0.720192 0.694752 30.0995 38.5726 70.1591 70.2338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 430 0.000256 4096 135 3744 24960 29.5504 13.7976 312.926 413.47 769.88 769.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 20 48 340 3.2e-05 4096 75 1488 266240 716.141 244.544 3834.97 7209.15 12005.3 12005.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1110 0.000128 512 190 384 128000 6.39728 3.39581 20.4878 103.383 133.825 133.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 460 3.2e-05 4096 150 2064 184320 3516.5 736.63 1414.17 21769.1 27438.5 27440.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1370 0.001024 4096 410 1536 15040 2.70003 56.8193 103.678 163.241 163.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1860 3.2e-05 2048 350 1200 563200 96.9678 56.066 1058.73 1676.3 2888.24 2888.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 720 0.000256 2048 240 864 40960 13.3642 6.94022 58.4228 207.004 285.86 285.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1970 0.000256 2048 320 1152 72000 7.04646 98.9848 208.953 315.026 315.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 700 6.4e-05 512 140 1104 204800 19.0283 6.62323 95.5642 206.396 327.821 327.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1430 0.001024 1024 450 3024 14720 0.722944 0.698624 27.8726 38.6781 68.0465 68.1197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 430 0.000256 4096 135 3744 23040 29.8455 13.8135 269.552 414.015 727.356 727.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 340 3.2e-05 4096 75 1450 264192 717.676 244.895 4548.53 7243.36 12755 12755.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1110 0.000128 512 190 400 132608 6.37178 3.41005 34.3508 105.066 149.352 149.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 460 3.2e-05 4096 150 2050 196608 2741.96 579.499 3828.97 17141.8 24293.8 24295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1370 0.001024 4096 410 1550 15488 2.73101 92.5532 104.804 200.131 200.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1860 3.2e-05 2048 350 1200 564736 96.957 56.0909 2024.5 1676.71 3854.43 3854.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 720 0.000256 2048 240 850 43776 13.3357 7.06355 167.522 209.811 397.86 397.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1970 0.000256 2048 320 1150 72544 7.08714 162.029 209.756 378.916 378.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 700 6.4e-05 512 140 1100 223232 18.052 6.71136 164.078 209.091 398.145 398.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1430 0.001024 1024 450 3050 15296 0.718848 0.69808 46.0698 39.2803 86.8428 86.9171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 430 0.000256 4096 135 3750 25856 29.8006 13.9448 488.247 419.588 951.727 951.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 340 3.2e-05 4096 75 1450 264192 719.204 244.982 4562.31 7238.48 12765.5 12765.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1110 0.000128 512 190 400 132096 6.38134 3.40922 22.2402 104.666 136.857 136.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 460 3.2e-05 4096 150 2050 192512 2757.39 581.268 3491.8 17199.7 24031.7 24032.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1370 0.001024 4096 410 1550 15424 2.72736 58.7383 104.652 166.162 166.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1860 3.2e-05 2048 350 1200 564224 97.0949 55.9937 1545.7 1676.96 3375.92 3376.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 720 0.000256 2048 240 850 43520 13.3326 7.01885 164.903 209.229 394.615 394.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1970 0.000256 2048 320 1150 72512 7.05725 102.205 209.776 319.082 319.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 700 6.4e-05 512 140 1100 221184 18.2049 6.70518 104.984 209.134 339.247 339.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1430 0.001024 1024 450 3050 15232 0.723136 0.699616 29.4397 39.0013 69.9338 70.0057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 430 0.000256 4096 135 3750 25600 29.7857 13.9305 307.459 418.289 769.613 769.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 340 3.2e-05 4096 75 1450 262656 719.05 245.063 4519.97 7219.15 12703.8 12704.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1110 0.000128 512 190 400 130560 6.39165 3.40563 27.8309 104.249 142.036 142.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 460 3.2e-05 4096 150 2050 190464 3137.98 660.155 3375.39 19494.4 26669.7 26671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1370 0.001024 4096 410 1550 15360 2.72342 48.3789 104.436 155.581 155.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1860 3.2e-05 2048 350 1200 563712 96.9878 56.0702 1404.57 1672.71 3230.5 3230.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 720 0.000256 2048 240 850 43008 13.3112 7.01382 165.322 208.433 394.212 394.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1970 0.000256 2048 320 1150 72480 7.05626 83.9264 209.581 300.622 300.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 700 6.4e-05 512 140 1100 215040 18.2051 6.62118 84.5256 206.21 315.772 315.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1430 0.001024 1024 450 3050 15168 0.720608 0.69712 24.1388 38.5745 64.2044 64.2774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 430 0.000256 4096 135 3750 25344 29.693 13.8878 250.066 416.804 710.579 710.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 340 3.2e-05 4096 75 1450 264320 721.769 245.323 4034.14 7240.59 12242.3 12242.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1110 0.000128 512 190 400 132480 6.40534 3.42083 32.0238 104.98 146.991 147.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 460 3.2e-05 4096 150 2050 197120 2743.88 580.316 3398.67 17125.7 23850.1 23851.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1370 0.001024 4096 410 1550 15480 2.72816 85.7763 104.832 193.377 193.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1860 3.2e-05 2048 350 1200 564480 97.1981 56.1482 1582.36 1676.72 3412.6 3412.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 720 0.000256 2048 240 850 43840 13.4389 7.05002 150.369 209.833 380.827 380.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1970 0.000256 2048 320 1150 72520 7.07174 149.152 209.715 365.981 366.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 700 6.4e-05 512 140 1100 225280 18.0635 6.73293 154.956 209.785 389.756 389.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1430 0.001024 1024 450 3050 15280 0.720576 0.694944 42.7197 39.174 83.3834 83.4584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 430 0.000256 4096 135 3750 25920 29.9455 13.9715 452.619 419.585 916.252 916.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 340 3.2e-05 4096 75 1450 263680 722.255 245.423 4015.14 7244.47 12227.8 12228.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1110 0.000128 512 190 400 131840 6.42576 3.41632 20.8151 104.935 135.751 135.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 460 3.2e-05 4096 150 2050 194560 3143.91 661.419 3072.9 19505.6 26385.5 26386.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1370 0.001024 4096 410 1550 15440 2.7401 55.4435 104.735 162.961 163.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1860 3.2e-05 2048 350 1200 564480 97.104 56.0437 1245.84 1675.66 3074.81 3074.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 720 0.000256 2048 240 850 42880 13.3218 6.97779 142.063 208.156 370.652 370.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1970 0.000256 2048 320 1150 72480 7.05526 96.0164 209.566 312.681 312.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 700 6.4e-05 512 140 1100 225280 18.0484 6.7232 99.8035 209.663 334.451 334.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1430 0.001024 1024 450 3050 15200 0.718848 0.710592 27.5888 38.9571 68.0448 68.1145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 430 0.000256 4096 135 3750 24960 29.7898 13.8599 281.678 415.985 741.44 741.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 340 3.2e-05 4096 75 1450 263040 723.024 245.476 4016.94 7220.85 12206.8 12207.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1110 0.000128 512 190 400 130560 6.4408 3.41811 17.3385 104.507 131.857 131.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 460 3.2e-05 4096 150 2050 192000 3534.19 739.964 3006.21 21795.7 29078 29079.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1370 0.001024 4096 410 1550 15360 2.71974 46.3032 104.495 153.559 153.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1860 3.2e-05 2048 350 1200 562560 97.6241 56.1313 1083.92 1673.65 2911.48 2911.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 720 0.000256 2048 240 850 43200 13.4308 7.08413 142.317 208.99 371.953 372.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1970 0.000256 2048 320 1150 72360 7.0431 80.675 209.299 297.061 297.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 700 6.4e-05 512 140 1100 215040 18.2812 6.62986 80.6112 206.206 311.941 312.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1430 0.001024 1024 450 3050 14880 0.718784 0.690464 22.767 39.3429 63.5908 63.6625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 430 0.000256 4096 135 3750 24960 29.9477 13.9524 235.418 417.931 697.378 697.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 340 3.2e-05 4096 75 1450 263680 721.012 245.164 4009.37 7250.65 12226.7 12227.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1110 0.000128 512 190 400 128000 6.38819 3.39795 14.8593 103.344 128.151 128.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 460 3.2e-05 4096 150 2050 194560 3904.02 816.895 2961.68 24141.1 31826 31827.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1370 0.001024 4096 410 1550 15360 2.7256 39.6411 104.807 147.216 147.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1860 3.2e-05 2048 350 1200 563200 97.1913 55.9558 1195.84 1677.04 3026.2 3026.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 720 0.000256 2048 240 850 42240 13.2311 6.95747 144.15 206.714 371.19 371.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1970 0.000256 2048 320 1150 72320 7.06474 68.9069 209.499 285.516 285.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 700 6.4e-05 512 140 1100 215040 18.217 6.63552 69.4419 206.423 300.93 301.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1430 0.001024 1024 450 3050 15040 0.7168 0.693216 19.962 38.3736 59.8188 59.8948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 430 0.000256 4096 135 3750 24320 29.6205 13.7753 198.53 413.367 655.428 655.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 340 3.2e-05 4096 75 1450 264192 716.299 244.959 5075.09 7215.33 13252.2 13252.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1110 0.000128 512 190 400 132096 6.37965 3.41811 43.1754 104.73 157.857 157.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 460 3.2e-05 4096 150 2050 193536 2753.93 582.198 2891.8 17188.5 23417.9 23419.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1370 0.001024 4096 410 1550 15456 2.7264 116.484 104.633 223.886 223.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1860 3.2e-05 2048 350 1200 564480 96.9071 56.0415 2152.3 1674.66 3980.07 3980.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 720 0.000256 2048 240 850 43392 13.344 7.10042 120.534 209.33 350.437 350.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1970 0.000256 2048 320 1150 72528 7.05277 203.928 209.579 420.606 420.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 700 6.4e-05 512 140 1100 221184 18.097 6.69286 204.054 208.236 437.294 437.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1430 0.001024 1024 450 3050 15264 0.718848 0.694272 59.1355 38.7537 99.3725 99.4427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 430 0.000256 4096 135 3750 25728 29.7922 13.9478 611.083 418.497 1073.45 1073.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 340 3.2e-05 4096 75 1450 262656 717.03 245.053 5390.48 7238.01 13591.1 13591.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1110 0.000128 512 190 400 130560 6.39859 3.40173 27.2119 104.239 141.413 141.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 460 3.2e-05 4096 150 2050 190464 3145.57 660.071 4245.73 19569.7 27624 27625.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1370 0.001024 4096 410 1550 15360 2.73584 72.1756 104.369 179.325 179.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1860 3.2e-05 2048 350 1200 563712 96.7544 55.9474 1335.57 1672.69 3161.12 3161.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 720 0.000256 2048 240 850 43008 13.2739 7.00211 74.9407 208.423 303.769 303.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1970 0.000256 2048 320 1150 72480 7.05331 126.86 217.894 351.851 351.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 700 6.4e-05 512 140 1100 215040 18.2155 6.61709 127.015 206.209 358.275 358.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1430 0.001024 1024 450 3050 15168 0.721408 0.696064 36.3836 38.5124 76.4005 76.4646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 430 0.000256 4096 135 3750 25344 29.6921 13.8739 376.501 416.692 836.892 837.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 340 3.2e-05 4096 75 1450 262656 719.084 245.689 5395.01 7232.17 13592.5 13592.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1110 0.000128 512 190 400 129024 6.4049 3.41606 22.1018 103.765 135.845 135.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 460 3.2e-05 4096 150 2050 184320 3939.36 820.915 4022.13 24230.2 33014.9 33016.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1370 0.001024 4096 410 1550 15264 2.71907 59.5517 104.239 166.554 166.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1860 3.2e-05 2048 350 1200 564480 96.9156 56.0988 1463 1674.89 3291.07 3291.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 720 0.000256 2048 240 850 42624 13.2605 6.96528 193.841 207.644 421.843 421.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1970 0.000256 2048 320 1150 72432 7.08323 104.005 209.586 320.719 320.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 700 6.4e-05 512 140 1100 211968 18.137 6.57818 102.946 204.185 332.065 332.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1430 0.001024 1024 450 3050 14976 0.720704 0.69472 29.6164 38.1373 69.248 69.3243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 430 0.000256 4096 135 3750 24192 29.8064 13.8385 294.311 414.891 752.979 753.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 340 3.2e-05 4096 75 1450 261120 720.154 245.606 5368.02 7263.17 13597.4 13597.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1110 0.000128 512 190 400 129024 6.35203 3.39763 19.2278 103.373 132.501 132.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 460 3.2e-05 4096 150 2050 184320 3137.39 659.037 3939.93 19471.2 27209.2 27210.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1370 0.001024 4096 410 1550 15168 2.73446 50.7269 104.032 157.536 157.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1860 3.2e-05 2048 350 1200 562176 97.1312 56.0556 1276.72 1674.58 3104.65 3104.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 720 0.000256 2048 240 850 41472 13.3179 6.93069 176.945 206.824 404.146 404.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1970 0.000256 2048 320 1150 72384 7.06826 88.3673 209.78 305.257 305.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 700 6.4e-05 512 140 1100 208896 18.69 6.61792 86.6925 206.473 318.686 318.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1430 0.001024 1024 450 3050 14976 0.718848 0.7096 25.0914 38.4119 65.0058 65.0696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 430 0.000256 4096 135 3750 24576 29.6045 13.7869 254.933 413.615 712.072 712.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 50 340 3.2e-05 4096 75 1450 264320 718.881 245.261 4587.19 7219.31 12771.1 12771.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1110 0.000128 512 190 400 132608 6.3967 3.41773 40.1736 104.733 154.88 155.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 460 3.2e-05 4096 150 2050 193536 2760.21 582.754 2675.33 17194.6 23214.4 23215.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1370 0.001024 4096 410 1550 15456 2.72829 106.105 104.676 213.555 213.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1860 3.2e-05 2048 350 1200 564480 97.1341 56.1146 1987.58 1675.01 3816 3816.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 720 0.000256 2048 240 850 43456 13.3856 7.03904 111.088 209.344 340.988 341.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1970 0.000256 2048 320 1150 72520 7.07824 186.866 209.58 403.568 403.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 700 6.4e-05 512 140 1100 222208 18.254 6.73002 188.893 209.275 423.369 423.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1430 0.001024 1024 450 3050 15232 0.720896 0.6912 53.9939 38.9011 94.3777 94.4492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 430 0.000256 4096 135 3750 25536 29.9377 13.9694 552.718 418.542 1015.3 1015.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 50 340 3.2e-05 4096 75 1450 263424 716.832 244.839 4440.8 7210.96 12613.9 12614.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1110 0.000128 512 190 400 132608 6.38131 3.41402 26.8676 104.781 141.595 141.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 460 3.2e-05 4096 150 2050 193536 2757.53 582.124 1724.07 17190.3 22255.5 22256.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1370 0.001024 4096 410 1550 15344 2.7232 67.9582 104.411 175.134 175.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1860 3.2e-05 2048 350 1200 562688 97.0115 56.0886 1258.37 1672.86 3084.5 3084.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 720 0.000256 2048 240 850 43008 13.4138 7.12701 70.8824 209.498 301.049 301.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1970 0.000256 2048 320 1150 72464 7.07584 119.193 209.575 335.886 335.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 700 6.4e-05 512 140 1100 215040 18.3596 6.6392 122.117 206.905 354.233 354.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1430 0.001024 1024 450 3050 15008 0.716064 0.694496 34.0058 38.4408 73.9297 74.0015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 430 0.000256 4096 135 3750 25088 29.9008 13.9489 349.767 418.839 812.586 812.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 340 3.2e-05 4096 75 1450 263424 719.298 245.357 4881.1 7211.67 13057.9 13058.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1110 0.000128 512 190 400 131712 6.43331 3.41811 21.821 104.861 136.691 136.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 460 3.2e-05 4096 150 2050 193536 3527.14 739.623 3751.52 21821.6 29841.9 29843.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1370 0.001024 4096 410 1550 15288 2.71613 55.7584 104.369 162.888 162.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1860 3.2e-05 2048 350 1200 561792 97.4285 56.1946 1032.18 1672.87 2858.83 2858.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 720 0.000256 2048 240 850 43008 13.469 7.05126 59.0465 209.646 289.343 289.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1970 0.000256 2048 320 1150 72408 7.07197 97.6241 209.58 314.319 314.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 700 6.4e-05 512 140 1100 215040 18.8249 6.7297 99.4781 209.409 334.656 334.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1430 0.001024 1024 450 3050 14784 0.71936 0.692224 27.323 38.8285 67.6345 67.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 430 0.000256 4096 135 3750 25536 30.008 13.9737 292.424 419.262 755.797 755.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 340 3.2e-05 4096 75 1450 261632 718.823 245.392 4812.25 7257.36 13034.3 13034.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1110 0.000128 512 190 400 129024 6.38966 3.39523 19.2428 103.727 132.911 133.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 460 3.2e-05 4096 150 2050 186368 2751.9 580.628 3572.21 17171.3 24077.5 24078.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1370 0.001024 4096 410 1550 15232 2.72179 49.8212 104.466 157.052 157.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1860 3.2e-05 2048 350 1200 562688 96.8902 55.9411 932.909 1674.49 2760.39 2760.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 720 0.000256 2048 240 850 41216 13.3723 6.95267 173.348 207.579 401.383 401.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1970 0.000256 2048 320 1150 72352 7.05331 88.283 209.756 305.134 305.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 700 6.4e-05 512 140 1100 200704 18.621 6.56237 82.931 202.346 310.674 310.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1430 0.001024 1024 450 3050 14784 0.719136 0.695136 24.9514 37.9525 64.3912 64.4633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 430 0.000256 4096 135 3750 23296 29.8191 13.8179 241.605 415.052 700.43 700.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 340 3.2e-05 4096 75 1450 264192 717.667 244.933 4122.07 7244.59 12329.8 12330.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1110 0.000128 512 190 400 132096 6.3736 3.40739 40.3279 104.729 154.995 155.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 460 3.2e-05 4096 150 2050 192512 2754.29 581.281 2623.11 17199.1 23159.3 23160.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1370 0.001024 4096 410 1550 15424 2.72179 104.341 104.654 211.758 211.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1860 3.2e-05 2048 350 1200 564224 96.8734 55.9912 1958.7 1676.99 3788.71 3788.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 720 0.000256 2048 240 850 43520 13.275 7.01277 110.28 209.229 339.923 340.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1970 0.000256 2048 320 1150 72512 7.05946 185.724 209.789 402.632 402.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 700 6.4e-05 512 140 1100 221184 18.2116 6.7145 188.708 209.139 422.985 423.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1430 0.001024 1024 450 3050 15232 0.720896 0.696768 52.0921 39.0043 92.5868 92.6602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 430 0.000256 4096 135 3750 25600 29.7885 13.9179 551.215 418.299 1013.35 1013.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 340 3.2e-05 4096 75 1450 264192 717.85 244.929 4049.35 7220.74 12233.4 12233.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1110 0.000128 512 190 400 131072 6.41795 3.43075 26.2218 104.621 140.853 140.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 460 3.2e-05 4096 150 2050 188416 3179.15 664.468 1695.68 19662.8 25203.8 25205.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1370 0.001024 4096 410 1550 15360 2.72253 68.428 104.564 175.757 175.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1860 3.2e-05 2048 350 1200 563200 97.0093 55.964 1267.33 1675.78 3096.24 3096.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 720 0.000256 2048 240 850 43008 13.3746 7.1209 71.3381 209.234 301.213 301.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1970 0.000256 2048 320 1150 72448 7.05949 120.406 209.61 337.119 337.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 700 6.4e-05 512 140 1100 221184 18.2171 6.70941 121.186 209.006 355.345 355.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1430 0.001024 1024 450 3050 14848 0.71488 0.691808 33.0932 38.7844 73.3558 73.4287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 430 0.000256 4096 135 3750 25600 29.7895 13.9289 359.614 418.306 821.765 821.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 50 340 3.2e-05 4096 75 1450 261120 720.844 245.583 4030.16 7241.02 12238.1 12238.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1110 0.000128 512 190 400 129024 6.35898 3.40253 21.982 103.28 135.174 135.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 460 3.2e-05 4096 150 2050 184320 3135.78 659.022 1415.57 19465.5 24677.7 24679.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1370 0.001024 4096 410 1550 15168 2.70157 57.3071 103.858 163.911 163.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1860 3.2e-05 2048 350 1200 562176 97.0937 55.9784 1077.17 1672.94 2903.36 2903.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 720 0.000256 2048 240 850 41472 13.3077 6.9439 59.9344 206.625 286.942 287.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1970 0.000256 2048 320 1150 72384 7.0713 102.776 209.596 319.488 319.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 700 6.4e-05 512 140 1100 208896 18.7102 6.63094 97.1658 206.276 328.997 329.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1430 0.001024 1024 450 3050 14976 0.720064 0.692384 27.392 38.4899 67.3678 67.4421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 430 0.000256 4096 135 3750 24576 29.6027 13.781 291.514 413.087 748.116 748.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 340 3.2e-05 4096 75 1450 262144 716.967 244.448 4020.79 7210.45 12193.2 12193.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1110 0.000128 512 190 400 131072 6.43075 3.41376 19.8542 104.69 134.55 134.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 460 3.2e-05 4096 150 2050 180224 4433.79 915.567 1256.32 27095.4 33703.5 33705.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1370 0.001024 4096 410 1550 15104 2.70544 49.0412 103.918 155.709 155.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1860 3.2e-05 2048 350 1200 561152 97.0054 55.9596 954.648 1670.42 2778.2 2778.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 720 0.000256 2048 240 850 43008 13.4166 7.03082 54.9479 209.546 285.079 285.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1970 0.000256 2048 320 1150 72192 7.05741 90.3442 209.332 306.777 306.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 700 6.4e-05 512 140 1100 212992 18.849 6.71018 85.7147 209.062 320.556 320.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1430 0.001024 1024 450 3050 14336 0.713696 0.68592 22.7969 38.3634 62.6346 62.7092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 430 0.000256 4096 135 3750 24576 29.9597 13.9366 258.305 418.924 721.264 721.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 340 3.2e-05 4096 75 1450 263808 718.856 245.431 3812.89 7237.98 12015.6 12016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1110 0.000128 512 190 400 131328 6.41638 3.42029 40.7092 104.499 155.206 155.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 460 3.2e-05 4096 150 2050 193536 2751.71 581.119 2700.07 17133.8 23168.2 23169.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1370 0.001024 4096 410 1550 15408 2.72061 108.536 104.52 215.821 215.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1860 3.2e-05 2048 350 1200 564480 97.1232 56.1459 1998.47 1674.98 3826.87 3827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 720 0.000256 2048 240 850 43200 13.3494 7.02259 111.665 208.914 341.083 341.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1970 0.000256 2048 320 1150 72504 7.08403 188.857 209.609 405.594 405.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 700 6.4e-05 512 140 1100 221184 17.9737 6.66525 193.13 207.256 425.237 425.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1430 0.001024 1024 450 3050 15264 0.720896 0.695968 54.5325 38.6588 94.6798 94.7525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 430 0.000256 4096 135 3750 25344 29.8949 13.9412 562.771 417.662 1024.4 1024.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 340 3.2e-05 4096 75 1450 262656 719.785 245.682 3814.76 7256.57 12037.3 12037.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1110 0.000128 512 190 400 129024 6.39808 3.41117 28.6293 103.836 142.435 142.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 460 3.2e-05 4096 150 2050 184320 3940.33 820.863 1865.68 24287.8 30916.8 30918.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1370 0.001024 4096 410 1550 15264 2.71309 77.4763 104.195 184.444 184.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1860 3.2e-05 2048 350 1200 564480 96.8705 56.0517 1425.15 1676.13 3254.36 3254.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 720 0.000256 2048 240 850 42624 13.2377 6.95923 79.4459 207.685 307.453 307.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1970 0.000256 2048 320 1150 72432 7.08198 134.823 209.731 351.677 351.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 700 6.4e-05 512 140 1100 211968 18.1384 6.57446 132.949 204.333 362.206 362.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1430 0.001024 1024 450 3050 14976 0.718848 0.694048 38.3534 38.1604 77.9983 78.0637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 430 0.000256 4096 135 3750 24192 29.8041 13.8298 386.038 415.265 845.063 845.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 340 3.2e-05 4096 75 1450 259200 723.647 245.929 3714.5 7243.2 11927.8 11928.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1110 0.000128 512 190 400 131328 6.4287 3.41818 24.4216 104.596 139.021 139.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 460 3.2e-05 4096 150 2050 193536 2750.84 581.327 1626.54 17139.1 22099.4 22100.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1370 0.001024 4096 410 1550 15120 2.71005 63.0351 103.744 169.534 169.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1860 3.2e-05 2048 350 1200 559872 97.4028 56.0128 1169.3 1669.38 2992.26 2992.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 720 0.000256 2048 240 850 43200 13.3879 7.0489 68.0513 209.298 297.918 298.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1970 0.000256 2048 320 1150 72360 7.1049 111.448 209.609 328.222 328.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 700 6.4e-05 512 140 1100 207360 18.5564 6.5833 108.008 204.259 337.63 337.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1430 0.001024 1024 450 3050 14688 0.714848 0.685344 31.4382 37.8597 70.7684 70.8424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 430 0.000256 4096 135 3750 24192 30.1247 13.9577 319.491 418.505 782.208 782.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 50 340 3.2e-05 4096 75 1450 258048 722.728 245.816 3828.38 7267.15 12064.6 12065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1110 0.000128 512 190 400 124416 6.44278 3.38502 21.752 107.521 139.256 139.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 340 3.2e-05 4096 75 1450 259200 723.319 245.995 3830.5 7261.61 12061.9 12062.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1110 0.000128 512 190 400 126720 6.63258 3.42426 20.5543 104.864 135.63 135.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 340 3.2e-05 4096 75 1450 263680 718.9 245.397 3599.77 7224.36 11788.9 11789.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1110 0.000128 512 190 400 131840 6.41843 3.41597 40.0876 104.915 155 155.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 460 3.2e-05 4096 150 2050 194560 3141.09 661.411 2638.51 19502.7 25945.5 25946.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1370 0.001024 4096 410 1550 15440 2.73021 106.684 104.777 214.237 214.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1860 3.2e-05 2048 350 1200 564480 96.8799 56.0882 1947.41 1675.44 3775.97 3776.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 720 0.000256 2048 240 850 42880 13.2788 6.97958 107.443 208.038 335.87 335.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1970 0.000256 2048 320 1150 72480 7.10749 184.181 209.537 400.869 400.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 700 6.4e-05 512 140 1100 225280 18.031 6.71914 193.631 209.632 428.226 428.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1430 0.001024 1024 450 3050 15200 0.718848 0.690464 52.8488 38.9502 93.2781 93.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 430 0.000256 4096 135 3750 24960 29.773 13.8639 540.678 415.98 1000.43 1000.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 340 3.2e-05 4096 75 1450 263680 717.368 245.13 3348.92 7231.56 11543.5 11543.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1110 0.000128 512 190 400 128000 6.38301 3.39885 26.641 103.33 139.907 140.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 460 3.2e-05 4096 150 2050 194560 3914.36 816.924 1850.77 24207.6 30797.4 30799.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1370 0.001024 4096 410 1550 15360 2.72198 72.4114 104.796 179.971 180.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1860 3.2e-05 2048 350 1200 563200 96.8934 56.0419 1331.34 1676.89 3161.33 3161.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 720 0.000256 2048 240 850 42240 13.1773 6.93408 73.5578 206.694 300.493 300.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1970 0.000256 2048 320 1150 72320 7.05184 126.021 209.469 342.583 342.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 700 6.4e-05 512 140 1100 215040 18.2205 6.61299 125.897 206.405 357.346 357.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1430 0.001024 1024 450 3050 15040 0.715936 0.692224 36.2369 38.3653 76.0811 76.1644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 430 0.000256 4096 135 3750 24320 29.6081 13.7772 362.118 413.316 818.946 819.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 340 3.2e-05 4096 75 1450 261120 719.555 245.164 3495.36 7231.41 11692 11692.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1110 0.000128 512 190 400 126720 6.45322 3.40582 22.548 103.312 135.876 135.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 460 3.2e-05 4096 150 2050 184320 4668.96 976.69 1519.57 28686.1 35853.8 35855.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1370 0.001024 4096 410 1550 15120 2.70221 60.928 103.86 167.533 167.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1860 3.2e-05 2048 350 1200 560640 97.0335 55.8937 1129.48 1668.95 2951.52 2951.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 720 0.000256 2048 240 850 42240 13.2174 6.94099 63.513 206.801 290.599 290.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1970 0.000256 2048 320 1150 72240 7.06502 108.305 209.418 324.83 324.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 700 6.4e-05 512 140 1100 215040 18.2365 6.62938 107.962 206.3 339.338 339.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1430 0.001024 1024 450 3050 14880 0.7192 0.692416 30.6505 38.4871 70.6201 70.6916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 430 0.000256 4096 135 3750 23040 29.8156 13.8008 294.609 413.338 751.691 751.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 340 3.2e-05 4096 75 1450 261120 724.931 245.863 3585.51 7261.47 11818.3 11818.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1110 0.000128 512 190 400 128000 6.40605 3.41462 21.5372 103.452 134.968 135.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 460 3.2e-05 4096 150 2050 184320 3516.73 736.581 1408 21795 27458.2 27459.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1370 0.001024 4096 410 1550 15040 2.70109 56.867 103.947 163.56 163.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1860 3.2e-05 2048 350 1200 563200 97.0049 56.091 1046.65 1677.46 2877.37 2877.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 720 0.000256 2048 240 850 40960 13.3623 6.98106 57.3857 207.141 284.998 285.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1970 0.000256 2048 320 1150 72000 7.02826 99.6164 209.066 315.754 315.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 700 6.4e-05 512 140 1100 204800 19.0359 6.61914 94.9086 206.529 327.307 327.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1430 0.001024 1024 450 3050 14720 0.724448 0.696608 28.4835 38.6153 68.5884 68.6619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 430 0.000256 4096 135 3750 23040 29.8387 13.8158 270.612 414.216 728.612 728.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 20 50 340 3.2e-05 4096 75 1450 256000 726.514 245.979 3557.46 7274.65 11805.1 11805.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1110 0.000128 512 190 400 128000 6.40461 3.39968 20.7775 103.505 134.249 134.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 340 3.2e-05 4096 75 1500 264704 718.697 244.66 4326.99 7227.25 12518.1 12518.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1110 0.000128 512 190 420 128512 6.54365 3.41197 33.2359 104.989 148.338 148.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 460 3.2e-05 4096 150 2040 200704 2337.11 497.905 3449.56 14768.2 21054.1 21055.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1370 0.001024 4096 410 1560 15488 2.73222 85.8761 104.958 193.612 193.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1860 3.2e-05 2048 350 1200 564224 96.9772 56.0026 1754.12 1676.93 3584.2 3584.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 720 0.000256 2048 240 840 41728 13.5635 7.03866 144.924 209.842 375.497 375.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1970 0.000256 2048 320 1140 72608 7.05536 146.713 209.826 363.638 363.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 700 6.4e-05 512 140 1080 225280 17.9109 6.72723 151.744 209.119 385.719 385.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1430 0.001024 1024 450 3060 15424 0.720896 0.695936 42.4924 39.6857 83.668 83.7448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 430 0.000256 4096 135 3720 25600 29.8723 13.951 440.679 419.585 904.225 904.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 340 3.2e-05 4096 75 1500 264192 721.069 244.937 4339.31 7230.95 12536.8 12537.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1110 0.000128 512 190 420 128000 6.56157 3.40502 22.1225 104.554 136.795 136.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 460 3.2e-05 4096 150 2040 196608 2357.92 499.446 3176.54 14843.9 20887.7 20888.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1370 0.001024 4096 410 1560 15424 2.71974 56.3184 104.671 163.753 163.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1860 3.2e-05 2048 350 1200 564224 97.1923 56.0299 1452.53 1675.16 3281.08 3281.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 720 0.000256 2048 240 840 41472 13.5393 7.03283 141.756 209.005 371.472 371.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1970 0.000256 2048 320 1140 72576 7.09395 96.044 209.592 312.772 312.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 700 6.4e-05 512 140 1080 225280 17.9169 6.70675 99.303 208.912 333.052 333.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1430 0.001024 1024 450 3060 15360 0.722816 0.696704 28.0124 38.513 68.0167 68.1018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 430 0.000256 4096 135 3720 25088 29.8521 13.9139 282.264 417.846 744.011 744.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 340 3.2e-05 4096 75 1500 262656 720.046 245.018 4326.76 7236.12 12528.4 12528.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1110 0.000128 512 190 420 127488 6.52451 3.40778 18.4424 104.312 132.849 132.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 460 3.2e-05 4096 150 2040 196608 2715.5 575.464 3096.75 16975.4 23364.7 23365.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1370 0.001024 4096 410 1560 15360 2.72211 45.6887 104.514 152.968 153.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1860 3.2e-05 2048 350 1200 562176 97.1794 55.9043 1305.36 1672.68 3131.3 3131.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 720 0.000256 2048 240 840 40704 13.5572 6.98701 139.834 208.426 368.942 369.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1970 0.000256 2048 320 1140 72480 7.05126 78.2264 209.44 294.761 294.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 700 6.4e-05 512 140 1080 221184 17.7414 6.61552 81.086 206.207 311.865 312.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1430 0.001024 1024 450 3060 15360 0.721088 0.696992 23.0765 38.085 62.6512 62.7261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 430 0.000256 4096 135 3720 24576 29.817 13.8765 225.502 416.774 686.115 686.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 340 3.2e-05 4096 75 1500 264192 720.558 244.949 4338.44 7238.9 12543.4 12543.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1110 0.000128 512 190 420 126976 6.58557 3.40794 26.0751 104.726 140.953 141.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 460 3.2e-05 4096 150 2040 196608 2349.64 499.455 3047.38 14770.3 20668.2 20669.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1370 0.001024 4096 410 1560 15360 2.72234 39.4101 104.7 146.879 146.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1860 3.2e-05 2048 350 1200 563200 97.8348 56.1069 2764.16 1675.79 4594.07 4594.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 720 0.000256 2048 240 840 40960 13.6298 7.01808 141.627 209.24 371.647 371.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1970 0.000256 2048 320 1140 72448 7.06115 68.1798 209.479 284.762 284.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 700 6.4e-05 512 140 1080 221184 18.2268 6.7071 69.9938 209.145 304.284 304.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1430 0.001024 1024 450 3060 15104 0.715008 0.689664 19.5584 38.2669 59.3029 59.3873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 430 0.000256 4096 135 3720 24576 29.9219 13.9285 196.424 418.297 658.7 658.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 340 3.2e-05 4096 75 1500 264960 717.137 244.991 5680.61 7233.89 13877.1 13877.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1110 0.000128 512 190 420 128640 6.58026 3.42016 45.5285 105.108 160.793 160.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 460 3.2e-05 4096 150 2040 199680 2346.72 499.965 4777.96 14761.3 22387.3 22388.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1370 0.001024 4096 410 1560 15480 2.73549 117.583 105.06 225.423 225.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1860 3.2e-05 2048 350 1200 563840 97.294 56.2995 2173.6 1676.71 4004.07 4004.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 720 0.000256 2048 240 840 41920 13.57 7.06211 201.199 209.836 431.803 431.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1970 0.000256 2048 320 1140 72600 7.05994 203.134 209.796 420.035 420.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 700 6.4e-05 512 140 1080 225280 18.0661 6.73587 205.267 209.778 440.083 440.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1430 0.001024 1024 450 3060 15360 0.724288 0.69952 59.4014 39.6799 100.577 100.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 430 0.000256 4096 135 3720 25600 30.0172 13.9695 602.059 419.605 1065.79 1065.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 340 3.2e-05 4096 75 1500 264960 716.188 244.861 5680.54 7227.34 13869.4 13869.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1110 0.000128 512 190 420 128000 6.59123 3.41814 29.1056 108.993 148.263 148.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 460 3.2e-05 4096 150 2040 199680 2726.46 577.478 4402.18 17046.7 24754.3 24755.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1370 0.001024 4096 410 1560 15440 2.73133 73.145 104.959 180.877 180.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1860 3.2e-05 2048 350 1200 563200 97.2023 56.1072 1693.21 1677 3523.69 3523.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 720 0.000256 2048 240 840 40960 13.4636 6.98422 186.181 208.237 414.997 415.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1970 0.000256 2048 320 1140 72560 7.0697 125.836 209.82 342.77 342.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 700 6.4e-05 512 140 1080 225280 18.0402 6.72358 131.547 209.836 366.362 366.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1430 0.001024 1024 450 3060 15200 0.718912 0.69376 36.4131 38.5138 76.414 76.4908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 430 0.000256 4096 135 3720 24960 29.7982 13.8568 366.712 416.443 826.943 827.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 340 3.2e-05 4096 75 1500 263040 719.71 245.471 5634.32 7238.9 13838.9 13839.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1110 0.000128 512 190 420 126720 6.59398 3.4313 23.7098 104.566 138.458 138.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 460 3.2e-05 4096 150 2040 192000 3529.59 739.996 4145.89 21796.5 30214 30215.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1370 0.001024 4096 410 1560 15360 2.71846 59.6709 109.154 171.59 171.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1860 3.2e-05 2048 350 1200 562560 97.4818 56.0909 1429.59 1673.51 3256.85 3257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 720 0.000256 2048 240 840 41280 13.5715 7.02464 185.258 208.962 414.95 415.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1970 0.000256 2048 320 1140 72480 7.07958 102.783 209.469 319.374 319.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 700 6.4e-05 512 140 1080 215040 18.2678 6.63229 103.31 206.181 334.603 334.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1430 0.001024 1024 450 3060 15120 0.716992 0.690656 29.6345 37.8596 68.9723 69.0442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 430 0.000256 4096 135 3720 24960 29.9779 13.9466 300.987 422.451 767.491 767.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 340 3.2e-05 4096 75 1500 263680 717.191 245.179 5634.38 7223.66 13820.9 13821.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1110 0.000128 512 190 420 125440 6.48701 3.3977 20.3246 103.232 133.596 133.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 460 3.2e-05 4096 150 2040 194560 3899.33 816.782 4133.2 24125.2 32976.6 32978.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1370 0.001024 4096 410 1560 15360 2.73088 50.604 104.83 158.208 158.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1860 3.2e-05 2048 350 1200 563200 96.9374 56.1198 1623.62 1675.24 3452.07 3452.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 720 0.000256 2048 240 840 39680 13.4267 6.93123 179.858 206.486 406.83 406.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1970 0.000256 2048 320 1140 72480 7.06406 87.6157 209.629 304.352 304.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 700 6.4e-05 512 140 1080 215040 18.2053 6.61299 88.494 206.204 319.725 319.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1430 0.001024 1024 450 3060 15040 0.716608 0.692672 25.2497 37.9146 64.6507 64.7228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 430 0.000256 4096 135 3720 24320 29.5816 13.785 248.575 412.817 704.894 704.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 60 340 3.2e-05 4096 75 1500 264192 717.142 244.945 4662.26 7238.55 12863.4 12863.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1110 0.000128 512 190 420 128256 6.5576 3.41494 41.7506 104.804 156.681 156.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 460 3.2e-05 4096 150 2040 199680 2338.92 498.576 2724.15 14726.8 20289.8 20290.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1370 0.001024 4096 410 1560 15456 2.72851 107.669 104.846 215.288 215.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1860 3.2e-05 2048 350 1200 563712 96.9637 56.0318 1995.29 1675.87 3824.31 3824.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 720 0.000256 2048 240 840 41472 13.5292 7.03898 106.32 209.48 336.499 336.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1970 0.000256 2048 320 1140 72576 7.06378 185.315 209.731 402.153 402.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 700 6.4e-05 512 140 1080 224256 17.889 6.68925 186.979 208.387 420.152 420.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1430 0.001024 1024 450 3060 15360 0.7208 0.694528 54.3988 38.3121 94.2002 94.2738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 430 0.000256 4096 135 3720 25344 29.8569 13.9492 546.548 418.885 1009.36 1009.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 340 3.2e-05 4096 75 1500 262656 717.477 245.063 4898.92 7236.81 13098.8 13099.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1110 0.000128 512 190 420 127488 6.51782 3.40592 27.6847 104.345 142.112 142.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 460 3.2e-05 4096 150 2040 196608 2714.15 575.495 3797.6 16992.3 24081.1 24082.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1370 0.001024 4096 410 1560 15360 2.72554 68.0243 104.687 175.48 175.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1860 3.2e-05 2048 350 1200 562176 96.9233 55.9377 1250.31 1674.31 3077.64 3077.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 720 0.000256 2048 240 840 40704 13.505 6.99187 66.7583 208.623 296.012 296.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1970 0.000256 2048 320 1140 72480 7.04992 116.558 209.644 333.295 333.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 700 6.4e-05 512 140 1080 221184 17.7235 6.61642 122.887 206.405 353.846 354.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1430 0.001024 1024 450 3060 15360 0.720704 0.695904 34.2888 38.1136 73.8895 73.9623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 430 0.000256 4096 135 3720 24576 29.8186 13.8809 333.975 417.245 795.053 795.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 340 3.2e-05 4096 75 1500 262656 719.943 245.686 4913.67 7233.29 13113.1 13113.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1110 0.000128 512 190 420 126720 6.49517 3.40672 22.3298 103.774 136.16 136.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 460 3.2e-05 4096 150 2040 193536 2713.92 574.585 3643.15 16972.1 23905.3 23906.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1370 0.001024 4096 410 1560 15264 2.7175 55.5821 104.403 162.746 162.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1860 3.2e-05 2048 350 1200 562176 97.1794 56.2156 1027.39 1675.17 2856.13 2856.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 720 0.000256 2048 240 840 40320 13.4737 7.02979 163.026 207.63 391.29 391.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1970 0.000256 2048 320 1140 72432 7.0585 95.9857 209.484 312.572 312.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 700 6.4e-05 512 140 1080 211968 18.1301 6.57606 95.5807 204.218 324.717 324.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1430 0.001024 1024 450 3060 15264 0.720896 0.69472 28.0654 38.7344 68.2873 68.3608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 430 0.000256 4096 135 3720 24192 29.8016 13.8388 271.618 414.964 730.361 730.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 340 3.2e-05 4096 75 1500 261120 720.705 245.559 4875.21 7260.28 13102.2 13102.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1110 0.000128 512 190 420 125952 6.47453 3.39968 20.094 103.429 133.55 133.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 460 3.2e-05 4096 150 2040 184320 3138.51 658.881 3435.83 19464.7 26699.6 26700.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1370 0.001024 4096 410 1560 15168 2.72627 50.4421 104.124 157.339 157.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1860 3.2e-05 2048 350 1200 562176 97.1543 56.0123 1251.14 1674.06 3078.52 3078.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 720 0.000256 2048 240 840 39936 13.4295 6.96458 160.906 206.76 388.184 388.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1970 0.000256 2048 320 1140 72384 7.05354 86.7324 209.582 303.412 303.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 700 6.4e-05 512 140 1080 221184 17.7675 6.61299 88.9714 206.483 320.045 320.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1430 0.001024 1024 450 3060 14976 0.719008 0.710656 25.0276 39.0824 65.6118 65.6773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 430 0.000256 4096 135 3720 23040 29.8207 13.7833 235.111 413.363 692.208 692.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 340 3.2e-05 4096 75 1500 261120 719.373 245.152 4879.12 7214.04 13058.2 13058.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1110 0.000128 512 190 420 122880 6.60163 3.39898 16.9857 103.312 130.461 130.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 460 3.2e-05 4096 150 2040 184320 4670.48 976.668 3399.1 28693.6 37742.4 37744.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1370 0.001024 4096 410 1560 15120 2.71562 43.4217 104.062 150.242 150.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1860 3.2e-05 2048 350 1200 560640 97.0618 55.9059 1155.76 1669 2977.9 2978.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 720 0.000256 2048 240 840 40320 13.4028 7.03904 160.504 206.758 387.837 387.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1970 0.000256 2048 320 1140 72240 7.0656 75.1786 209.195 291.482 291.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 700 6.4e-05 512 140 1080 215040 18.2506 6.6263 76.4023 206.406 307.892 308.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1430 0.001024 1024 450 3060 14880 0.721216 0.694048 21.0227 39.0738 61.5847 61.6571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 430 0.000256 4096 135 3720 23040 29.8213 13.8117 204.412 413.42 661.596 661.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 60 340 3.2e-05 4096 75 1500 264320 719.523 245.245 4338.65 7229.74 12533.7 12534.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1110 0.000128 512 190 420 128128 6.58646 3.41754 40.9643 104.735 155.857 155.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 460 3.2e-05 4096 150 2040 200704 2341.91 498.451 2607.64 14787.4 20252.5 20253.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1370 0.001024 4096 410 1560 15456 2.72941 103.43 104.82 211.023 211.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1860 3.2e-05 2048 350 1200 563584 97.3016 56.2586 1900.1 1675.11 3728.93 3729.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 720 0.000256 2048 240 840 41664 13.5639 7.0471 102.558 209.366 332.671 332.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1970 0.000256 2048 320 1140 72576 7.0583 177.222 209.622 393.945 394.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 700 6.4e-05 512 140 1080 225792 18.0004 6.72979 185.21 209.285 419.447 419.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1430 0.001024 1024 450 3060 15344 0.720896 0.692224 51.8351 38.4369 91.7571 91.8319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 430 0.000256 4096 135 3720 25536 29.9428 15.5023 528.569 418.776 992.925 993.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 60 340 3.2e-05 4096 75 1500 263424 722.207 244.862 4185.15 7235.53 12388.3 12388.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1110 0.000128 512 190 420 127232 6.60061 3.41197 26.3452 104.867 141.382 141.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 460 3.2e-05 4096 150 2040 200704 2339.58 497.947 1686.16 14738.8 19267.2 19268.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1370 0.001024 4096 410 1560 15344 2.72346 65.5998 109.365 177.733 177.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1860 3.2e-05 2048 350 1200 562688 97.0146 55.98 1206.73 1674.37 3034.25 3034.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 720 0.000256 2048 240 840 41216 13.5765 7.04102 65.9548 209.696 296.401 296.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1970 0.000256 2048 320 1140 72464 7.05331 112.496 209.643 329.235 329.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 700 6.4e-05 512 140 1080 222208 17.807 6.64726 117.194 207.101 348.972 349.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1430 0.001024 1024 450 3060 15232 0.7176 0.692224 32.4958 38.0378 72.0144 72.0898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 430 0.000256 4096 135 3720 25088 29.8764 13.9551 329.979 419.246 793.185 793.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 60 340 3.2e-05 4096 75 1500 263424 719.504 245.321 4165.74 7211.44 12342.5 12343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1110 0.000128 512 190 420 126336 6.6559 3.41728 22.3403 104.804 137.375 137.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 460 3.2e-05 4096 150 2040 193536 3524.87 739.516 1375.34 21836.5 27478.2 27479.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1370 0.001024 4096 410 1560 15288 2.71776 54.3537 104.507 161.621 161.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1860 3.2e-05 2048 350 1200 561792 97.445 56.0684 1020.01 1672.82 2846.5 2846.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 720 0.000256 2048 240 840 41664 13.5881 7.05661 56.518 209.644 286.935 287.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1970 0.000256 2048 320 1140 72408 7.05728 94.6319 209.441 311.175 311.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 700 6.4e-05 512 140 1080 225792 17.9985 6.73178 101.221 209.395 335.559 335.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1430 0.001024 1024 450 3060 15120 0.717888 0.687936 27.6195 39.3774 68.4749 68.5499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 430 0.000256 4096 135 3720 25536 30.0013 13.9655 283.036 419.449 746.582 746.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 340 3.2e-05 4096 75 1500 261632 719.476 245.386 4502.98 7249.95 12718.3 12718.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1110 0.000128 512 190 420 125440 6.53805 3.39734 19.6504 103.651 133.396 133.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 460 3.2e-05 4096 150 2040 186368 2751.86 580.596 3157.03 17162.8 23653.8 23654.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1370 0.001024 4096 410 1560 15232 2.7177 47.3135 104.511 154.586 154.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1860 3.2e-05 2048 350 1200 562688 96.8896 55.9718 898.542 1673.03 2724.6 2724.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 720 0.000256 2048 240 840 39424 13.5361 6.94819 46.4736 207.393 274.479 274.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1970 0.000256 2048 320 1140 72352 7.05325 83.6628 209.51 300.269 300.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 700 6.4e-05 512 140 1080 215040 17.5186 6.56378 84.4372 202.173 310.908 311.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1430 0.001024 1024 450 3060 15232 0.721472 0.696224 24.0031 37.4726 62.9653 63.0395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 430 0.000256 4096 135 3720 23296 29.8033 13.8215 227.321 414.622 685.697 685.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 340 3.2e-05 4096 75 1500 259840 724.21 246.06 4494.92 7280.4 12746.1 12746.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1110 0.000128 512 190 420 120960 6.62701 3.38765 16.6118 102.479 129.262 129.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 460 3.2e-05 4096 150 2040 179200 3908.46 819.059 3073.79 24045.3 31848.7 31850.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1370 0.001024 4096 410 1560 15120 2.71587 41.7055 104.278 148.743 148.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1860 3.2e-05 2048 350 1200 560000 97.494 55.9756 792.672 1670.81 2617.11 2617.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 720 0.000256 2048 240 840 38080 13.5612 6.98886 142.538 205.146 368.366 368.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1970 0.000256 2048 320 1140 72240 7.07379 73.8936 209.298 290.308 290.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 700 6.4e-05 512 140 1080 215040 17.9902 6.58637 74.5034 204.616 303.909 304.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1430 0.001024 1024 450 3060 14560 0.718912 0.693248 20.0495 38.6532 60.1877 60.2604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 430 0.000256 4096 135 3720 22400 29.8483 13.713 192.696 410.225 646.617 646.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 340 3.2e-05 4096 75 1500 264192 717.916 244.961 3947.42 7218.46 12129.3 12129.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1110 0.000128 512 190 420 128000 6.55178 3.40861 39.5773 104.56 154.255 154.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 460 3.2e-05 4096 150 2040 196608 2347.2 499.425 2429.81 14772.8 20050.5 20051.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1370 0.001024 4096 410 1560 15424 2.73149 96.7825 104.679 204.237 204.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1860 3.2e-05 2048 350 1200 564224 96.8448 56.0321 1810.95 1675.3 3639.29 3639.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 720 0.000256 2048 240 840 41472 13.4874 7.0103 97.0001 209.017 326.65 326.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1970 0.000256 2048 320 1140 72576 7.06381 168.849 209.612 385.569 385.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 700 6.4e-05 512 140 1080 225280 17.9075 6.70554 174.09 208.926 407.844 408.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1430 0.001024 1024 450 3060 15360 0.7216 0.694368 47.4904 38.5196 87.5004 87.5764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 430 0.000256 4096 135 3720 25088 29.8263 13.9264 488.154 417.878 949.919 950.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 340 3.2e-05 4096 75 1500 264192 718.254 244.966 3790.72 7228.5 11983 11983.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1110 0.000128 512 190 420 126976 6.5872 3.40874 26.6725 104.583 141.405 141.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 460 3.2e-05 4096 150 2040 196608 2346.88 499.448 1673.13 14764.3 19285.1 19286.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1370 0.001024 4096 410 1560 15360 2.71734 65.3234 104.722 172.805 172.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1860 3.2e-05 2048 350 1200 563200 97.0376 56.2317 1236.82 1675.17 3065.42 3065.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 720 0.000256 2048 240 840 40960 13.5595 7.0825 66.9621 209.145 296.877 296.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1970 0.000256 2048 320 1140 72448 7.09552 115.754 209.396 332.288 332.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 700 6.4e-05 512 140 1080 221184 18.2238 6.70669 113.273 208.93 347.345 347.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1430 0.001024 1024 450 3060 15104 0.716 0.692128 31.0942 38.2611 70.836 70.9109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 430 0.000256 4096 135 3720 24576 29.9246 13.9191 328.722 418.141 790.84 790.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 60 340 3.2e-05 4096 75 1500 261120 721.767 245.571 3866.77 7262.46 12097.1 12097.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1110 0.000128 512 190 420 125952 6.47475 3.39798 22.244 103.361 135.633 135.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 460 3.2e-05 4096 150 2040 184320 3135.87 658.968 1317.3 19468 24581.9 24583.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1370 0.001024 4096 410 1560 15168 2.70746 54.5255 104.083 161.361 161.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1860 3.2e-05 2048 350 1200 562176 97.136 55.9967 1025.66 1674.37 2853.32 2853.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 720 0.000256 2048 240 840 39936 13.4224 6.944 54.704 206.802 282 282.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1970 0.000256 2048 320 1140 72384 7.06035 96.0129 209.623 312.739 312.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 700 6.4e-05 512 140 1080 221184 17.7603 6.6352 94.2563 206.51 325.373 325.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1430 0.001024 1024 450 3060 14976 0.71824 0.691936 25.8114 38.0486 65.3426 65.4213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 430 0.000256 4096 135 3720 23040 29.8124 13.7714 255.371 413.543 712.628 712.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 60 340 3.2e-05 4096 75 1500 262144 717.782 244.447 3863 7218.11 12043.9 12044.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1110 0.000128 512 190 420 126976 6.60029 3.41408 20.6353 104.794 135.599 135.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 460 3.2e-05 4096 150 2040 196608 2345.91 499.452 1309.36 14786 18942.1 18943.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1370 0.001024 4096 410 1560 15104 2.71334 49.3886 104.096 156.245 156.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1860 3.2e-05 2048 350 1200 561152 97.0454 55.9486 950.208 1672.09 2775.46 2775.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 720 0.000256 2048 240 840 40960 13.5812 7.11066 51.8355 209.745 282.407 282.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1970 0.000256 2048 320 1140 72192 7.06294 88.7788 209.33 305.215 305.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 700 6.4e-05 512 140 1080 212992 18.8768 6.72541 81.7502 209.264 316.838 317.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1430 0.001024 1024 450 3060 14848 0.715264 0.686912 22.4209 38.1751 62.0678 62.1435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 430 0.000256 4096 135 3720 24576 29.9868 13.9388 252.797 419.33 716.182 716.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 340 3.2e-05 4096 75 1500 261120 725.22 245.882 4212.11 7256.38 12440.1 12440.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1110 0.000128 512 190 420 122880 6.60403 3.39546 18.7141 103.367 132.234 132.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 460 3.2e-05 4096 150 2040 184320 3518.91 736.66 2922.45 21766.2 28946.2 28947.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1370 0.001024 4096 410 1560 15040 2.71411 44.0709 104.09 150.919 150.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1860 3.2e-05 2048 350 1200 563200 96.9872 55.9943 868.445 1676.07 2697.66 2697.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 720 0.000256 2048 240 840 38400 13.569 6.94339 45.2173 206.976 272.834 272.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1970 0.000256 2048 320 1140 72320 7.06493 81.6632 209.63 298.4 298.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 700 6.4e-05 512 140 1080 204800 19.0225 6.61709 72.5261 206.366 304.745 304.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1430 0.001024 1024 450 3060 14720 0.724896 0.69648 20.3904 38.1304 60.0167 60.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 430 0.000256 4096 135 3720 23040 29.8271 13.8199 217.86 413.896 675.53 675.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 340 3.2e-05 4096 75 1472 256512 733.212 247.215 3981.24 7298.81 12261 12261.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1110 0.000128 512 190 384 126976 6.59501 3.41139 31.1884 104.86 146.211 146.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 460 3.2e-05 4096 150 2048 194560 2756.58 581.42 3276.09 17190 23805.6 23806.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1370 0.001024 4096 410 1536 15552 2.73066 83.3167 104.843 190.934 190.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1860 3.2e-05 2048 350 1216 560640 97.464 56.1351 1757.07 1674.94 3585.78 3585.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 720 0.000256 2048 240 832 40192 13.6959 7.0697 135.271 209.591 365.756 365.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1970 0.000256 2048 320 1152 72544 7.16042 145.87 209.568 362.642 362.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 700 6.4e-05 512 140 1088 227328 17.7303 6.70723 154.7 208.867 388.219 388.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1430 0.001024 1024 450 3008 15424 0.720288 0.696384 41.3225 39.9093 82.7195 82.7911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 430 0.000256 4096 135 3712 24576 30.0125 13.9387 416.539 419.155 879.775 879.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 340 3.2e-05 4096 75 1472 256000 735.217 247.539 3990.1 7331.56 12304.9 12305.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1110 0.000128 512 190 384 125952 6.62493 3.40582 20.1985 106.685 137.071 137.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 460 3.2e-05 4096 150 2048 192512 2758 581.24 3007.8 17197.8 23548 23549.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1370 0.001024 4096 410 1536 15488 2.73203 53.9317 104.866 161.571 161.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1860 3.2e-05 2048 350 1216 560128 97.8117 55.9721 1446.97 1676.8 3277.72 3277.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 720 0.000256 2048 240 832 39936 13.673 7.01376 130.481 209.208 360.506 360.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1970 0.000256 2048 320 1152 72512 7.11763 93.6509 209.781 310.593 310.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 700 6.4e-05 512 140 1088 225280 17.9111 6.7031 98.7562 209.111 332.693 332.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1430 0.001024 1024 450 3008 15360 0.723008 0.694592 26.6136 38.7771 66.8807 66.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 430 0.000256 4096 135 3712 24064 29.9836 13.9244 262.386 418.255 724.697 724.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 340 3.2e-05 4096 75 1472 254976 733.749 247.473 3967.87 7332.53 12282.1 12282.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1110 0.000128 512 190 384 125952 6.5767 3.4072 17.1393 104.423 131.705 131.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 460 3.2e-05 4096 150 2048 190464 3138.91 660.173 2903.55 19503.7 26208 26209.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1370 0.001024 4096 410 1536 15456 2.74637 44.4687 104.786 152.044 152.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1860 3.2e-05 2048 350 1216 559104 97.6792 55.9545 1315.28 1674.13 3143.2 3143.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 720 0.000256 2048 240 832 39168 13.6573 6.9872 130.887 208.604 360.264 360.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1970 0.000256 2048 320 1152 72480 7.05526 77.8706 209.783 294.75 294.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 700 6.4e-05 512 140 1088 221184 17.7233 6.61498 81.7091 206.382 312.643 312.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1430 0.001024 1024 450 3008 15360 0.718848 0.696704 22.3233 38.3251 62.1381 62.2116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 430 0.000256 4096 135 3712 23808 29.9332 13.873 215.573 417.054 676.562 676.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 340 3.2e-05 4096 75 1472 256000 735.54 247.553 3988.5 7315.05 12287.2 12287.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1110 0.000128 512 190 384 124928 6.66189 3.40848 25.1325 104.705 140.062 140.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 460 3.2e-05 4096 150 2048 188416 3183.71 664.454 2852.82 19669.6 26372.3 26373.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1370 0.001024 4096 410 1536 15360 2.71574 38.589 104.447 145.796 145.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1860 3.2e-05 2048 350 1216 559104 97.8718 56.0364 1222.2 1677.12 3053.39 3053.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 720 0.000256 2048 240 832 39936 13.7027 7.02973 134.872 209.4 365.136 365.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1970 0.000256 2048 320 1152 72448 7.05536 67.0229 209.803 283.938 283.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 700 6.4e-05 512 140 1088 221184 18.2245 6.70755 70.0011 209.173 304.321 304.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1430 0.001024 1024 450 3008 15104 0.714752 0.693824 18.9171 38.4868 58.8829 58.9571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 430 0.000256 4096 135 3712 23552 30.1042 13.9264 184.654 418.669 647.483 647.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 340 3.2e-05 4096 75 1472 256000 733.567 248.071 5151.37 7307.2 13440.7 13441.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1110 0.000128 512 190 384 126720 6.63658 3.42083 41.2226 104.909 156.346 156.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 460 3.2e-05 4096 150 2048 194560 2759.64 582.897 4380.99 17196.6 24921.7 24922.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1370 0.001024 4096 410 1536 15520 2.7264 111.616 104.76 219.146 219.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1860 3.2e-05 2048 350 1216 560640 97.6088 56.0825 2127.87 1675.6 3957.33 3957.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 720 0.000256 2048 240 832 40000 13.7029 7.05386 184.744 209.686 415.317 415.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1970 0.000256 2048 320 1152 72520 7.05485 196.291 209.598 412.988 413.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 700 6.4e-05 512 140 1088 227840 17.9083 6.73318 203.608 209.64 438.099 438.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1430 0.001024 1024 450 3008 15440 0.720896 0.694272 56.1677 38.7442 96.4029 96.4772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 430 0.000256 4096 135 3712 24640 30.1465 13.9735 560.842 419.281 1024.37 1024.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 340 3.2e-05 4096 75 1472 256000 732.044 247.815 5156.73 7314.64 13451.8 13452.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1110 0.000128 512 190 384 126720 6.62762 3.41926 26.3766 105.022 141.6 141.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 460 3.2e-05 4096 150 2048 194560 3141.69 661.44 4079.66 19522 27406.5 27408.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1370 0.001024 4096 410 1536 15440 2.75306 68.4448 104.807 176.068 176.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1860 3.2e-05 2048 350 1216 560640 97.438 56.0401 1651.62 1677.07 3482.33 3482.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 720 0.000256 2048 240 832 39040 13.6354 6.98211 170.092 208.244 399.085 399.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1970 0.000256 2048 320 1152 72480 7.07843 119.628 209.767 336.518 336.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 700 6.4e-05 512 140 1088 225280 18.0369 6.72285 129.252 209.838 364.06 364.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1430 0.001024 1024 450 3008 15360 0.718848 0.710112 34.3502 38.711 74.5612 74.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 430 0.000256 4096 135 3712 23680 29.9166 13.8656 329.308 416.456 789.679 789.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 340 3.2e-05 4096 75 1472 255360 732.842 247.893 5162.66 7306.09 13450 13450.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1110 0.000128 512 190 384 124800 6.67418 3.4216 21.2374 104.534 136.021 136.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 460 3.2e-05 4096 150 2048 192000 3530.19 739.947 3953.02 21801.1 30026.2 30027.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1370 0.001024 4096 410 1536 15360 2.71827 56.8379 104.325 163.925 163.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1860 3.2e-05 2048 350 1216 558720 97.8735 56.0986 1404.41 1674.08 3232.63 3232.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 720 0.000256 2048 240 832 39360 13.7068 7.02576 170.121 209.164 400.146 400.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1970 0.000256 2048 320 1152 72360 7.06301 99.0056 209.381 315.493 315.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 700 6.4e-05 512 140 1088 222720 17.6917 6.63002 103.882 206.257 334.685 334.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1430 0.001024 1024 450 3008 15120 0.718336 0.688704 28.0174 38.033 67.5291 67.6054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 430 0.000256 4096 135 3712 24000 30.099 13.9545 277.832 417.986 740.001 740.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 340 3.2e-05 4096 75 1472 256000 731.017 247.585 5159.58 7329.79 13468.5 13468.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1110 0.000128 512 190 384 122880 6.58464 3.39776 18.491 103.35 131.977 132.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 460 3.2e-05 4096 150 2048 194560 3899.71 816.911 3960.04 24144.6 32823.5 32825.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1370 0.001024 4096 410 1536 15360 2.71754 48.0232 104.624 155.408 155.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1860 3.2e-05 2048 350 1216 560640 97.2769 55.9673 1315.51 1677.22 3146.14 3146.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 720 0.000256 2048 240 832 38400 13.5342 6.93453 172.895 206.74 400.237 400.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1970 0.000256 2048 320 1152 72320 7.05533 85.0754 209.543 301.716 301.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 700 6.4e-05 512 140 1088 215040 18.2069 6.61709 87.9434 206.447 319.425 319.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1430 0.001024 1024 450 3008 15040 0.720896 0.693632 24.0245 39.1583 64.671 64.7444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 430 0.000256 4096 135 3712 23040 29.762 13.782 228.356 413.419 685.447 685.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 340 3.2e-05 4096 75 1472 252800 736.841 248.647 5083.33 7338.68 13408 13408.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1110 0.000128 512 190 384 121600 6.66029 3.78931 16.6964 103.359 130.658 130.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 460 3.2e-05 4096 150 2048 179200 5548.26 1146.68 3574.85 33698.4 43971.2 43973.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1370 0.001024 4096 410 1536 15200 2.70541 43.8395 103.972 150.556 150.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1860 3.2e-05 2048 350 1216 560000 97.7835 56.2176 1572.94 1675.25 3402.35 3402.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 720 0.000256 2048 240 832 38400 13.5971 6.94627 183.394 206.798 410.866 410.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1970 0.000256 2048 320 1152 72200 7.06707 77.9803 209.283 294.373 294.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 700 6.4e-05 512 140 1088 217600 18.071 6.6296 79.9204 206.431 311.283 311.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1430 0.001024 1024 450 3008 15200 0.720896 0.690304 22.3894 39.2049 63.0786 63.1493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 430 0.000256 4096 135 3712 22400 30.0586 13.8023 205.25 413.49 662.73 662.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 64 340 3.2e-05 4096 75 1472 255744 732.329 247.692 4250.25 7330.05 12560.8 12561.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1110 0.000128 512 190 384 126720 6.60874 3.41578 38.1114 104.814 153.108 153.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 460 3.2e-05 4096 150 2048 193536 2754.11 582.235 2588.96 17202.4 23129.2 23130.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1370 0.001024 4096 410 1536 15504 2.72736 102.556 104.851 210.177 210.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1860 3.2e-05 2048 350 1216 559872 97.5188 56.0077 1963.07 1676.05 3792.81 3792.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 720 0.000256 2048 240 832 39936 13.653 7.03107 100.229 209.504 330.545 330.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1970 0.000256 2048 320 1152 72528 7.0697 180.817 209.782 397.712 397.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 700 6.4e-05 512 140 1088 224256 17.8826 6.68989 185.055 208.414 418.256 418.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1430 0.001024 1024 450 3008 15360 0.719296 0.691712 51.9231 38.4756 91.8811 91.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 430 0.000256 4096 135 3712 24576 29.9448 13.9469 513.526 418.947 976.495 976.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 340 3.2e-05 4096 75 1472 254976 731.51 247.432 4457.05 7307.55 12744 12744.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1110 0.000128 512 190 384 125952 6.57382 3.40582 25.342 104.405 139.886 140.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 460 3.2e-05 4096 150 2048 190464 3136.92 660.121 3526.76 19503.9 26829.4 26830.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1370 0.001024 4096 410 1536 15456 2.74432 64.1828 104.79 171.76 171.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1860 3.2e-05 2048 350 1216 559104 97.3729 55.9227 1229.99 1674.13 3057.58 3057.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 720 0.000256 2048 240 832 39168 13.6043 6.98573 61.7981 208.604 291.122 291.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1970 0.000256 2048 320 1152 72480 7.10246 113.4 209.786 330.33 330.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 700 6.4e-05 512 140 1088 221184 17.7257 6.61571 121.843 206.384 352.779 352.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1430 0.001024 1024 450 3008 15360 0.719168 0.711296 32.7145 39.3268 73.5427 73.6072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 430 0.000256 4096 135 3712 23808 29.9233 13.8793 311.554 417.133 772.617 772.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 340 3.2e-05 4096 75 1472 255744 733.059 247.863 4499.76 7318.11 12799.3 12799.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1110 0.000128 512 190 384 124416 6.5935 3.41197 20.4038 103.853 134.413 134.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 460 3.2e-05 4096 150 2048 184320 3941.03 820.93 3343.99 24263.9 32372 32373.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1370 0.001024 4096 410 1536 15408 2.72794 52.9052 104.794 160.469 160.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1860 3.2e-05 2048 350 1216 559872 97.5049 56.1086 1010.39 1676.5 2840.66 2840.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 720 0.000256 2048 240 832 39168 13.5745 6.98512 152.39 207.727 380.803 380.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1970 0.000256 2048 320 1152 72432 7.17642 93.6249 209.805 310.65 310.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 700 6.4e-05 512 140 1088 211968 18.1289 6.57818 94.2151 204.375 323.515 323.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1430 0.001024 1024 450 3008 15264 0.720512 0.693792 26.7467 37.9024 66.1366 66.2118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 430 0.000256 4096 135 3712 23040 29.9433 13.8363 249.579 415.385 708.868 708.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 340 3.2e-05 4096 75 1472 254976 732.522 247.524 4468.87 7321.44 12770.9 12771.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1110 0.000128 512 190 384 122880 6.60064 3.4007 17.9628 103.266 131.385 131.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 460 3.2e-05 4096 150 2048 184320 3138.35 659.001 3293.29 19450.1 26542.5 26544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1370 0.001024 4096 410 1536 15360 2.74637 47.7633 104.749 155.303 155.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1860 3.2e-05 2048 350 1216 559104 97.6075 55.9089 1225.39 1672.79 3051.87 3052.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 720 0.000256 2048 240 832 38400 13.5675 6.98144 148.06 206.605 375.348 375.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1970 0.000256 2048 320 1152 72384 7.19357 82.4857 209.583 299.308 299.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 700 6.4e-05 512 140 1088 221184 17.7569 6.61798 86.1546 206.256 316.995 317.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1430 0.001024 1024 450 3008 14976 0.721408 0.69632 23.2144 39.1751 63.8823 63.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 430 0.000256 4096 135 3712 23040 29.7981 13.7748 223.958 413.108 680.77 680.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 340 3.2e-05 4096 75 1472 253440 732.965 247.667 4451.69 7316.43 12749.3 12749.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1110 0.000128 512 190 384 122880 6.60691 3.40112 15.8369 103.483 129.486 129.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 460 3.2e-05 4096 150 2048 184320 4670.95 976.822 3275.1 28713.8 37639.3 37641.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1370 0.001024 4096 410 1536 15120 2.70746 41.0667 103.828 147.645 147.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1860 3.2e-05 2048 350 1216 556800 97.6144 55.9555 1142.37 1670.58 2966.69 2966.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 720 0.000256 2048 240 832 38400 13.5731 6.95296 147.585 206.954 375.197 375.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1970 0.000256 2048 320 1152 72240 7.11923 72.6692 209.548 289.381 289.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 700 6.4e-05 512 140 1088 215040 18.257 6.62528 75.1419 206.599 306.841 307.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1430 0.001024 1024 450 3008 14880 0.7216 0.692288 19.8029 38.2057 59.4957 59.5702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 430 0.000256 4096 135 3712 23040 29.8069 13.8144 197.084 413.754 654.59 654.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 64 340 3.2e-05 4096 75 1472 256256 733.679 247.929 3948.09 7300.56 12230.8 12231.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1110 0.000128 512 190 384 126336 6.63421 3.41606 36.7324 104.719 151.66 151.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 460 3.2e-05 4096 150 2048 193536 2760.08 582.789 2425.69 17212.7 22982.8 22984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1370 0.001024 4096 410 1536 15512 2.72589 96.9193 104.774 204.462 204.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1860 3.2e-05 2048 350 1216 560000 97.7168 56.161 1838.07 1674.84 3666.95 3667.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 720 0.000256 2048 240 832 39872 13.684 7.05174 93.7643 209.325 323.955 324.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1970 0.000256 2048 320 1152 72520 7.19133 169.892 209.588 386.714 386.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 700 6.4e-05 512 140 1088 225792 17.9959 6.72787 179.873 209.253 414.061 414.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1430 0.001024 1024 450 3008 15344 0.720288 0.692 48.5475 38.6315 88.6641 88.7343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 430 0.000256 4096 135 3712 24192 30.1188 13.9646 477.64 418.557 940.411 940.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 64 340 3.2e-05 4096 75 1472 254464 734.157 247.869 3806.86 7318.1 12107.5 12107.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1110 0.000128 512 190 384 125440 6.65875 3.41606 23.9547 104.947 139.132 139.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 460 3.2e-05 4096 150 2048 193536 2757.16 582.15 1573.74 17212.9 22127.4 22128.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1370 0.001024 4096 410 1536 15456 2.72614 61.6348 104.878 169.282 169.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1860 3.2e-05 2048 350 1216 559104 97.5447 55.9779 1176.01 1674.35 3004.04 3004.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 720 0.000256 2048 240 832 39424 13.6925 7.06182 59.9951 209.697 290.575 290.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1970 0.000256 2048 320 1152 72464 7.09786 108.594 209.803 325.538 325.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 700 6.4e-05 512 140 1088 222208 17.8048 6.64442 115.15 207.135 346.947 347.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1430 0.001024 1024 450 3008 15232 0.7168 0.690176 30.5213 38.2034 70.2017 70.2732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 430 0.000256 4096 135 3712 24192 30.0587 13.953 303.83 419.235 767.209 767.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 64 340 3.2e-05 4096 75 1472 255360 734.864 248.075 3809.05 7319.8 12112.3 12112.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1110 0.000128 512 190 384 126336 6.65005 3.42016 20.4516 104.904 135.582 135.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 460 3.2e-05 4096 150 2048 193536 3524.59 739.538 1356.12 21828.7 27451 27452.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1370 0.001024 4096 410 1536 15288 2.71312 52.3859 104.282 159.422 159.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1860 3.2e-05 2048 350 1216 559104 97.7504 56.2843 994.527 1674.49 2823.21 2823.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 720 0.000256 2048 240 832 38976 13.8037 7.05091 51.7477 209.855 282.586 282.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1970 0.000256 2048 320 1152 72408 7.16454 91.8005 209.806 308.816 308.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 700 6.4e-05 512 140 1088 225792 17.9808 6.73363 98.1705 209.55 332.649 332.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1430 0.001024 1024 450 3008 15120 0.717568 0.689312 26.0893 38.3367 65.9043 65.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 430 0.000256 4096 135 3712 24192 30.2057 13.9764 258.237 419.6 722.149 722.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 340 3.2e-05 4096 75 1472 254464 733.145 247.604 4107.16 7328.59 12417 12417.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1110 0.000128 512 190 384 121856 6.66874 3.4007 16.8267 103.738 130.789 130.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 460 3.2e-05 4096 150 2048 186368 2751.85 580.525 3052.59 17173.3 23559.8 23560.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1370 0.001024 4096 410 1536 15232 2.71066 44.5188 104.284 151.554 151.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1860 3.2e-05 2048 350 1216 559104 97.3653 55.9206 875.643 1674.68 2703.77 2703.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 720 0.000256 2048 240 832 37632 13.6532 6.94957 43.7649 207.596 272.094 272.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1970 0.000256 2048 320 1152 72352 7.07571 80.6523 209.801 297.572 297.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 700 6.4e-05 512 140 1088 215040 17.5368 6.56608 82.9889 202.368 309.671 309.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1430 0.001024 1024 450 3008 15232 0.721504 0.693632 22.5187 38.808 62.8107 62.8838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 430 0.000256 4096 135 3712 23296 29.8103 13.8219 217.051 415.035 675.848 675.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 340 3.2e-05 4096 75 1472 250880 739.461 248.774 4072.23 7352.19 12413.1 12413.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1110 0.000128 512 190 384 120960 6.62768 3.38739 15.4214 102.474 128.067 128.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 460 3.2e-05 4096 150 2048 179200 3908.92 819.127 2973.43 24044.3 31747.9 31749.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1370 0.001024 4096 410 1536 15120 2.70547 40.3573 103.881 146.986 147.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1860 3.2e-05 2048 350 1216 555520 98.1092 56.0966 778.809 1671.02 2604.19 2604.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 720 0.000256 2048 240 832 38080 13.5549 6.98573 136.721 205.144 362.536 362.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1970 0.000256 2048 320 1152 72240 7.06557 71.4936 209.455 288.056 288.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 700 6.4e-05 512 140 1088 215040 17.9772 6.59642 73.2844 204.61 302.687 302.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1430 0.001024 1024 450 3008 14560 0.722944 0.688896 18.9399 37.7599 58.1879 58.2613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 430 0.000256 4096 135 3712 22400 29.8852 13.7216 186.091 410.244 640.069 640.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 340 3.2e-05 4096 75 1472 256000 733.079 247.576 3643.95 7313.54 11938.7 11939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1110 0.000128 512 190 384 125952 6.61581 3.40624 36.7728 104.665 151.615 151.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 460 3.2e-05 4096 150 2048 192512 2755.45 581.281 2394.81 17206.7 22939.7 22940.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1370 0.001024 4096 410 1536 15488 2.72589 94.4673 104.824 202.058 202.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1860 3.2e-05 2048 350 1216 560128 97.4051 56.0329 1828.95 1677.01 3659.55 3659.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 720 0.000256 2048 240 832 39936 13.6098 7.04531 93.576 209.233 323.596 323.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1970 0.000256 2048 320 1152 72512 7.08646 168.749 209.815 385.706 385.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 700 6.4e-05 512 140 1088 225280 17.9084 6.7072 176.154 209.138 410.119 410.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1430 0.001024 1024 450 3008 15360 0.722176 0.694592 46.415 38.7412 86.6435 86.7164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 430 0.000256 4096 135 3712 24064 29.9831 13.9182 466.563 418.305 928.902 929.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 340 3.2e-05 4096 75 1472 256000 733.302 247.588 3490.57 7307.23 11779.2 11779.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1110 0.000128 512 190 384 124928 6.65987 3.4136 24.6363 104.607 139.477 139.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 460 3.2e-05 4096 150 2048 188416 3179.01 664.572 1614.34 19659.9 25119.5 25120.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1370 0.001024 4096 410 1536 15360 2.72304 63.6883 104.413 170.866 170.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1860 3.2e-05 2048 350 1216 559104 97.6105 55.9781 1235.03 1675.54 3064.31 3064.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 720 0.000256 2048 240 832 39936 13.6408 7.02842 63.3134 209.207 293.312 293.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1970 0.000256 2048 320 1152 72448 7.11226 113.992 209.596 330.743 330.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 700 6.4e-05 512 140 1088 221184 18.2247 6.70483 113.187 208.974 347.298 347.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1430 0.001024 1024 450 3008 15104 0.716576 0.690176 29.7406 38.4581 69.675 69.7467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 430 0.000256 4096 135 3712 23552 30.1199 13.927 307.972 418.233 770.379 770.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 64 340 3.2e-05 4096 75 1472 254976 733.226 247.516 3582.1 7313 11876.3 11876.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1110 0.000128 512 190 384 122880 6.59328 3.39837 20.4973 103.378 134.027 134.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 460 3.2e-05 4096 150 2048 184320 3140.46 659.006 1321.04 19552.2 24674.4 24675.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1370 0.001024 4096 410 1536 15360 2.71875 52.7425 104.796 160.3 160.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1860 3.2e-05 2048 350 1216 559104 97.4749 55.9389 1021.44 1674.58 2849.59 2849.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 720 0.000256 2048 240 832 38400 13.547 6.94576 52.0248 206.822 279.469 279.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1970 0.000256 2048 320 1152 72384 7.06 94.9494 214.791 316.846 316.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 700 6.4e-05 512 140 1088 221184 17.7744 6.62768 93.2681 206.472 324.352 324.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1430 0.001024 1024 450 3008 14976 0.720896 0.692224 24.4163 39.1927 65.0928 65.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 430 0.000256 4096 135 3712 23040 29.7962 13.7808 249.746 413.489 706.943 707.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 64 340 3.2e-05 4096 75 1472 253952 732.622 247.002 3548.96 7324.47 11853.5 11854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1110 0.000128 512 190 384 122880 6.75213 3.41219 18.6962 104.791 133.806 133.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 460 3.2e-05 4096 150 2048 180224 4434.36 915.445 1231.08 27107.9 33691.1 33692.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1370 0.001024 4096 410 1536 15104 2.71133 46.3528 103.823 152.93 152.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1860 3.2e-05 2048 350 1216 557056 97.5767 55.9272 941.044 1671.98 2766.69 2766.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 720 0.000256 2048 240 832 38912 13.7413 7.03536 48.6748 209.747 279.332 279.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1970 0.000256 2048 320 1152 72192 7.09222 87.1925 209.543 303.87 303.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 700 6.4e-05 512 140 1088 212992 18.8639 6.70912 81.3683 209.266 316.421 316.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1430 0.001024 1024 450 3008 14848 0.714752 0.688544 21.3098 39.4146 62.1991 62.2728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 430 0.000256 4096 135 3712 22528 30.4073 13.9358 227.269 419.324 691.061 691.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 340 3.2e-05 4096 75 1472 256000 734.56 247.443 3572.09 7341.03 11895.6 11896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1110 0.000128 512 190 384 122880 6.59869 3.39558 17.5319 103.462 131.146 131.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 460 3.2e-05 4096 150 2048 184320 3517.21 736.496 1168.27 21799.3 27223.2 27224.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1370 0.001024 4096 410 1536 15040 2.70496 43.5164 103.764 150.028 150.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1860 3.2e-05 2048 350 1216 558080 97.6406 56.0108 867.672 1677.68 2699.16 2699.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 720 0.000256 2048 240 832 38400 13.569 6.9585 44.4344 207.168 272.259 272.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1970 0.000256 2048 320 1152 72000 7.02938 80.1567 209.113 296.342 296.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 700 6.4e-05 512 140 1088 204800 19.0259 6.61709 71.8522 206.557 304.265 304.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1430 0.001024 1024 450 3008 14720 0.724672 0.69648 19.5176 38.355 59.365 59.4391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 430 0.000256 4096 135 3712 23040 29.8409 13.7994 213.369 414.176 671.317 671.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 340 3.2e-05 4096 75 1472 251904 734.162 247.105 3843.47 7308.11 12133.4 12133.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1110 0.000128 512 190 384 122880 6.6143 3.39446 16.882 103.407 130.452 130.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 340 3.2e-05 4096 75 1536 242432 980.824 320.468 5668.45 9517.94 16488.3 16488.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1110 0.000128 512 190 384 121344 6.84944 3.41811 52.2229 104.959 167.608 167.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 460 3.2e-05 4096 150 2048 172032 11516.4 2332.31 3537.26 68969.7 86361.5 86366.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1370 0.001024 4096 410 1536 15568 2.73818 83.118 105.017 190.915 190.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1860 3.2e-05 2048 350 1280 545792 100.442 56.0845 3112.01 1677.35 4946.05 4946.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 720 0.000256 2048 240 896 36224 14.0628 7.05126 135.451 209.766 366.46 366.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1970 0.000256 2048 320 1152 72560 7.13523 246.413 209.781 463.371 463.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 700 6.4e-05 512 140 1152 222208 18.2771 6.72227 159.111 209.766 394.09 394.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1430 0.001024 1024 450 3072 15392 0.72288 0.696192 41.6579 40.3686 83.5159 83.5871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 430 0.000256 4096 135 3712 24704 30.0649 13.9583 641.896 419.5 1105.55 1105.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 340 3.2e-05 4096 75 1536 242176 980.234 320.185 4284.22 9506.84 15092.1 15092.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1110 0.000128 512 190 384 121344 6.82102 3.40787 36.213 104.882 151.485 151.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 460 3.2e-05 4096 150 2048 172032 11487.6 2330.11 3252.48 68905.4 85981.5 85986.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1370 0.001024 4096 410 1536 15552 2.72797 92.3849 104.867 200.025 200.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1860 3.2e-05 2048 350 1280 545280 99.6894 56.0093 2040.85 1675.28 3872.01 3872.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 720 0.000256 2048 240 896 36096 14.0138 7.04102 137.334 209.633 368.152 368.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1970 0.000256 2048 320 1152 72544 7.0808 163.349 209.607 380.08 380.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 700 6.4e-05 512 140 1152 221184 18.1858 6.71034 173.076 208.912 407.091 407.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1430 0.001024 1024 450 3072 15360 0.720832 0.694272 47.665 40.1287 89.2801 89.3533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 430 0.000256 4096 135 3712 24576 29.988 13.9407 464.422 419.233 927.718 927.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 340 3.2e-05 4096 75 1536 241664 982.936 320.552 4285.85 9537.5 15127.5 15128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1110 0.000128 512 190 384 120832 6.82013 3.41171 24.4233 104.784 139.594 139.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 460 3.2e-05 4096 150 2048 167936 16930.7 3412.75 3015.94 100986 124354 124361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1370 0.001024 4096 410 1536 15488 2.72112 60.1924 104.786 167.743 167.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1860 3.2e-05 2048 350 1280 544768 99.9463 55.9617 1473.84 1676.78 3306.69 3306.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 720 0.000256 2048 240 896 35840 14.0134 7.01968 138.519 209.205 368.885 368.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1970 0.000256 2048 320 1152 72512 7.15011 105.629 209.779 322.603 322.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 700 6.4e-05 512 140 1152 221184 18.204 6.70995 118.665 209.11 352.904 353.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1430 0.001024 1024 450 3072 15360 0.72288 0.695616 30.9052 40.2397 72.6398 72.7116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 430 0.000256 4096 135 3712 24064 29.9763 13.9186 295.195 418.251 757.466 757.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 340 3.2e-05 4096 75 1536 241152 981.341 320.229 4264.63 9512.44 15079.3 15079.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1110 0.000128 512 190 384 119808 6.82893 3.40646 20.3363 104.316 135.04 135.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 340 3.2e-05 4096 75 1536 241664 983 320.593 4281.25 9525.11 15110.6 15111.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1110 0.000128 512 190 384 120832 6.83437 3.41002 17.9148 104.803 133.121 133.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 340 3.2e-05 4096 75 1536 240640 982.823 321.116 4251.68 9547.03 15103.3 15103.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1110 0.000128 512 190 384 117760 6.7991 3.39955 16.4286 103.39 130.173 130.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 340 3.2e-05 4096 75 1536 239616 984.602 321.1 4244.16 9547.87 15098.4 15099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1110 0.000128 512 190 384 116736 6.84912 3.39968 15.0526 103.403 128.862 129.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 340 3.2e-05 4096 75 1536 240128 982.427 320.732 4243.73 9533.6 15081.2 15081.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1110 0.000128 512 190 384 118272 6.81037 3.39763 28.8305 103.737 142.932 143.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 340 3.2e-05 4096 75 1536 237568 986.416 321.322 4201.31 9573.6 15083.3 15083.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1110 0.000128 512 190 384 118784 6.91824 3.41552 28.5442 104.686 143.72 143.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 340 3.2e-05 4096 75 1500 261632 721.469 245.419 4306.82 7237.03 12511.3 12511.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1110 0.000128 512 190 420 125440 6.55331 3.39299 53.9307 103.732 167.769 167.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 460 3.2e-05 4096 150 2040 186368 2759.62 580.567 3410.03 17167.2 23919 23920.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1370 0.001024 4096 410 1560 15232 2.71974 32.3835 104.515 139.663 139.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1860 3.2e-05 2048 350 1200 562688 97.5596 56.2074 2768.58 1673.28 4595.8 4595.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 720 0.000256 2048 240 840 39424 13.5843 6.97034 137.145 207.399 365.233 365.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1970 0.000256 2048 320 1140 72352 7.05466 253.03 209.452 469.58 469.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 700 6.4e-05 512 140 1080 215040 17.528 6.56653 56.7038 202.175 283.185 283.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1430 0.001024 1024 450 3060 15232 0.722752 0.694272 16.3205 37.4704 55.2788 55.3513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 430 0.000256 4096 135 3720 23296 29.811 13.826 156.07 414.631 614.47 614.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 340 3.2e-05 4096 75 1472 254464 734.79 247.652 3961.24 7308.14 12252.3 12252.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1110 0.000128 512 190 384 121856 6.68077 3.41318 48.4988 108.744 167.494 167.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 460 3.2e-05 4096 150 2048 186368 2758.65 580.576 3353.48 17161.5 23855.7 23856.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1370 0.001024 4096 410 1536 15232 2.72285 31.5239 104.27 138.556 138.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1860 3.2e-05 2048 350 1216 559104 98.2815 56.0716 2711.22 1672.86 4538.6 4538.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 720 0.000256 2048 240 832 37632 13.7188 6.97814 127.63 207.375 355.834 355.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1970 0.000256 2048 320 1152 72352 7.05574 249.171 209.579 465.849 465.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 700 6.4e-05 512 140 1088 215040 17.5297 6.56419 57.1855 202.154 283.647 283.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1430 0.001024 1024 450 3008 15232 0.722912 0.696032 15.8721 37.7325 55.0932 55.1638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 430 0.000256 4096 135 3712 23296 29.8132 13.8174 153.11 414.711 611.579 611.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 340 3.2e-05 4096 75 1450 259840 726.282 246.047 3968.42 7263.1 12204.4 12204.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1110 0.000128 512 190 400 125440 6.4545 3.3897 51.0534 102.571 163.629 163.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 460 3.2e-05 4096 150 2050 179200 3916.96 819.194 3277.95 24065.1 32081.4 32083.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1370 0.001024 4096 410 1550 15120 2.7192 32.596 104.17 139.528 139.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1860 3.2e-05 2048 350 1200 560000 98.2606 56.0332 2748.86 1672.24 4575.56 4575.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 720 0.000256 2048 240 850 40320 13.3879 6.96365 142.7 205.32 368.521 368.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1970 0.000256 2048 320 1150 72240 7.05498 251.48 209.607 468.188 468.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 700 6.4e-05 512 140 1100 215040 17.9904 6.59296 58.0781 204.793 287.68 287.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1430 0.001024 1024 450 3050 14560 0.719168 0.689504 16.0921 38.0461 55.6182 55.7036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 430 0.000256 4096 135 3750 22400 29.8823 13.7242 153.298 410.55 607.586 607.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 340 3.2e-05 4096 75 1488 264320 718.284 244.342 4209.15 7191.67 12363.9 12364.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1110 0.000128 512 190 384 129920 6.28979 3.39066 50.6084 102.495 162.94 163.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 460 3.2e-05 4096 150 2064 179200 3915.92 819.111 3319.29 24049.1 32105.5 32107.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1370 0.001024 4096 410 1536 15120 2.70739 32.346 103.989 139.084 139.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1860 3.2e-05 2048 350 1200 560000 98.2158 56.0506 2810.6 1671.07 4636.1 4636.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 720 0.000256 2048 240 864 40320 13.3899 6.92058 147.621 205.181 373.257 373.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1970 0.000256 2048 320 1152 72240 7.04925 254.511 209.487 471.09 471.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 700 6.4e-05 512 140 1104 215040 17.9861 6.59318 57.9698 204.649 287.407 287.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1430 0.001024 1024 450 3024 14560 0.716928 0.691392 15.9417 39.1993 56.6255 56.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 430 0.000256 4096 135 3744 22400 29.8975 13.7184 151.516 410.289 605.55 605.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 340 3.2e-05 4096 75 1472 266240 718.016 243.694 3980.17 7197.47 12139.9 12140.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1110 0.000128 512 190 384 131072 6.44915 3.40746 50.6924 104.607 165.315 165.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 460 3.2e-05 4096 150 2048 204800 1935.64 416.221 3658.29 12307.2 18318.5 18319.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1370 0.001024 4096 410 1504 15488 2.71792 36.4585 104.601 143.825 143.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1860 3.2e-05 2048 350 1184 567296 97.6607 56.0585 2676.43 1675.55 4505.87 4506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 720 0.000256 2048 240 832 43008 13.4332 7.02035 145.517 209.2 375.306 375.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1970 0.000256 2048 320 1152 72448 7.08794 254.036 209.604 470.772 470.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 700 6.4e-05 512 140 1088 229376 17.6061 6.70374 68.8024 208.979 302.311 302.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1430 0.001024 1024 450 3008 15104 0.7168 0.693824 18.3185 38.6741 58.4773 58.5503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 430 0.000256 4096 135 3712 25600 29.8057 13.9354 195.765 418.305 657.946 658.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 340 3.2e-05 4096 75 1472 261120 717.049 244.822 5061.46 7233.86 13257.7 13258.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1110 0.000128 512 190 384 122880 6.60186 3.39565 33.2433 103.439 146.839 146.962
