ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Feb 24, 2021 at 14:22:43 CST
ncverilog
	-f run.f
		testfixture.v
		../src/NFC.v
	+define+tb1
	+define+FSDB
	+access+r
Loading snapshot worklib.test:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'nfc.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.

Warning!  Timing violation
           $hold( posedge WENeg:3 NS, CLE:3 NS,  1 : 1 NS );
            File: ./flash.v, line = 471
           Scope: test.f1
            Time: 3 NS


Warning!  Timing violation
           $hold( posedge WENeg:3 NS, ALE:3 NS,  1 : 1 NS );
            File: ./flash.v, line = 472
           Scope: test.f1
            Time: 3 NS

Command # 1: Write, A_flash = 00400H, A_memory = 00H, Length =  62.
ERROR : flash[0043d] = ff (expect = 17) 
Command # 2: Read, A_flash = 00400H, A_memory = 40H, Length =  64.
ERROR : mem[7d] = ff (expect = 17) 
------------------------------------------
There are           2 errors!
-------------------FAIL-------------------
Simulation complete via $finish(1) at time 4362 NS + 0
./testfixture.v:168       #2 $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Feb 24, 2021 at 14:22:49 CST  (total: 00:00:06)
