{
  "name": "Zilog Z80",
  "year": 1976,
  "clock_mhz": 2.5,
  "bus_width": 8,
  "transistors": 8500,
  "timing_categories": {
    "ld_r_r": {
      "cycles": 4,
      "weight": 0.2,
      "desc": "LD r,r"
    },
    "ld_r_n": {
      "cycles": 7,
      "weight": 0.12,
      "desc": "LD r,n"
    },
    "ld_r_hl": {
      "cycles": 7,
      "weight": 0.15,
      "desc": "LD r,(HL)"
    },
    "ld_r_ix": {
      "cycles": 19,
      "weight": 0.05,
      "desc": "LD r,(IX+d)"
    },
    "alu_r": {
      "cycles": 4,
      "weight": 0.18,
      "desc": "ADD, SUB, etc."
    },
    "alu_hl": {
      "cycles": 7,
      "weight": 0.08,
      "desc": "ADD A,(HL)"
    },
    "jp": {
      "cycles": 10,
      "weight": 0.08,
      "desc": "JP nn"
    },
    "jr_taken": {
      "cycles": 12,
      "weight": 0.05,
      "desc": "JR cc taken"
    },
    "jr_not_taken": {
      "cycles": 7,
      "weight": 0.03,
      "desc": "JR cc not taken"
    },
    "call_ret": {
      "cycles": 17,
      "weight": 0.04,
      "desc": "CALL, RET"
    },
    "push_pop": {
      "cycles": 11,
      "weight": 0.02,
      "desc": "PUSH, POP"
    }
  },
  "validation_targets": {
    "ips_range": [
      290000,
      800000
    ],
    "cpi_range": [
      4,
      23
    ],
    "expected_bottlenecks": [
      "decode",
      "fetch"
    ]
  },
  "source": "Z80 CPU Users Manual"
}