=====
SETUP
4.909
5.982
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n49_s1
4.629
5.184
uart_rx_bytes_0_s0
5.982
=====
SETUP
4.914
5.977
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n42_s1
4.629
5.184
uart_rx_bytes_15_s0
5.977
=====
SETUP
4.924
5.967
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n44_s1
4.482
4.935
uart_rx_bytes_5_s0
5.967
=====
SETUP
4.924
5.967
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n44_s1
4.482
4.935
uart_rx_bytes_13_s0
5.967
=====
SETUP
4.929
5.962
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n43_s1
4.629
5.184
uart_rx_bytes_6_s0
5.962
=====
SETUP
4.929
5.962
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n43_s1
4.629
5.184
uart_rx_bytes_14_s0
5.962
=====
SETUP
4.930
5.961
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n42_s1
4.629
5.184
uart_rx_bytes_7_s0
5.961
=====
SETUP
4.934
5.957
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n49_s1
4.629
5.184
uart_rx_bytes_8_s0
5.957
=====
SETUP
4.964
5.926
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n45_s1
4.386
4.903
uart_rx_bytes_4_s0
5.926
=====
SETUP
4.964
5.926
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n45_s1
4.386
4.903
uart_rx_bytes_12_s0
5.926
=====
SETUP
5.116
5.774
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n46_s1
4.386
4.903
uart_rx_bytes_3_s0
5.774
=====
SETUP
5.116
5.774
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n46_s1
4.386
4.903
uart_rx_bytes_11_s0
5.774
=====
SETUP
5.161
5.730
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n49_s1
4.629
5.184
uart_rx_bytes_16_s0
5.730
=====
SETUP
5.173
5.718
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n42_s1
4.629
5.184
uart_rx_bytes_23_s0
5.718
=====
SETUP
5.177
5.714
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n43_s1
4.629
5.184
uart_rx_bytes_22_s0
5.714
=====
SETUP
5.199
5.692
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n45_s1
4.386
4.903
uart_rx_bytes_20_s0
5.692
=====
SETUP
5.201
5.690
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n47_s1
4.443
4.896
uart_rx_bytes_2_s0
5.690
=====
SETUP
5.201
5.690
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n47_s1
4.443
4.896
uart_rx_bytes_10_s0
5.690
=====
SETUP
5.207
5.684
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n47_s1
4.443
4.896
uart_rx_bytes_18_s0
5.684
=====
SETUP
5.321
5.570
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n48_s1
4.386
4.941
uart_rx_bytes_1_s0
5.570
=====
SETUP
5.321
5.570
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n48_s1
4.386
4.941
uart_rx_bytes_9_s0
5.570
=====
SETUP
5.410
5.481
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n44_s1
4.482
4.935
uart_rx_bytes_21_s0
5.481
=====
SETUP
5.458
5.433
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n46_s1
4.386
4.903
uart_rx_bytes_19_s0
5.433
=====
SETUP
5.570
5.321
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n48_s1
4.386
4.941
uart_rx_bytes_17_s0
5.321
=====
SETUP
5.947
4.944
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_10_s0
0.926
1.158
rx/n93_s3
1.731
2.102
rx/n93_s2
2.515
3.070
n80_s12
3.573
3.944
n80_s7
4.482
4.944
state_rx_1_s0
4.944
=====
HOLD
-0.400
1.563
1.962
clk_ibuf
0.000
0.675
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1
0.860
1.062
gw_gao_inst_0/u_ao_top/n923_s1
1.331
1.563
gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0
1.563
=====
HOLD
0.083
1.192
1.109
clk_ibuf
0.000
0.675
rx/o_uart_rx_data_4_s0
0.860
1.061
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.192
=====
HOLD
0.083
1.192
1.109
clk_ibuf
0.000
0.675
rx/o_uart_rx_data_0_s0
0.860
1.061
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.192
=====
HOLD
0.085
1.194
1.109
clk_ibuf
0.000
0.675
rx/o_uart_rx_data_3_s0
0.860
1.061
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.194
=====
HOLD
0.198
1.307
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_12_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.307
=====
HOLD
0.198
1.307
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_2_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.307
=====
HOLD
0.202
1.311
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_15_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.311
=====
HOLD
0.202
1.311
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_14_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.311
=====
HOLD
0.202
1.311
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_13_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.311
=====
HOLD
0.202
1.311
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_4_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.311
=====
HOLD
0.205
1.314
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_22_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.314
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_9_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_7_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_6_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_5_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_0_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.215
1.323
1.109
clk_ibuf
0.000
0.675
rx/o_uart_rx_data_5_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.323
=====
HOLD
0.215
1.323
1.109
clk_ibuf
0.000
0.675
rx/o_uart_rx_data_1_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.323
=====
HOLD
0.215
1.323
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_20_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.323
=====
HOLD
0.215
1.323
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_16_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.323
=====
HOLD
0.216
1.325
1.109
clk_ibuf
0.000
0.675
rx/o_uart_rx_data_6_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.325
=====
HOLD
0.216
1.325
1.109
clk_ibuf
0.000
0.675
rx/o_uart_rx_data_7_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.325
=====
HOLD
0.216
1.325
1.109
clk_ibuf
0.000
0.675
rx/o_uart_rx_data_2_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.325
=====
HOLD
0.335
1.444
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_10_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.444
=====
HOLD
0.335
1.444
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_8_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.444
