Q++ Runtime Specification

‚öôÔ∏è Overview

The Q++ runtime layer is responsible for executing hybrid classical-quantum programs compiled from Q++ source code. It manages task scheduling, quantum-classical bit resolution, deferred execution of probabilistic scopes, measurement collapse, and device targeting (QPU or CPU).

This document outlines the architecture and expected behavior of the runtime layer, from initial dispatch to wavefunction simulation or QPU execution.

‚∏ª

üéÆ Execution Model

Task Execution Contexts Issue #201

Q++ defines three runtime task contexts:
	‚Ä¢	task<CPU> ‚Üí Runs directly on CPU
	‚Ä¢	task<QPU> ‚Üí Delegated to quantum processing unit
	‚Ä¢	task<AUTO> ‚Üí Evaluated and dispatched based on scope and data

Runtime determines target execution via scope analysis, bit type resolution, and probabilistic annotations.

Probabilistic Tagging Issue #202

Scopes with quantum conditionals (e.g., if (q[0])) are tagged as probabilistic. These scopes:
	‚Ä¢	Cannot be resolved until measurement or simulation
	‚Ä¢	Must be tracked by the runtime for quantum resolution

Scope Resolution Flow Issue #203
	1.	Parse task and determine execution path
	2.	Check for probabilistic tags
	3.	If none ‚Üí execute immediately
	4.	If tagged ‚Üí defer to simulator or QPU

‚∏ª

üîÑ Simulation Layer

Wavefunction Simulator Issue #204

Used when real QPU is not available or during testing:
	‚Ä¢	Tracks all quantum states
	‚Ä¢	Resolves conditionals using amplitude sampling
	‚Ä¢	Emits measurement collapse when required

Collapse API Issue #205

collapse(q[1]);

	‚Ä¢	Collapses state and resolves all upstream probabilistic scopes
	‚Ä¢	Required to finalize any deferred logic branches

Timeout Conditions Issue #206

Quantum states exceeding coherence time or simulator bounds raise:
	‚Ä¢	EntanglementTimeoutError
	‚Ä¢	UncomputablePathError

‚∏ª

üì¶ Memory and Bit Models

Bit Inference Model Issue #207
	‚Ä¢	Default: All variables are quantum unless explicitly marked cbits
	‚Ä¢	Quantum and classical bits co-exist in memory but follow different dispatch logic

Register Mapping Issue #208
	‚Ä¢	register resolves to a CPU or QPU memory bank depending on context
	‚Ä¢	Developers may force register type using cregister or qregister

‚∏ª

üîß Task Scheduling and Dispatch

Hybrid Dispatch Queue Issue #209
	‚Ä¢	AUTO tasks enter a dispatch queue
	‚Ä¢	Runtime analyzes scope, calls, and bit usage
	‚Ä¢	Dispatched to either CPU, simulator, or QPU

Hardware Capabilities Map Issue #210

Defines available QPUs, simulators, and constraints like:
	‚Ä¢	Qubit count
	‚Ä¢	Gate limits
	‚Ä¢	Coherence windows

‚∏ª

üß™ Debugging and Logging

Probabilistic Trace Logging Issue #211
	‚Ä¢	Log probabilistic branches
	‚Ä¢	Output execution paths taken
	‚Ä¢	Show amplitude weights

Scope Map Output Issue #212
	‚Ä¢	Visual output of tasks with color-coded scope states
	‚Ä¢	Indicates resolved, collapsed, deferred states

‚∏ª

üìå Notes for Implementation
	‚Ä¢	Use wavefunction simulation backend for dev
	‚Ä¢	Support backend-agnostic dispatch APIs
	‚Ä¢	Emit IR with @collapse_marker or similar tags for QPU vendors
	‚Ä¢	Final hardware support via IBM Q / Google Cirq APIs

‚∏ª

End of Runtime Spec v0.1