Installled VIVADO
Ran full adder verilog code
Obtained output
