{"Source Block": ["hdl/library/common/ad_serdes_clk.v@103:135@HdlStmIf", "    .I (clk_in_p),\n    .IB (clk_in_n),\n    .O (clk_in_s));\n\n  generate\n  if (MMCM == 1) begin\n  ad_mmcm_drp #(\n    .MMCM_DEVICE_TYPE (MMCM_DEVICE_TYPE),\n    .MMCM_CLKIN_PERIOD  (MMCM_CLKIN_PERIOD),\n    .MMCM_VCO_DIV  (MMCM_VCO_DIV),\n    .MMCM_VCO_MUL (MMCM_VCO_MUL),\n    .MMCM_CLK0_DIV (MMCM_CLK0_DIV),\n    .MMCM_CLK1_DIV (MMCM_CLK1_DIV))\n  i_mmcm_drp (\n    .clk (clk_in_s),\n    .mmcm_rst (mmcm_rst),\n    .mmcm_clk_0 (clk),\n    .mmcm_clk_1 (div_clk),\n    .up_clk (up_clk),\n    .up_rstn (up_rstn),\n    .up_drp_sel (up_drp_sel),\n    .up_drp_wr (up_drp_wr),\n    .up_drp_addr (up_drp_addr),\n    .up_drp_wdata (up_drp_wdata),\n    .up_drp_rdata (up_drp_rdata),\n    .up_drp_ready (up_drp_ready),\n    .up_drp_locked (up_drp_locked));\n  end\n\n  if ((MMCM == 0) && (SERDES == 0)) begin\n  BUFR #(.BUFR_DIVIDE(\"BYPASS\")) i_clk_buf (\n    .CLR (1'b0),\n    .CE (1'b1),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[108, "  if (MMCM == 1) begin\n"]], "Add": [[108, "  if (MMCM_OR_BUFR_N == 1) begin\n"]]}}