xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s001: Started on Jan 03, 2026 at 22:32:06 EST
xrun
	+xm64bit
	-sv
	-f ./../FFT8_POINT/flist.f
		./../../03_verif/FFT8_POINT/tb_FFT_8Points.sv
		./../../02_rtl/FFT_unit/FFT_8Points.sv
		./../../02_rtl/ButterFly/Butterfly_Unit.sv
		./../../02_rtl/FFT_unit/Detect_edge.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_CLA_4bit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_CLA_8bit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_CLA_24bit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_CLS_4bit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_COMP_4bit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_COMP_8bit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_COMP_24bit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_adjust.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_rounding.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_sub.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_swap.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_LOPD_8bit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_LOPD_16bit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_LOPD_24bit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_rounding.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_swap.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_NOR_unit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_PSC_unit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_SHF_left.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_SHF_right.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_SIGN_unit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_SUB_4bit.sv
		./../../02_rtl/FPU_ADD_SUB/ADD_SUB_SUB_8bit.sv
		./../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv
		./../../02_rtl/FPU_MUL/fpu_mul.sv
		./../../02_rtl/FPU_MUL/MUL_CLA_4bit.sv
		./../../02_rtl/FPU_MUL/MUL_CLA_8bit.sv
		./../../02_rtl/FPU_MUL/MUL_CLA_24bit.sv
		./../../02_rtl/FPU_MUL/MUL_EXP_adjust.sv
		./../../02_rtl/FPU_MUL/MUL_EXP_rounding.sv
		./../../02_rtl/FPU_MUL/MUL_EXP_unit.sv
		./../../02_rtl/FPU_MUL/MUL_LOPD_8bit.sv
		./../../02_rtl/FPU_MUL/MUL_LOPD_16bit.sv
		./../../02_rtl/FPU_MUL/MUL_LOPD_24bit.sv
		./../../02_rtl/FPU_MUL/MUL_MAN_mul.sv
		./../../02_rtl/FPU_MUL/MUL_MAN_rounding.sv
		./../../02_rtl/FPU_MUL/MUL_NOR_unit.sv
		./../../02_rtl/FPU_MUL/MUL_PSC_unit.sv
		./../../02_rtl/FPU_MUL/MUL_SHF_left.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/CLA_adder_top.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/CLA_logic_tree_level.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/CLA_logic.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/FA_1bit.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/HA_1bit.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/Modified_booth.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/Multiplier.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/signed_area_computation.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/wallace_final_merge.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/wallace_pkg.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/wallace_stage.sv
		./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/wallace_tree.sv
	-top tb_FFT_8Points
	-access +rwc
	-clean
	-log ./../FFT8_POINT/Xcelium/compile.log
	+nctimescale+1ns/1ps
	+ntb_random_seed=automatic
	-allowredefinition
	-v93

   User defined plus("+") options:
	+ntb_random_seed=automatic

xrun: *W,OPDEPRREN: Command Line Option (+nctimescale+1ns/1ps) is deprecated. Use (+xmtimescale+1ns/1ps) instead.
xrun: *N,CLEAN: Removing existing directory ./xcelium.d.
file: ./../../03_verif/FFT8_POINT/tb_FFT_8Points.sv
	module worklib.tb_FFT_8Points:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FFT_unit/FFT_8Points.sv
	module worklib.FFT_8Points:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/ButterFly/Butterfly_Unit.sv
	module worklib.Butterfly_Unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FFT_unit/Detect_edge.sv
	module worklib.Detect_edge:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_CLA_4bit.sv
	module worklib.ADD_SUB_CLA_4bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_CLA_8bit.sv
	module worklib.ADD_SUB_CLA_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_CLA_24bit.sv
	module worklib.ADD_SUB_CLA_24bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_CLS_4bit.sv
	module worklib.ADD_SUB_CLS_4bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_COMP_4bit.sv
	module worklib.ADD_SUB_COMP_4bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_COMP_8bit.sv
	module worklib.ADD_SUB_COMP_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_COMP_24bit.sv
	module worklib.ADD_SUB_COMP_24bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_adjust.sv
	module worklib.ADD_SUB_EXP_adjust:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv
	module worklib.ADD_SUB_EXP_comp:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_rounding.sv
	module worklib.ADD_SUB_EXP_rounding:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_sub.sv
	module worklib.ADD_SUB_EXP_sub:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_swap.sv
	module worklib.ADD_SUB_EXP_swap:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_LOPD_8bit.sv
	module worklib.ADD_SUB_LOPD_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_LOPD_16bit.sv
	module worklib.ADD_SUB_LOPD_16bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_LOPD_24bit.sv
	module worklib.ADD_SUB_LOPD_24bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv
	module worklib.ADD_SUB_MAN_ALU:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_rounding.sv
	module worklib.ADD_SUB_MAN_rounding:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_swap.sv
	module worklib.ADD_SUB_MAN_swap:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_NOR_unit.sv
	module worklib.ADD_SUB_NOR_unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_PSC_unit.sv
	module worklib.ADD_SUB_PSC_unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_SHF_left.sv
	module worklib.ADD_SUB_SHF_left:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_SHF_right.sv
	module worklib.ADD_SUB_SHF_right:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_SIGN_unit.sv
	module worklib.ADD_SUB_SIGN_unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_SUB_4bit.sv
	module worklib.ADD_SUB_SUB_4bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/ADD_SUB_SUB_8bit.sv
	module worklib.ADD_SUB_SUB_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv
	module worklib.FPU_add_sub:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/fpu_mul.sv
	module worklib.fpu_mul:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_CLA_4bit.sv
	module worklib.MUL_CLA_4bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_CLA_8bit.sv
	module worklib.MUL_CLA_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_CLA_24bit.sv
	module worklib.MUL_CLA_24bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_EXP_adjust.sv
	module worklib.MUL_EXP_adjust:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_EXP_rounding.sv
	module worklib.MUL_EXP_rounding:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_EXP_unit.sv
	module worklib.MUL_EXP_unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_LOPD_8bit.sv
	module worklib.MUL_LOPD_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_LOPD_16bit.sv
	module worklib.MUL_LOPD_16bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_LOPD_24bit.sv
	module worklib.MUL_LOPD_24bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_MAN_mul.sv
	module worklib.MUL_MAN_mul:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_MAN_rounding.sv
	module worklib.MUL_MAN_rounding:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_NOR_unit.sv
	module worklib.MUL_NOR_unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_PSC_unit.sv
	module worklib.MUL_PSC_unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_SHF_left.sv
	module worklib.MUL_SHF_left:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/CLA_adder_top.sv
	module worklib.CLA_adder_top:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/CLA_logic_tree_level.sv
	module worklib.cla_logic_tree_level:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/CLA_logic.sv
	module worklib.CLA_logic:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/FA_1bit.sv
	module worklib.FA_1bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/HA_1bit.sv
	module worklib.HA_1bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/Modified_booth.sv
	module worklib.Modified_booth:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/Multiplier.sv
	module worklib.Multiplier:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/signed_area_computation.sv
	module worklib.signed_area_computation:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/wallace_final_merge.sv
	module worklib.wallace_final_merge:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/wallace_pkg.sv
	package worklib.wallace_pkg:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/wallace_stage.sv
	module worklib.wallace_stage:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/Mutiplier_fomular_unsign/wallace_tree.sv
	module worklib.wallace_tree:sv
		errors: 0, warnings: 0
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		tb_FFT_8Points
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: ..
        $readmemh("./../../03_verif/FFT8_POINT/08_hex/fft_expected_imag.hex", exp_imag  );
                                                                                     |
xmelab: *W,MEMODR (../FFT8_POINT/tb_FFT_8Points.sv,80|85): $readmem default memory order incompatible with IEEE1364.
        $readmemh("./../../03_verif/FFT8_POINT/08_hex/fft_expected_real.hex", exp_real  );
                                                                                     |
xmelab: *W,MEMODR (../FFT8_POINT/tb_FFT_8Points.sv,81|85): $readmem default memory order incompatible with IEEE1364.
        $readmemh("./../../03_verif/FFT8_POINT/08_hex/input_imag.hex"       , input_imag);
                                                                                       |
xmelab: *W,MEMODR (../FFT8_POINT/tb_FFT_8Points.sv,82|87): $readmem default memory order incompatible with IEEE1364.
        $readmemh("./../../03_verif/FFT8_POINT/08_hex/input_real.hex"       , input_real);
                                                                                       |
xmelab: *W,MEMODR (../FFT8_POINT/tb_FFT_8Points.sv,83|87): $readmem default memory order incompatible with IEEE1364.
.................. Done
	Generating native compiled code:
		worklib.ADD_SUB_NOR_unit:sv <0x0a0c8010>
			streams:   2, words:   917
		worklib.ADD_SUB_EXP_adjust:sv <0x193c7cd9>
			streams:   6, words:  1783
		worklib.ADD_SUB_LOPD_8bit:sv <0x662b271b>
			streams:   5, words:  2314
		worklib.ADD_SUB_LOPD_8bit:sv <0x082fc64a>
			streams:   5, words:  2314
		worklib.ADD_SUB_LOPD_16bit:sv <0x2b25ac77>
			streams:  10, words:  4004
		worklib.ADD_SUB_LOPD_24bit:sv <0x064c79d2>
			streams:  15, words:  5494
		worklib.ADD_SUB_MAN_ALU:sv <0x1bd2f613>
			streams:  12, words:  4141
		worklib.ADD_SUB_CLS_4bit:sv <0x7b4bb225>
			streams:   7, words:  2353
		worklib.ADD_SUB_PSC_unit:sv <0x21f34a5c>
			streams:  12, words:  4833
		worklib.ADD_SUB_SIGN_unit:sv <0x058a8e9a>
			streams:   1, words:   370
		worklib.ADD_SUB_COMP_24bit:sv <0x1e73f383>
			streams:  13, words:  5452
		worklib.ADD_SUB_MAN_swap:sv <0x51690054>
			streams:   2, words:   562
		worklib.ADD_SUB_CLA_4bit:sv <0x2e5af991>
			streams:   9, words:  3384
		worklib.ADD_SUB_CLA_8bit:sv <0x61e6e4a1>
			streams:  13, words:  4418
		worklib.ADD_SUB_EXP_sub:sv <0x52c78e55>
			streams:   4, words:  1006
		worklib.ADD_SUB_EXP_swap:sv <0x43a397a8>
			streams:   2, words:   559
		worklib.ADD_SUB_COMP_4bit:sv <0x2dab05b1>
			streams:   2, words:  1737
		worklib.ADD_SUB_COMP_8bit:sv <0x043a2392>
			streams:   5, words:  1802
		worklib.ADD_SUB_EXP_comp:sv <0x51cbc3f5>
			streams:   1, words:   393
		worklib.FPU_add_sub:sv <0x40e23fb4>
			streams:  74, words: 21994
		worklib.MUL_PSC_unit:sv <0x2439b881>
			streams:  10, words:  5783
		worklib.MUL_CLA_4bit:sv <0x53995676>
			streams:   9, words:  3384
		worklib.MUL_CLA_8bit:sv <0x1844c0c2>
			streams:  13, words:  4418
		worklib.MUL_EXP_adjust:sv <0x6f4309ec>
			streams:   6, words:  1863
		worklib.MUL_NOR_unit:sv <0x2a2a9b15>
			streams:   3, words:  1080
		worklib.MUL_LOPD_8bit:sv <0x567b87b2>
			streams:   5, words:  2314
		worklib.MUL_LOPD_8bit:sv <0x387f66e3>
			streams:   5, words:  2314
		worklib.MUL_LOPD_16bit:sv <0x0a190994>
			streams:  10, words:  4004
		worklib.MUL_LOPD_24bit:sv <0x6f012042>
			streams:  15, words:  5494
		worklib.MUL_MAN_mul:sv <0x480e5b45>
			streams:   8, words:  2074
		worklib.MUL_EXP_unit:sv <0x4bb39a75>
			streams:   3, words:   810
		worklib.fpu_mul:sv <0x1baaa019>
			streams:  41, words: 12036
		worklib.Butterfly_Unit:sv <0x296b7d89>
			streams:   6, words:  2164
		worklib.Detect_edge:sv <0x630462fe>
			streams:   4, words:   955
		worklib.FFT_8Points:sv <0x34f143c0>
			streams: 131, words: 56407
		worklib.tb_FFT_8Points:sv <0x23ae551b>
			streams:  45, words: 22517
		worklib.MUL_SHF_left:sv <0x648634cf>
			streams:   7, words:  3911
		worklib.MUL_MAN_rounding:sv <0x1878b887>
			streams:  26, words: 11680
		worklib.MUL_EXP_rounding:sv <0x75c9a6ba>
			streams:   9, words:  3824
		worklib.ADD_SUB_SHF_right:sv <0x49c54582>
			streams:   7, words:  4020
		worklib.ADD_SUB_CLA_24bit:sv <0x7fa811ea>
			streams:  44, words: 14667
		worklib.ADD_SUB_SHF_left:sv <0x043bc8f5>
			streams:   7, words:  3911
		worklib.ADD_SUB_MAN_rounding:sv <0x692d1a3e>
			streams:  31, words: 12810
		worklib.ADD_SUB_EXP_rounding:sv <0x540282aa>
			streams:   9, words:  3824
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                3999      42
		Registers:             23951     390
		Scalar wires:          28352       -
		Expanded wires:         6528     408
		Vectored wires:        19320       -
		Always blocks:            13      13
		Initial blocks:            4       4
		Cont. assignments:     24985     196
		Pseudo assignments:    13803     349
		Simulation timescale:    1ps
	Writing initial simulation snapshot: worklib.tb_FFT_8Points:sv
Loading snapshot worklib.tb_FFT_8Points:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> run
ALL FFT TESTS PASSED (4 vectors)
Simulation complete via $finish(1) at time 266 NS + 0
../FFT8_POINT/tb_FFT_8Points.sv:160         $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on Jan 03, 2026 at 22:32:09 EST  (total: 00:00:03)
