@W: MT530 :"c:\users\fhcy\desktop\j3224008944_slc\hdl\lly_slc.v":7:4:7:9|Found inferred clock lly_fsm_0101|clk which controls 6 sequential elements including dataout. This clock has no specified timing constraint which may adversely impact design performance. 
