Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Oct 24 13:25:18 2025
| Host         : DESKTOP-BEUFM6D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a15ti-ftg256
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                            8           
TIMING-9   Warning   Unknown CDC Logic                                       1           
TIMING-18  Warning   Missing input or output delay                           32          
XDCB-5     Warning   Runtime inefficient way to find pin objects             2           
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.410        0.000                      0                27614        0.019        0.000                      0                27558        3.750        0.000                       0                  8844  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                     {0.000 16.666}       33.333          30.000          
microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                   {0.000 16.666}       33.333          30.000          
sysclk                                                                                      {0.000 12.500}       25.000          40.000          
  clk_out1_clk_wiz_0                                                                        {0.000 12.500}       25.000          40.000          
  clk_out2_clk_wiz_0                                                                        {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0                                                                        {0.000 12.500}       25.000          40.000          
usb_clkout                                                                                  {0.000 8.333}        16.667          59.999          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.390        0.000                      0                  928        0.092        0.000                      0                  928       15.250        0.000                       0                   483  
microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                          13.453        0.000                      0                  222        0.059        0.000                      0                  222       15.686        0.000                       0                   233  
microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                        11.063        0.000                      0                   46        0.279        0.000                      0                   46       16.166        0.000                       0                    40  
sysclk                                                                                                                                                                                                                                        7.500        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             10.534        0.000                      0                19320        0.019        0.000                      0                19320       11.250        0.000                       0                  5260  
  clk_out2_clk_wiz_0                                                                              2.037        0.000                      0                 6507        0.026        0.000                      0                 6507        3.750        0.000                       0                  2685  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         22.845        0.000                       0                     3  
usb_clkout                                                                                       11.792        0.000                      0                  178        0.061        0.000                      0                  178        7.833        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       23.702        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0                                                                               31.502        0.000                      0                    8                                                                        
clk_out2_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                                0.410        0.000                      0                 1676        0.099        0.000                      0                 1676  
usb_clkout                                                                                  clk_out1_clk_wiz_0                                                                               15.117        0.000                      0                   20                                                                        
clk_out1_clk_wiz_0                                                                          usb_clkout                                                                                       23.470        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                               22.106        0.000                      0                  105        0.336        0.000                      0                  105  
**async_default**                                                                           clk_out2_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                                1.737        0.000                      0                  152        0.212        0.000                      0                  152  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.448        0.000                      0                  100        0.319        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                          
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0                                                                          
(none)                                                                                      usb_clkout                                                                                  clk_out1_clk_wiz_0                                                                          
(none)                                                                                                                                                                                  clk_out2_clk_wiz_0                                                                          
(none)                                                                                      clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0                                                                          
(none)                                                                                      microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                     clk_out2_clk_wiz_0                                                                          
(none)                                                                                      microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                   clk_out2_clk_wiz_0                                                                          
(none)                                                                                      clk_out1_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                                                                                                                  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                     
(none)                                                                                      clk_out2_clk_wiz_0                                                                          microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                     
(none)                                                                                      microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                   microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                     
(none)                                                                                                                                                                                  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                   
(none)                                                                                      clk_out2_clk_wiz_0                                                                          microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                   
(none)                                                                                      microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                     microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                   
(none)                                                                                      clk_out1_clk_wiz_0                                                                          usb_clkout                                                                                  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                                                                                                              
(none)                                                                                      clk_out1_clk_wiz_0                                                                                                                                                                      
(none)                                                                                      clk_out2_clk_wiz_0                                                                                                                                                                      
(none)                                                                                      usb_clkout                                                                                                                                                                              
(none)                                                                                                                                                                                  clk_out1_clk_wiz_0                                                                          
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                                                                                                                  usb_clkout                                                                                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.390ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 2.102ns (31.955%)  route 4.476ns (68.045%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 36.114 - 33.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.419     3.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.767     5.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.331     6.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           1.014     7.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X31Y20         LUT6 (Prop_lut6_I4_O)        0.355     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.916     8.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.150     8.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.779     9.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X35Y23         LUT3 (Prop_lut3_I1_O)        0.332    10.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.079    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X35Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.429    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.361    36.475    
                         clock uncertainty           -0.035    36.440    
    SLICE_X35Y23         FDRE (Setup_fdre_C_D)        0.029    36.469    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.469    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                 26.390    

Slack (MET) :             26.544ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.480ns  (logic 2.102ns (32.438%)  route 4.378ns (67.562%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 36.117 - 33.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.419     3.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.767     5.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.331     6.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           1.014     7.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X31Y20         LUT6 (Prop_lut6_I4_O)        0.355     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.916     8.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.150     8.968 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.681     9.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I2_O)        0.332     9.981 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.981    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X34Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.117    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.362    36.479    
                         clock uncertainty           -0.035    36.444    
    SLICE_X34Y21         FDRE (Setup_fdre_C_D)        0.081    36.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.525    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                 26.544    

Slack (MET) :             26.560ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.410ns  (logic 2.102ns (32.792%)  route 4.308ns (67.208%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 36.114 - 33.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.419     3.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.767     5.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.331     6.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           1.014     7.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X31Y20         LUT6 (Prop_lut6_I4_O)        0.355     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.916     8.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.150     8.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.611     9.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X35Y23         LUT3 (Prop_lut3_I1_O)        0.332     9.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X35Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.429    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.361    36.475    
                         clock uncertainty           -0.035    36.440    
    SLICE_X35Y23         FDRE (Setup_fdre_C_D)        0.031    36.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.471    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                 26.560    

Slack (MET) :             26.851ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 2.102ns (34.079%)  route 4.066ns (65.921%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.115ns = ( 36.115 - 33.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.419     3.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.767     5.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.331     6.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           1.014     7.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X31Y20         LUT6 (Prop_lut6_I4_O)        0.355     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.916     8.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.150     8.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.369     9.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y22         LUT3 (Prop_lut3_I1_O)        0.332     9.669 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.669    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X34Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.430    36.115    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.361    36.476    
                         clock uncertainty           -0.035    36.441    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.079    36.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.520    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                 26.851    

Slack (MET) :             26.855ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 2.102ns (34.112%)  route 4.060ns (65.888%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.115ns = ( 36.115 - 33.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.419     3.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.767     5.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.331     6.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           1.014     7.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X31Y20         LUT6 (Prop_lut6_I4_O)        0.355     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.916     8.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.150     8.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.363     9.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y22         LUT3 (Prop_lut3_I1_O)        0.332     9.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.663    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X34Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.430    36.115    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.361    36.476    
                         clock uncertainty           -0.035    36.441    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.077    36.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.518    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                 26.855    

Slack (MET) :             26.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 2.102ns (34.135%)  route 4.056ns (65.865%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.115ns = ( 36.115 - 33.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.419     3.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.767     5.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.331     6.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           1.014     7.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X31Y20         LUT6 (Prop_lut6_I4_O)        0.355     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.916     8.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.150     8.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.359     9.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y22         LUT3 (Prop_lut3_I1_O)        0.332     9.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X34Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.430    36.115    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.361    36.476    
                         clock uncertainty           -0.035    36.441    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.079    36.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.520    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                 26.861    

Slack (MET) :             26.862ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.159ns  (logic 2.102ns (34.129%)  route 4.057ns (65.871%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.115ns = ( 36.115 - 33.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.419     3.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.767     5.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.331     6.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           1.014     7.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X31Y20         LUT6 (Prop_lut6_I4_O)        0.355     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.916     8.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.150     8.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.360     9.328    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y22         LUT3 (Prop_lut3_I1_O)        0.332     9.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X34Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.430    36.115    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.361    36.476    
                         clock uncertainty           -0.035    36.441    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.081    36.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.522    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                 26.862    

Slack (MET) :             27.086ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 1.868ns (31.618%)  route 4.040ns (68.382%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 36.117 - 33.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.419     3.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.767     5.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.331     6.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           1.014     7.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X31Y20         LUT6 (Prop_lut6_I4_O)        0.355     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.105     9.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.154     9.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X35Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.117    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.384    36.501    
                         clock uncertainty           -0.035    36.466    
    SLICE_X35Y21         FDRE (Setup_fdre_C_D)        0.029    36.495    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.495    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                 27.086    

Slack (MET) :             27.241ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 1.868ns (32.327%)  route 3.910ns (67.673%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 36.117 - 33.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.419     3.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.767     5.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.331     6.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           1.014     7.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X31Y20         LUT6 (Prop_lut6_I4_O)        0.355     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.646     8.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.483     9.156    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X34Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.117    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.362    36.479    
                         clock uncertainty           -0.035    36.444    
    SLICE_X34Y21         FDRE (Setup_fdre_C_D)        0.077    36.521    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.521    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                 27.241    

Slack (MET) :             27.713ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 1.014ns (21.937%)  route 3.608ns (78.063%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 36.118 - 33.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.546     3.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     4.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.875    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.821     5.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I3_O)        0.124     5.944 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.839     6.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.417     7.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.672     8.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.274    36.392    
                         clock uncertainty           -0.035    36.357    
    SLICE_X42Y22         FDRE (Setup_fdre_C_R)       -0.524    35.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.833    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                 27.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.011%)  route 0.130ns (47.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.591     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X62Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.141     1.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.130     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X60Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X60Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.353     1.390    
    SLICE_X60Y16         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.954%)  route 0.130ns (48.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.591     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X62Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.141     1.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.130     1.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X60Y15         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     1.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X60Y15         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.353     1.391    
    SLICE_X60Y15         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X61Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.141     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.122     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X60Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X60Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.373     1.370    
    SLICE_X60Y16         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X53Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.141     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/Q
                         net (fo=1, routed)           0.054     1.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[11]
    SLICE_X52Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X52Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism             -0.375     1.340    
    SLICE_X52Y17         FDRE (Hold_fdre_C_D)         0.076     1.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X53Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.141     1.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.054     1.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[14]
    SLICE_X52Y18         LUT5 (Prop_lut5_I3_O)        0.045     1.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[13]_i_1/O
                         net (fo=1, routed)           0.000     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_2
    SLICE_X52Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X52Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                         clock pessimism             -0.375     1.339    
    SLICE_X52Y18         FDCE (Hold_fdce_C_D)         0.121     1.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X61Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.141     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.125     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X60Y17         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X60Y17         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.374     1.368    
    SLICE_X60Y17         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X63Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X63Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X63Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.388     1.355    
    SLICE_X63Y18         FDCE (Hold_fdce_C_D)         0.076     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X65Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.141     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.056     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[2]
    SLICE_X65Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X65Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.388     1.355    
    SLICE_X65Y18         FDCE (Hold_fdce_C_D)         0.076     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y21         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
    SLICE_X45Y21         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.822     1.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y21         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.387     1.321    
    SLICE_X45Y21         FDPE (Hold_fdpe_C_D)         0.075     1.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X63Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X63Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X63Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.388     1.355    
    SLICE_X63Y18         FDCE (Hold_fdce_C_D)         0.075     1.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y23   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.453ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.704ns (23.857%)  route 2.247ns (76.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 19.703 - 16.667 ) 
    Source Clock Delay      (SCD):    3.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.554     3.405    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X36Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     3.861 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           1.136     4.996    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_6
    SLICE_X36Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.120 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.645     5.766    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I0_O)        0.124     5.890 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.466     6.356    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X39Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    18.176    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.267 f  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.436    19.703    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X39Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.343    20.046    
                         clock uncertainty           -0.035    20.011    
    SLICE_X39Y51         FDRE (Setup_fdre_C_CE)      -0.202    19.809    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.809    
                         arrival time                          -6.356    
  -------------------------------------------------------------------
                         slack                                 13.453    

Slack (MET) :             14.377ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.248ns  (logic 0.707ns (31.456%)  route 1.541ns (68.544%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 36.371 - 33.333 ) 
    Source Clock Delay      (SCD):    3.405ns = ( 20.071 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.517 f  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.554    20.071    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X39Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.459    20.530 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.820    21.350    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X40Y51         LUT6 (Prop_lut6_I4_O)        0.124    21.474 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.720    22.195    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X41Y51         LUT6 (Prop_lut6_I1_O)        0.124    22.319 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.319    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X41Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438    36.371    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X41Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.328    36.700    
                         clock uncertainty           -0.035    36.664    
    SLICE_X41Y51         FDRE (Setup_fdre_C_D)        0.031    36.695    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.695    
                         arrival time                         -22.319    
  -------------------------------------------------------------------
                         slack                                 14.377    

Slack (MET) :             14.380ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.243ns  (logic 0.707ns (31.526%)  route 1.536ns (68.474%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 36.371 - 33.333 ) 
    Source Clock Delay      (SCD):    3.405ns = ( 20.071 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.517 f  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.554    20.071    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X39Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.459    20.530 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.820    21.350    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X40Y51         LUT6 (Prop_lut6_I4_O)        0.124    21.474 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.715    22.190    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X41Y51         LUT6 (Prop_lut6_I1_O)        0.124    22.314 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.314    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X41Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438    36.371    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X41Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.328    36.700    
                         clock uncertainty           -0.035    36.664    
    SLICE_X41Y51         FDRE (Setup_fdre_C_D)        0.029    36.693    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.693    
                         arrival time                         -22.314    
  -------------------------------------------------------------------
                         slack                                 14.380    

Slack (MET) :             14.424ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.129ns  (logic 0.707ns (33.208%)  route 1.422ns (66.792%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.380 - 33.333 ) 
    Source Clock Delay      (SCD):    3.405ns = ( 20.071 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.517 f  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.554    20.071    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X39Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.459    20.530 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.583    21.113    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.237 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.839    22.076    <hidden>
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.124    22.200 r  <hidden>
                         net (fo=1, routed)           0.000    22.200    <hidden>
    SLICE_X39Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446    36.380    <hidden>
    SLICE_X39Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.250    36.630    
                         clock uncertainty           -0.035    36.595    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)        0.029    36.624    <hidden>
  -------------------------------------------------------------------
                         required time                         36.624    
                         arrival time                         -22.200    
  -------------------------------------------------------------------
                         slack                                 14.424    

Slack (MET) :             14.424ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.131ns  (logic 0.707ns (33.177%)  route 1.424ns (66.823%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.380 - 33.333 ) 
    Source Clock Delay      (SCD):    3.405ns = ( 20.071 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.517 f  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.554    20.071    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X39Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.459    20.530 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.583    21.113    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.237 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.841    22.078    <hidden>
    SLICE_X39Y49         LUT4 (Prop_lut4_I2_O)        0.124    22.202 r  <hidden>
                         net (fo=1, routed)           0.000    22.202    <hidden>
    SLICE_X39Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446    36.380    <hidden>
    SLICE_X39Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.250    36.630    
                         clock uncertainty           -0.035    36.595    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)        0.031    36.626    <hidden>
  -------------------------------------------------------------------
                         required time                         36.626    
                         arrival time                         -22.202    
  -------------------------------------------------------------------
                         slack                                 14.424    

Slack (MET) :             14.440ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.159ns  (logic 0.735ns (34.044%)  route 1.424ns (65.956%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.380 - 33.333 ) 
    Source Clock Delay      (SCD):    3.405ns = ( 20.071 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.517 f  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.554    20.071    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X39Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.459    20.530 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.583    21.113    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.237 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.841    22.078    <hidden>
    SLICE_X39Y49         LUT5 (Prop_lut5_I3_O)        0.152    22.230 r  <hidden>
                         net (fo=1, routed)           0.000    22.230    <hidden>
    SLICE_X39Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446    36.380    <hidden>
    SLICE_X39Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.250    36.630    
                         clock uncertainty           -0.035    36.595    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)        0.075    36.670    <hidden>
  -------------------------------------------------------------------
                         required time                         36.670    
                         arrival time                         -22.230    
  -------------------------------------------------------------------
                         slack                                 14.440    

Slack (MET) :             14.538ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.017ns  (logic 0.707ns (35.048%)  route 1.310ns (64.952%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.380 - 33.333 ) 
    Source Clock Delay      (SCD):    3.405ns = ( 20.071 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.517 f  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.554    20.071    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X39Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.459    20.530 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.583    21.113    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.237 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.727    21.964    <hidden>
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.124    22.088 r  <hidden>
                         net (fo=1, routed)           0.000    22.088    <hidden>
    SLICE_X39Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446    36.380    <hidden>
    SLICE_X39Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.250    36.630    
                         clock uncertainty           -0.035    36.595    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)        0.032    36.627    <hidden>
  -------------------------------------------------------------------
                         required time                         36.627    
                         arrival time                         -22.088    
  -------------------------------------------------------------------
                         slack                                 14.538    

Slack (MET) :             14.554ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.133ns  (logic 0.707ns (33.147%)  route 1.426ns (66.853%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 36.369 - 33.333 ) 
    Source Clock Delay      (SCD):    3.405ns = ( 20.071 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.517 f  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.554    20.071    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X39Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.459    20.530 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.583    21.113    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.237 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.843    22.080    <hidden>
    SLICE_X38Y50         LUT3 (Prop_lut3_I1_O)        0.124    22.204 r  <hidden>
                         net (fo=1, routed)           0.000    22.204    <hidden>
    SLICE_X38Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.436    36.369    <hidden>
    SLICE_X38Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.343    36.713    
                         clock uncertainty           -0.035    36.677    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)        0.081    36.758    <hidden>
  -------------------------------------------------------------------
                         required time                         36.758    
                         arrival time                         -22.204    
  -------------------------------------------------------------------
                         slack                                 14.554    

Slack (MET) :             14.565ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.159ns  (logic 0.733ns (33.952%)  route 1.426ns (66.048%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 36.369 - 33.333 ) 
    Source Clock Delay      (SCD):    3.405ns = ( 20.071 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.517 f  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.554    20.071    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X39Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.459    20.530 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.583    21.113    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.237 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.843    22.080    <hidden>
    SLICE_X38Y50         LUT4 (Prop_lut4_I2_O)        0.150    22.230 r  <hidden>
                         net (fo=1, routed)           0.000    22.230    <hidden>
    SLICE_X38Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.436    36.369    <hidden>
    SLICE_X38Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.343    36.713    
                         clock uncertainty           -0.035    36.677    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)        0.118    36.795    <hidden>
  -------------------------------------------------------------------
                         required time                         36.795    
                         arrival time                         -22.230    
  -------------------------------------------------------------------
                         slack                                 14.565    

Slack (MET) :             14.661ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.894ns  (logic 0.707ns (37.328%)  route 1.187ns (62.672%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.380 - 33.333 ) 
    Source Clock Delay      (SCD):    3.405ns = ( 20.071 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.517 f  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.554    20.071    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X39Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.459    20.530 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.583    21.113    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.237 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.604    21.841    <hidden>
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.124    21.965 r  <hidden>
                         net (fo=1, routed)           0.000    21.965    <hidden>
    SLICE_X39Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446    36.380    <hidden>
    SLICE_X39Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.250    36.630    
                         clock uncertainty           -0.035    36.595    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)        0.031    36.626    <hidden>
  -------------------------------------------------------------------
                         required time                         36.626    
                         arrival time                         -21.965    
  -------------------------------------------------------------------
                         slack                                 14.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.080%)  route 0.236ns (55.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.289    <hidden>
    SLICE_X39Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.430 r  <hidden>
                         net (fo=33, routed)          0.236     1.666    <hidden>
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.711 r  <hidden>
                         net (fo=1, routed)           0.000     1.711    <hidden>
    SLICE_X39Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.673    <hidden>
    SLICE_X39Y49         FDRE                                         r  <hidden>
                         clock pessimism             -0.113     1.560    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.092     1.652    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.226ns (49.806%)  route 0.228ns (50.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.291    <hidden>
    SLICE_X39Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.128     1.419 r  <hidden>
                         net (fo=17, routed)          0.228     1.647    <hidden>
    SLICE_X35Y49         LUT6 (Prop_lut6_I4_O)        0.098     1.745 r  <hidden>
                         net (fo=1, routed)           0.000     1.745    <hidden>
    SLICE_X35Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.672    <hidden>
    SLICE_X35Y49         FDRE                                         r  <hidden>
                         clock pessimism             -0.118     1.554    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.092     1.646    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.617%)  route 0.322ns (63.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.289    <hidden>
    SLICE_X39Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.430 r  <hidden>
                         net (fo=33, routed)          0.322     1.752    <hidden>
    SLICE_X39Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.797 r  <hidden>
                         net (fo=1, routed)           0.000     1.797    <hidden>
    SLICE_X39Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.673    <hidden>
    SLICE_X39Y49         FDRE                                         r  <hidden>
                         clock pessimism             -0.113     1.560    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.107     1.667    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.234ns (43.160%)  route 0.308ns (56.840%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.291    <hidden>
    SLICE_X39Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.432 r  <hidden>
                         net (fo=21, routed)          0.172     1.604    <hidden>
    SLICE_X37Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.649 r  <hidden>
                         net (fo=2, routed)           0.136     1.785    <hidden>
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.048     1.833 r  <hidden>
                         net (fo=1, routed)           0.000     1.833    <hidden>
    SLICE_X38Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.671    <hidden>
    SLICE_X38Y50         FDRE                                         r  <hidden>
                         clock pessimism             -0.113     1.558    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.131     1.689    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.617%)  route 0.322ns (63.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.289    <hidden>
    SLICE_X39Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.430 r  <hidden>
                         net (fo=33, routed)          0.322     1.752    <hidden>
    SLICE_X39Y49         LUT4 (Prop_lut4_I1_O)        0.045     1.797 r  <hidden>
                         net (fo=1, routed)           0.000     1.797    <hidden>
    SLICE_X39Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.673    <hidden>
    SLICE_X39Y49         FDRE                                         r  <hidden>
                         clock pessimism             -0.113     1.560    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.092     1.652    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.231ns (42.844%)  route 0.308ns (57.156%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.291    <hidden>
    SLICE_X39Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.432 r  <hidden>
                         net (fo=21, routed)          0.172     1.604    <hidden>
    SLICE_X37Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.649 r  <hidden>
                         net (fo=2, routed)           0.136     1.785    <hidden>
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.830 r  <hidden>
                         net (fo=1, routed)           0.000     1.830    <hidden>
    SLICE_X38Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.671    <hidden>
    SLICE_X38Y50         FDRE                                         r  <hidden>
                         clock pessimism             -0.113     1.558    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.121     1.679    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.428%)  route 0.139ns (49.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.290    <hidden>
    SLICE_X35Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.431 r  <hidden>
                         net (fo=33, routed)          0.139     1.570    <hidden>
    SLICE_X30Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.673    <hidden>
    SLICE_X30Y49         FDRE                                         r  <hidden>
                         clock pessimism             -0.347     1.326    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.075     1.401    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.662ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.280    <hidden>
    SLICE_X35Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     1.421 r  <hidden>
                         net (fo=1, routed)           0.116     1.537    <hidden>
    SLICE_X35Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.662    <hidden>
    SLICE_X35Y31         FDRE                                         r  <hidden>
                         clock pessimism             -0.366     1.296    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.070     1.366    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.291    <hidden>
    SLICE_X30Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.455 r  <hidden>
                         net (fo=1, routed)           0.102     1.557    <hidden>
    SLICE_X32Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.673    <hidden>
    SLICE_X32Y49         FDRE                                         r  <hidden>
                         clock pessimism             -0.366     1.307    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.070     1.377    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.282    <hidden>
    SLICE_X29Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     1.423 r  <hidden>
                         net (fo=2, routed)           0.122     1.545    <hidden>
    SLICE_X28Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.823     1.663    <hidden>
    SLICE_X28Y30         FDRE                                         r  <hidden>
                         clock pessimism             -0.368     1.295    
    SLICE_X28Y30         FDRE (Hold_fdre_C_D)         0.070     1.365    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X33Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X31Y52   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X34Y51   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X33Y52   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X31Y52   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X31Y52   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X30Y52   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X33Y52   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X31Y52   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X34Y51   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y51   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y52   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y52   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y52   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y52   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X38Y49   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y49   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X38Y49   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y49   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y51   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X34Y51   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y52   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X30Y52   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y52   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X30Y52   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y49   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X38Y49   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y49   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X38Y49   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.063ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.058ns  (logic 0.737ns (14.572%)  route 4.321ns (85.428%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns = ( 36.277 - 33.333 ) 
    Source Clock Delay      (SCD):    3.287ns = ( 19.954 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    19.954    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.459    20.413 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.585    21.998    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.124    22.122 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=9, routed)           1.003    23.125    <hidden>
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.154    23.279 r  <hidden>
                         net (fo=8, routed)           1.733    25.011    <hidden>
    SLICE_X15Y48         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.451    36.277    <hidden>
    SLICE_X15Y48         FDCE                                         r  <hidden>
                         clock pessimism              0.241    36.518    
                         clock uncertainty           -0.035    36.482    
    SLICE_X15Y48         FDCE (Setup_fdce_C_CE)      -0.408    36.074    <hidden>
  -------------------------------------------------------------------
                         required time                         36.074    
                         arrival time                         -25.011    
  -------------------------------------------------------------------
                         slack                                 11.063    

Slack (MET) :             11.665ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.453ns  (logic 0.737ns (16.552%)  route 3.716ns (83.448%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns = ( 36.274 - 33.333 ) 
    Source Clock Delay      (SCD):    3.287ns = ( 19.954 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    19.954    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.459    20.413 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.585    21.998    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.124    22.122 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=9, routed)           1.003    23.125    <hidden>
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.154    23.279 r  <hidden>
                         net (fo=8, routed)           1.128    24.406    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448    36.274    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
                         clock pessimism              0.241    36.515    
                         clock uncertainty           -0.035    36.479    
    SLICE_X28Y47         FDRE (Setup_fdre_C_CE)      -0.408    36.071    <hidden>
  -------------------------------------------------------------------
                         required time                         36.071    
                         arrival time                         -24.406    
  -------------------------------------------------------------------
                         slack                                 11.665    

Slack (MET) :             11.665ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.453ns  (logic 0.737ns (16.552%)  route 3.716ns (83.448%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns = ( 36.274 - 33.333 ) 
    Source Clock Delay      (SCD):    3.287ns = ( 19.954 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    19.954    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.459    20.413 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.585    21.998    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.124    22.122 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=9, routed)           1.003    23.125    <hidden>
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.154    23.279 r  <hidden>
                         net (fo=8, routed)           1.128    24.406    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448    36.274    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
                         clock pessimism              0.241    36.515    
                         clock uncertainty           -0.035    36.479    
    SLICE_X28Y47         FDRE (Setup_fdre_C_CE)      -0.408    36.071    <hidden>
  -------------------------------------------------------------------
                         required time                         36.071    
                         arrival time                         -24.406    
  -------------------------------------------------------------------
                         slack                                 11.665    

Slack (MET) :             11.665ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.453ns  (logic 0.737ns (16.552%)  route 3.716ns (83.448%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns = ( 36.274 - 33.333 ) 
    Source Clock Delay      (SCD):    3.287ns = ( 19.954 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    19.954    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.459    20.413 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.585    21.998    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.124    22.122 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=9, routed)           1.003    23.125    <hidden>
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.154    23.279 r  <hidden>
                         net (fo=8, routed)           1.128    24.406    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448    36.274    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
                         clock pessimism              0.241    36.515    
                         clock uncertainty           -0.035    36.479    
    SLICE_X28Y47         FDRE (Setup_fdre_C_CE)      -0.408    36.071    <hidden>
  -------------------------------------------------------------------
                         required time                         36.071    
                         arrival time                         -24.406    
  -------------------------------------------------------------------
                         slack                                 11.665    

Slack (MET) :             11.665ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.453ns  (logic 0.737ns (16.552%)  route 3.716ns (83.448%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns = ( 36.274 - 33.333 ) 
    Source Clock Delay      (SCD):    3.287ns = ( 19.954 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    19.954    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.459    20.413 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.585    21.998    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.124    22.122 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=9, routed)           1.003    23.125    <hidden>
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.154    23.279 r  <hidden>
                         net (fo=8, routed)           1.128    24.406    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448    36.274    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
                         clock pessimism              0.241    36.515    
                         clock uncertainty           -0.035    36.479    
    SLICE_X28Y47         FDRE (Setup_fdre_C_CE)      -0.408    36.071    <hidden>
  -------------------------------------------------------------------
                         required time                         36.071    
                         arrival time                         -24.406    
  -------------------------------------------------------------------
                         slack                                 11.665    

Slack (MET) :             11.665ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.453ns  (logic 0.737ns (16.552%)  route 3.716ns (83.448%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns = ( 36.274 - 33.333 ) 
    Source Clock Delay      (SCD):    3.287ns = ( 19.954 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    19.954    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.459    20.413 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.585    21.998    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.124    22.122 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=9, routed)           1.003    23.125    <hidden>
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.154    23.279 r  <hidden>
                         net (fo=8, routed)           1.128    24.406    <hidden>
    SLICE_X29Y47         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448    36.274    <hidden>
    SLICE_X29Y47         FDCE                                         r  <hidden>
                         clock pessimism              0.241    36.515    
                         clock uncertainty           -0.035    36.479    
    SLICE_X29Y47         FDCE (Setup_fdce_C_CE)      -0.408    36.071    <hidden>
  -------------------------------------------------------------------
                         required time                         36.071    
                         arrival time                         -24.406    
  -------------------------------------------------------------------
                         slack                                 11.665    

Slack (MET) :             11.976ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.139ns  (logic 0.737ns (17.805%)  route 3.402ns (82.195%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.939ns = ( 36.272 - 33.333 ) 
    Source Clock Delay      (SCD):    3.287ns = ( 19.954 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    19.954    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.459    20.413 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.585    21.998    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.124    22.122 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=9, routed)           1.003    23.125    <hidden>
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.154    23.279 r  <hidden>
                         net (fo=8, routed)           0.814    24.093    <hidden>
    SLICE_X33Y48         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.446    36.272    <hidden>
    SLICE_X33Y48         FDCE                                         r  <hidden>
                         clock pessimism              0.241    36.513    
                         clock uncertainty           -0.035    36.477    
    SLICE_X33Y48         FDCE (Setup_fdce_C_CE)      -0.408    36.069    <hidden>
  -------------------------------------------------------------------
                         required time                         36.069    
                         arrival time                         -24.093    
  -------------------------------------------------------------------
                         slack                                 11.976    

Slack (MET) :             12.252ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.862ns  (logic 0.737ns (19.083%)  route 3.125ns (80.917%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.930ns = ( 36.263 - 33.333 ) 
    Source Clock Delay      (SCD):    3.287ns = ( 19.954 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    19.954    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.459    20.413 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.585    21.998    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.124    22.122 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=9, routed)           1.003    23.125    <hidden>
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.154    23.279 r  <hidden>
                         net (fo=8, routed)           0.537    23.816    <hidden>
    SLICE_X29Y50         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.438    36.263    <hidden>
    SLICE_X29Y50         FDCE                                         r  <hidden>
                         clock pessimism              0.248    36.511    
                         clock uncertainty           -0.035    36.475    
    SLICE_X29Y50         FDCE (Setup_fdce_C_CE)      -0.408    36.067    <hidden>
  -------------------------------------------------------------------
                         required time                         36.067    
                         arrival time                         -23.816    
  -------------------------------------------------------------------
                         slack                                 12.252    

Slack (MET) :             12.437ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.914ns  (logic 0.707ns (18.064%)  route 3.207ns (81.936%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.928ns = ( 36.261 - 33.333 ) 
    Source Clock Delay      (SCD):    3.287ns = ( 19.954 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    19.954    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.459    20.413 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.585    21.998    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.124    22.122 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=9, routed)           1.003    23.125    <hidden>
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.124    23.249 r  <hidden>
                         net (fo=2, routed)           0.619    23.867    <hidden>
    SLICE_X30Y50         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436    36.261    <hidden>
    SLICE_X30Y50         FDCE                                         r  <hidden>
                         clock pessimism              0.248    36.509    
                         clock uncertainty           -0.035    36.473    
    SLICE_X30Y50         FDCE (Setup_fdce_C_CE)      -0.169    36.304    <hidden>
  -------------------------------------------------------------------
                         required time                         36.304    
                         arrival time                         -23.867    
  -------------------------------------------------------------------
                         slack                                 12.437    

Slack (MET) :             12.437ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.914ns  (logic 0.707ns (18.064%)  route 3.207ns (81.936%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.928ns = ( 36.261 - 33.333 ) 
    Source Clock Delay      (SCD):    3.287ns = ( 19.954 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    19.954    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.459    20.413 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.585    21.998    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.124    22.122 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=9, routed)           1.003    23.125    <hidden>
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.124    23.249 r  <hidden>
                         net (fo=2, routed)           0.619    23.867    <hidden>
    SLICE_X30Y50         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436    36.261    <hidden>
    SLICE_X30Y50         FDCE                                         r  <hidden>
                         clock pessimism              0.248    36.509    
                         clock uncertainty           -0.035    36.473    
    SLICE_X30Y50         FDCE (Setup_fdce_C_CE)      -0.169    36.304    <hidden>
  -------------------------------------------------------------------
                         required time                         36.304    
                         arrival time                         -23.867    
  -------------------------------------------------------------------
                         slack                                 12.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561     1.199    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y54         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141     1.340 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.184     1.524    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X36Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.569 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.569    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X36Y54         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829     1.575    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y54         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.376     1.199    
    SLICE_X36Y54         FDRE (Hold_fdre_C_D)         0.091     1.290    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.201    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.141     1.342 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.185     1.527    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X44Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.572 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.572    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X44Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.833     1.578    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.377     1.201    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.091     1.292    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561     1.199    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y53         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     1.340 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.185     1.525    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.045     1.570 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.570    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X36Y53         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829     1.575    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y53         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.376     1.199    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.091     1.290    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.574ns  (logic 0.191ns (33.272%)  route 0.383ns (66.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 18.242 - 16.667 ) 
    Source Clock Delay      (SCD):    1.199ns = ( 17.865 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.865    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.146    18.011 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.163    18.175    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X32Y53         LUT5 (Prop_lut5_I2_O)        0.045    18.220 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.220    18.439    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X37Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830    18.242    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.112    18.130    
    SLICE_X37Y52         FDRE (Hold_fdre_C_CE)       -0.032    18.098    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.098    
                         arrival time                          18.439    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.574ns  (logic 0.191ns (33.272%)  route 0.383ns (66.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 18.242 - 16.667 ) 
    Source Clock Delay      (SCD):    1.199ns = ( 17.865 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.865    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.146    18.011 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.163    18.175    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X32Y53         LUT5 (Prop_lut5_I2_O)        0.045    18.220 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.220    18.439    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X37Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830    18.242    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.112    18.130    
    SLICE_X37Y52         FDRE (Hold_fdre_C_CE)       -0.032    18.098    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.098    
                         arrival time                          18.439    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.574ns  (logic 0.191ns (33.272%)  route 0.383ns (66.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 18.242 - 16.667 ) 
    Source Clock Delay      (SCD):    1.199ns = ( 17.865 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.865    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.146    18.011 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.163    18.175    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X32Y53         LUT5 (Prop_lut5_I2_O)        0.045    18.220 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.220    18.439    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X37Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830    18.242    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.112    18.130    
    SLICE_X37Y52         FDRE (Hold_fdre_C_CE)       -0.032    18.098    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.098    
                         arrival time                          18.439    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.574ns  (logic 0.191ns (33.272%)  route 0.383ns (66.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 18.242 - 16.667 ) 
    Source Clock Delay      (SCD):    1.199ns = ( 17.865 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.865    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.146    18.011 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.163    18.175    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X32Y53         LUT5 (Prop_lut5_I2_O)        0.045    18.220 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.220    18.439    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X37Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830    18.242    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.112    18.130    
    SLICE_X37Y52         FDRE (Hold_fdre_C_CE)       -0.032    18.098    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.098    
                         arrival time                          18.439    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.627ns  (logic 0.191ns (30.466%)  route 0.436ns (69.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 18.242 - 16.667 ) 
    Source Clock Delay      (SCD):    1.199ns = ( 17.865 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.865    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.146    18.011 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.163    18.175    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X32Y53         LUT5 (Prop_lut5_I2_O)        0.045    18.220 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.273    18.492    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830    18.242    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.112    18.130    
    SLICE_X37Y51         FDRE (Hold_fdre_C_CE)       -0.032    18.098    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.098    
                         arrival time                          18.492    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.627ns  (logic 0.191ns (30.466%)  route 0.436ns (69.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 18.242 - 16.667 ) 
    Source Clock Delay      (SCD):    1.199ns = ( 17.865 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.865    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.146    18.011 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.163    18.175    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X32Y53         LUT5 (Prop_lut5_I2_O)        0.045    18.220 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.273    18.492    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830    18.242    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.112    18.130    
    SLICE_X37Y51         FDRE (Hold_fdre_C_CE)       -0.032    18.098    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.098    
                         arrival time                          18.492    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.627ns  (logic 0.191ns (30.466%)  route 0.436ns (69.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 18.242 - 16.667 ) 
    Source Clock Delay      (SCD):    1.199ns = ( 17.865 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.865    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.146    18.011 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.163    18.175    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X32Y53         LUT5 (Prop_lut5_I2_O)        0.045    18.220 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.273    18.492    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830    18.242    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.112    18.130    
    SLICE_X37Y51         FDRE (Hold_fdre_C_CE)       -0.032    18.098    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.098    
                         arrival time                          18.492    
  -------------------------------------------------------------------
                         slack                                  0.394    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y4  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X36Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X32Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X32Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X32Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X32Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X31Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X32Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X32Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X32Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X32Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X31Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y53   microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.534ns  (required time - arrival time)
  Source:                 adc_i/data_a_buffer_reg[7]data_b_buffer_reg[7]/C
                            (falling edge-triggered cell IDDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.659ns  (logic 0.508ns (30.626%)  route 1.151ns (69.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 11.711 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    N11                                               0.000    12.500 f  sysclk (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    14.019 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.252    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.287 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.954    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.050 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.661    11.711    adc_i/clk_out1
    ILOGIC_X1Y66         IDDR                                         f  adc_i/data_a_buffer_reg[7]data_b_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         IDDR (Prop_iddr_C_Q2)        0.508    12.219 r  adc_i/data_a_buffer_reg[7]data_b_buffer_reg[7]/Q2
                         net (fo=1, routed)           1.151    13.370    <hidden>
    SLICE_X65Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.509    23.575    <hidden>
    SLICE_X65Y54         FDRE                                         r  <hidden>
                         clock pessimism              0.561    24.137    
                         clock uncertainty           -0.121    24.015    
    SLICE_X65Y54         FDRE (Setup_fdre_C_D)       -0.112    23.903    <hidden>
  -------------------------------------------------------------------
                         required time                         23.903    
                         arrival time                         -13.370    
  -------------------------------------------------------------------
                         slack                                 10.534    

Slack (MET) :             10.591ns  (required time - arrival time)
  Source:                 adc_i/data_a_buffer_reg[10]data_b_buffer_reg[10]/C
                            (falling edge-triggered cell IDDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.596ns  (logic 0.508ns (31.825%)  route 1.088ns (68.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.796ns = ( 11.704 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    N11                                               0.000    12.500 f  sysclk (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    14.019 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.252    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.287 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.954    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.050 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.654    11.704    adc_i/clk_out1
    ILOGIC_X1Y69         IDDR                                         f  adc_i/data_a_buffer_reg[10]data_b_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y69         IDDR (Prop_iddr_C_Q2)        0.508    12.212 r  adc_i/data_a_buffer_reg[10]data_b_buffer_reg[10]/Q2
                         net (fo=1, routed)           1.088    13.300    <hidden>
    SLICE_X65Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.506    23.572    <hidden>
    SLICE_X65Y61         FDRE                                         r  <hidden>
                         clock pessimism              0.561    24.134    
                         clock uncertainty           -0.121    24.012    
    SLICE_X65Y61         FDRE (Setup_fdre_C_D)       -0.121    23.891    <hidden>
  -------------------------------------------------------------------
                         required time                         23.891    
                         arrival time                         -13.300    
  -------------------------------------------------------------------
                         slack                                 10.591    

Slack (MET) :             10.756ns  (required time - arrival time)
  Source:                 control_i/usb_idx_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            control_i/usb_writedata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.116ns  (logic 1.486ns (10.527%)  route 12.630ns (89.473%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 23.488 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.538    -0.912    control_i/clk_out1
    SLICE_X47Y77         FDCE                                         r  control_i/usb_idx_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.456 r  control_i/usb_idx_reg[2]_rep__2/Q
                         net (fo=126, routed)         7.794     7.337    control_i/mem_reg_1088_1151_21_23/ADDRC2
    SLICE_X50Y46         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.461 r  control_i/mem_reg_1088_1151_21_23/RAMC/O
                         net (fo=1, routed)           1.669     9.130    control_i/mem_reg_1088_1151_21_23_n_2
    SLICE_X55Y62         LUT6 (Prop_lut6_I3_O)        0.124     9.254 r  control_i/usb_writedata[7]_i_51/O
                         net (fo=1, routed)           0.000     9.254    control_i/usb_writedata[7]_i_51_n_0
    SLICE_X55Y62         MUXF7 (Prop_muxf7_I0_O)      0.238     9.492 r  control_i/usb_writedata_reg[7]_i_25/O
                         net (fo=1, routed)           0.000     9.492    control_i/usb_writedata_reg[7]_i_25_n_0
    SLICE_X55Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     9.596 r  control_i/usb_writedata_reg[7]_i_8/O
                         net (fo=1, routed)           2.000    11.596    control_i/usb_writedata_reg[7]_i_8_n_0
    SLICE_X45Y76         LUT6 (Prop_lut6_I2_O)        0.316    11.912 r  control_i/usb_writedata[7]_i_3/O
                         net (fo=1, routed)           1.168    13.080    control_i/usb_writedata[7]_i_3_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.204 r  control_i/usb_writedata[7]_i_2/O
                         net (fo=1, routed)           0.000    13.204    control_i/usb_writedata1_in[7]
    SLICE_X43Y73         FDCE                                         r  control_i/usb_writedata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.422    23.488    control_i/clk_out1
    SLICE_X43Y73         FDCE                                         r  control_i/usb_writedata_reg[7]/C
                         clock pessimism              0.561    24.050    
                         clock uncertainty           -0.121    23.928    
    SLICE_X43Y73         FDCE (Setup_fdce_C_D)        0.031    23.959    control_i/usb_writedata_reg[7]
  -------------------------------------------------------------------
                         required time                         23.959    
                         arrival time                         -13.204    
  -------------------------------------------------------------------
                         slack                                 10.756    

Slack (MET) :             10.767ns  (required time - arrival time)
  Source:                 adc_i/data_a_buffer_reg[8]data_b_buffer_reg[8]/C
                            (falling edge-triggered cell IDDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.399ns  (logic 0.508ns (36.309%)  route 0.891ns (63.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 11.711 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    N11                                               0.000    12.500 f  sysclk (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    14.019 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.252    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.287 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.954    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.050 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.661    11.711    adc_i/clk_out1
    ILOGIC_X1Y65         IDDR                                         f  adc_i/data_a_buffer_reg[8]data_b_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y65         IDDR (Prop_iddr_C_Q2)        0.508    12.219 r  adc_i/data_a_buffer_reg[8]data_b_buffer_reg[8]/Q2
                         net (fo=1, routed)           0.891    13.110    <hidden>
    SLICE_X65Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.506    23.572    <hidden>
    SLICE_X65Y61         FDRE                                         r  <hidden>
                         clock pessimism              0.561    24.134    
                         clock uncertainty           -0.121    24.012    
    SLICE_X65Y61         FDRE (Setup_fdre_C_D)       -0.135    23.877    <hidden>
  -------------------------------------------------------------------
                         required time                         23.877    
                         arrival time                         -13.110    
  -------------------------------------------------------------------
                         slack                                 10.767    

Slack (MET) :             10.787ns  (required time - arrival time)
  Source:                 adc_i/data_a_buffer_reg[4]data_b_buffer_reg[4]/C
                            (falling edge-triggered cell IDDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.392ns  (logic 0.508ns (36.503%)  route 0.884ns (63.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 23.574 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( 11.715 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    N11                                               0.000    12.500 f  sysclk (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    14.019 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.252    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.287 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.954    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.050 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.665    11.715    adc_i/clk_out1
    ILOGIC_X1Y59         IDDR                                         f  adc_i/data_a_buffer_reg[4]data_b_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         IDDR (Prop_iddr_C_Q2)        0.508    12.223 r  adc_i/data_a_buffer_reg[4]data_b_buffer_reg[4]/Q2
                         net (fo=1, routed)           0.884    13.107    <hidden>
    SLICE_X65Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.508    23.574    <hidden>
    SLICE_X65Y57         FDRE                                         r  <hidden>
                         clock pessimism              0.561    24.136    
                         clock uncertainty           -0.121    24.014    
    SLICE_X65Y57         FDRE (Setup_fdre_C_D)       -0.121    23.893    <hidden>
  -------------------------------------------------------------------
                         required time                         23.893    
                         arrival time                         -13.107    
  -------------------------------------------------------------------
                         slack                                 10.787    

Slack (MET) :             10.795ns  (required time - arrival time)
  Source:                 adc_i/data_a_buffer_reg[1]data_b_buffer_reg[1]/C
                            (falling edge-triggered cell IDDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.382ns  (logic 0.508ns (36.763%)  route 0.874ns (63.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 23.576 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.782ns = ( 11.718 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    N11                                               0.000    12.500 f  sysclk (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    14.019 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.252    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.287 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.954    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.050 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.668    11.718    adc_i/clk_out1
    ILOGIC_X1Y51         IDDR                                         f  adc_i/data_a_buffer_reg[1]data_b_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y51         IDDR (Prop_iddr_C_Q2)        0.508    12.226 r  adc_i/data_a_buffer_reg[1]data_b_buffer_reg[1]/Q2
                         net (fo=1, routed)           0.874    13.100    <hidden>
    SLICE_X65Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.510    23.576    <hidden>
    SLICE_X65Y52         FDRE                                         r  <hidden>
                         clock pessimism              0.561    24.138    
                         clock uncertainty           -0.121    24.016    
    SLICE_X65Y52         FDRE (Setup_fdre_C_D)       -0.121    23.895    <hidden>
  -------------------------------------------------------------------
                         required time                         23.895    
                         arrival time                         -13.100    
  -------------------------------------------------------------------
                         slack                                 10.795    

Slack (MET) :             10.850ns  (required time - arrival time)
  Source:                 adc_i/data_a_buffer_reg[5]data_b_buffer_reg[5]/C
                            (falling edge-triggered cell IDDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.315ns  (logic 0.508ns (38.619%)  route 0.807ns (61.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( 11.715 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    N11                                               0.000    12.500 f  sysclk (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    14.019 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.252    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.287 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.954    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.050 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.665    11.715    adc_i/clk_out1
    ILOGIC_X1Y60         IDDR                                         f  adc_i/data_a_buffer_reg[5]data_b_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y60         IDDR (Prop_iddr_C_Q2)        0.508    12.223 r  adc_i/data_a_buffer_reg[5]data_b_buffer_reg[5]/Q2
                         net (fo=1, routed)           0.807    13.030    <hidden>
    SLICE_X65Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.509    23.575    <hidden>
    SLICE_X65Y54         FDRE                                         r  <hidden>
                         clock pessimism              0.561    24.137    
                         clock uncertainty           -0.121    24.015    
    SLICE_X65Y54         FDRE (Setup_fdre_C_D)       -0.135    23.880    <hidden>
  -------------------------------------------------------------------
                         required time                         23.880    
                         arrival time                         -13.030    
  -------------------------------------------------------------------
                         slack                                 10.850    

Slack (MET) :             10.866ns  (required time - arrival time)
  Source:                 adc_i/data_a_buffer_reg[6]data_b_buffer_reg[6]/C
                            (falling edge-triggered cell IDDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.319ns  (logic 0.508ns (38.525%)  route 0.811ns (61.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 11.716 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    N11                                               0.000    12.500 f  sysclk (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    14.019 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.252    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.287 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.954    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.050 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.666    11.716    adc_i/clk_out1
    ILOGIC_X1Y57         IDDR                                         f  adc_i/data_a_buffer_reg[6]data_b_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y57         IDDR (Prop_iddr_C_Q2)        0.508    12.224 r  adc_i/data_a_buffer_reg[6]data_b_buffer_reg[6]/Q2
                         net (fo=1, routed)           0.811    13.035    <hidden>
    SLICE_X65Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.509    23.575    <hidden>
    SLICE_X65Y54         FDRE                                         r  <hidden>
                         clock pessimism              0.561    24.137    
                         clock uncertainty           -0.121    24.015    
    SLICE_X65Y54         FDRE (Setup_fdre_C_D)       -0.115    23.900    <hidden>
  -------------------------------------------------------------------
                         required time                         23.900    
                         arrival time                         -13.035    
  -------------------------------------------------------------------
                         slack                                 10.866    

Slack (MET) :             10.867ns  (required time - arrival time)
  Source:                 adc_i/data_a_buffer_reg[11]data_b_buffer_reg[11]/C
                            (falling edge-triggered cell IDDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.309ns  (logic 0.508ns (38.821%)  route 0.801ns (61.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 23.560 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.796ns = ( 11.704 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    N11                                               0.000    12.500 f  sysclk (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    14.019 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.252    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.287 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.954    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.050 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.654    11.704    adc_i/clk_out1
    ILOGIC_X1Y80         IDDR                                         f  adc_i/data_a_buffer_reg[11]data_b_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         IDDR (Prop_iddr_C_Q2)        0.508    12.212 r  adc_i/data_a_buffer_reg[11]data_b_buffer_reg[11]/Q2
                         net (fo=1, routed)           0.801    13.013    <hidden>
    SLICE_X65Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.494    23.560    <hidden>
    SLICE_X65Y76         FDRE                                         r  <hidden>
                         clock pessimism              0.561    24.122    
                         clock uncertainty           -0.121    24.000    
    SLICE_X65Y76         FDRE (Setup_fdre_C_D)       -0.121    23.879    <hidden>
  -------------------------------------------------------------------
                         required time                         23.879    
                         arrival time                         -13.013    
  -------------------------------------------------------------------
                         slack                                 10.867    

Slack (MET) :             10.870ns  (required time - arrival time)
  Source:                 adc_i/data_a_buffer_reg[3]data_b_buffer_reg[3]/C
                            (falling edge-triggered cell IDDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.309ns  (logic 0.508ns (38.821%)  route 0.801ns (61.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 11.716 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    N11                                               0.000    12.500 f  sysclk (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    14.019 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.252    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     8.287 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     9.954    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.050 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.666    11.716    adc_i/clk_out1
    ILOGIC_X1Y58         IDDR                                         f  adc_i/data_a_buffer_reg[3]data_b_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y58         IDDR (Prop_iddr_C_Q2)        0.508    12.224 r  adc_i/data_a_buffer_reg[3]data_b_buffer_reg[3]/Q2
                         net (fo=1, routed)           0.801    13.025    <hidden>
    SLICE_X65Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.509    23.575    <hidden>
    SLICE_X65Y54         FDRE                                         r  <hidden>
                         clock pessimism              0.561    24.137    
                         clock uncertainty           -0.121    24.015    
    SLICE_X65Y54         FDRE (Setup_fdre_C_D)       -0.121    23.894    <hidden>
  -------------------------------------------------------------------
                         required time                         23.894    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 10.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.142%)  route 0.210ns (59.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.557    -0.564    <hidden>
    SLICE_X35Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  <hidden>
                         net (fo=1, routed)           0.210    -0.213    <hidden>
    SLICE_X36Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.823    -0.805    <hidden>
    SLICE_X36Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.502    -0.303    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.071    -0.232    <hidden>
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.866%)  route 0.161ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.558    -0.563    <hidden>
    SLICE_X34Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.148    -0.415 r  <hidden>
                         net (fo=1, routed)           0.161    -0.254    <hidden>
    SLICE_X36Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.827    -0.801    <hidden>
    SLICE_X36Y13         FDRE                                         r  <hidden>
                         clock pessimism              0.502    -0.299    
    SLICE_X36Y13         FDRE (Hold_fdre_C_D)         0.019    -0.280    <hidden>
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.340%)  route 0.227ns (61.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.564    -0.557    <hidden>
    SLICE_X37Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  <hidden>
                         net (fo=3, routed)           0.227    -0.190    <hidden>
    SLICE_X31Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.833    -0.795    <hidden>
    SLICE_X31Y1          FDRE                                         r  <hidden>
                         clock pessimism              0.502    -0.293    
    SLICE_X31Y1          FDRE (Hold_fdre_C_D)         0.071    -0.222    <hidden>
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.832%)  route 0.164ns (56.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.564    -0.557    <hidden>
    SLICE_X36Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.429 r  <hidden>
                         net (fo=3, routed)           0.164    -0.265    <hidden>
    SLICE_X35Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.832    -0.796    <hidden>
    SLICE_X35Y1          FDRE                                         r  <hidden>
                         clock pessimism              0.502    -0.294    
    SLICE_X35Y1          FDRE (Hold_fdre_C_D)        -0.006    -0.300    <hidden>
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.470%)  route 0.235ns (62.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.559    -0.562    <hidden>
    SLICE_X36Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  <hidden>
                         net (fo=1, routed)           0.235    -0.186    <hidden>
    SLICE_X33Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.827    -0.801    <hidden>
    SLICE_X33Y13         FDRE                                         r  <hidden>
                         clock pessimism              0.502    -0.299    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.075    -0.224    <hidden>
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.630%)  route 0.234ns (62.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.560    -0.561    <hidden>
    SLICE_X33Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  <hidden>
                         net (fo=2, routed)           0.234    -0.187    <hidden>
    SLICE_X37Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.828    -0.799    <hidden>
    SLICE_X37Y59         FDRE                                         r  <hidden>
                         clock pessimism              0.502    -0.298    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.070    -0.228    <hidden>
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.252%)  route 0.179ns (54.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.592    -0.529    <hidden>
    SLICE_X60Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  <hidden>
                         net (fo=1, routed)           0.179    -0.202    <hidden>
    SLICE_X60Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.865    -0.763    <hidden>
    SLICE_X60Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.507    -0.256    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.010    -0.246    <hidden>
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (45.011%)  route 0.181ns (54.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.592    -0.529    <hidden>
    SLICE_X60Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  <hidden>
                         net (fo=1, routed)           0.181    -0.201    <hidden>
    SLICE_X60Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.865    -0.763    <hidden>
    SLICE_X60Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.507    -0.256    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.009    -0.247    <hidden>
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.977%)  route 0.181ns (55.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.592    -0.529    <hidden>
    SLICE_X60Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  <hidden>
                         net (fo=1, routed)           0.181    -0.200    <hidden>
    SLICE_X60Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.865    -0.763    <hidden>
    SLICE_X60Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.507    -0.256    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.007    -0.249    <hidden>
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.291%)  route 0.237ns (62.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.561    -0.560    <hidden>
    SLICE_X33Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  <hidden>
                         net (fo=2, routed)           0.237    -0.182    <hidden>
    SLICE_X37Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.828    -0.800    <hidden>
    SLICE_X37Y12         FDRE                                         r  <hidden>
                         clock pessimism              0.502    -0.298    
    SLICE_X37Y12         FDRE (Hold_fdre_C_D)         0.066    -0.232    <hidden>
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y3      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y3      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y1      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y1      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y0      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y0      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y1      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y1      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X56Y42     <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X56Y42     <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X56Y42     <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X56Y42     <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X56Y42     <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X56Y42     <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X56Y42     <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X56Y42     <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X56Y41     <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X56Y41     <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X56Y42     <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X56Y42     <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X56Y42     <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X56Y42     <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X56Y42     <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X56Y42     <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X56Y42     <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X56Y42     <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X56Y41     <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X56Y41     <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.740ns  (logic 3.184ns (41.134%)  route 4.556ns (58.866%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.609    -0.842    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.612 r  <hidden>
                         net (fo=1, routed)           1.761     3.373    <hidden>
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.150     3.523 r  <hidden>
                         net (fo=2, routed)           0.830     4.353    <hidden>
    SLICE_X48Y37         LUT5 (Prop_lut5_I1_O)        0.332     4.685 r  <hidden>
                         net (fo=1, routed)           0.574     5.260    <hidden>
    SLICE_X48Y38         LUT5 (Prop_lut5_I2_O)        0.124     5.384 r  <hidden>
                         net (fo=8, routed)           1.391     6.775    <hidden>
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124     6.899 r  <hidden>
                         net (fo=1, routed)           0.000     6.899    <hidden>
    SLICE_X41Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.975    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.446     8.513    <hidden>
    SLICE_X41Y41         FDRE                                         r  <hidden>
                         clock pessimism              0.491     9.004    
                         clock uncertainty           -0.097     8.907    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)        0.029     8.936    <hidden>
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 3.212ns (41.347%)  route 4.556ns (58.653%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.609    -0.842    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.612 r  <hidden>
                         net (fo=1, routed)           1.761     3.373    <hidden>
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.150     3.523 r  <hidden>
                         net (fo=2, routed)           0.830     4.353    <hidden>
    SLICE_X48Y37         LUT5 (Prop_lut5_I1_O)        0.332     4.685 r  <hidden>
                         net (fo=1, routed)           0.574     5.260    <hidden>
    SLICE_X48Y38         LUT5 (Prop_lut5_I2_O)        0.124     5.384 r  <hidden>
                         net (fo=8, routed)           1.391     6.775    <hidden>
    SLICE_X41Y41         LUT5 (Prop_lut5_I1_O)        0.152     6.927 r  <hidden>
                         net (fo=1, routed)           0.000     6.927    <hidden>
    SLICE_X41Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.975    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.446     8.513    <hidden>
    SLICE_X41Y41         FDRE                                         r  <hidden>
                         clock pessimism              0.491     9.004    
                         clock uncertainty           -0.097     8.907    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)        0.075     8.982    <hidden>
  -------------------------------------------------------------------
                         required time                          8.982    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 2.950ns (38.665%)  route 4.680ns (61.335%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.604    -0.847    <hidden>
    RAMB36_X0Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.607 r  <hidden>
                         net (fo=2, routed)           2.226     3.833    <hidden>
    SLICE_X48Y39         LUT6 (Prop_lut6_I3_O)        0.124     3.957 r  <hidden>
                         net (fo=2, routed)           0.435     4.392    <hidden>
    SLICE_X48Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.516 r  <hidden>
                         net (fo=1, routed)           0.838     5.354    <hidden>
    SLICE_X37Y36         LUT5 (Prop_lut5_I2_O)        0.124     5.478 r  <hidden>
                         net (fo=8, routed)           1.181     6.659    <hidden>
    SLICE_X37Y41         LUT6 (Prop_lut6_I1_O)        0.124     6.783 r  <hidden>
                         net (fo=1, routed)           0.000     6.783    <hidden>
    SLICE_X37Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.975    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.444     8.511    <hidden>
    SLICE_X37Y41         FDRE                                         r  <hidden>
                         clock pessimism              0.491     9.002    
                         clock uncertainty           -0.097     8.905    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)        0.029     8.934    <hidden>
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.658ns  (logic 2.978ns (38.890%)  route 4.680ns (61.110%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.604    -0.847    <hidden>
    RAMB36_X0Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.607 r  <hidden>
                         net (fo=2, routed)           2.226     3.833    <hidden>
    SLICE_X48Y39         LUT6 (Prop_lut6_I3_O)        0.124     3.957 r  <hidden>
                         net (fo=2, routed)           0.435     4.392    <hidden>
    SLICE_X48Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.516 r  <hidden>
                         net (fo=1, routed)           0.838     5.354    <hidden>
    SLICE_X37Y36         LUT5 (Prop_lut5_I2_O)        0.124     5.478 r  <hidden>
                         net (fo=8, routed)           1.181     6.659    <hidden>
    SLICE_X37Y41         LUT5 (Prop_lut5_I1_O)        0.152     6.811 r  <hidden>
                         net (fo=1, routed)           0.000     6.811    <hidden>
    SLICE_X37Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.975    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.444     8.511    <hidden>
    SLICE_X37Y41         FDRE                                         r  <hidden>
                         clock pessimism              0.491     9.002    
                         clock uncertainty           -0.097     8.905    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)        0.075     8.980    <hidden>
  -------------------------------------------------------------------
                         required time                          8.980    
                         arrival time                          -6.811    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 2.950ns (39.367%)  route 4.544ns (60.633%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.614    -0.837    <hidden>
    RAMB36_X1Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.617 r  <hidden>
                         net (fo=1, routed)           1.379     2.997    <hidden>
    SLICE_X47Y45         LUT3 (Prop_lut3_I0_O)        0.124     3.121 r  <hidden>
                         net (fo=2, routed)           1.079     4.199    <hidden>
    SLICE_X48Y37         LUT5 (Prop_lut5_I1_O)        0.124     4.323 r  <hidden>
                         net (fo=1, routed)           0.800     5.124    <hidden>
    SLICE_X46Y34         LUT5 (Prop_lut5_I2_O)        0.124     5.248 r  <hidden>
                         net (fo=8, routed)           1.285     6.533    <hidden>
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.657 r  <hidden>
                         net (fo=1, routed)           0.000     6.657    <hidden>
    SLICE_X37Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.975    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.441     8.508    <hidden>
    SLICE_X37Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.563     9.071    
                         clock uncertainty           -0.097     8.974    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.031     9.005    <hidden>
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.522ns  (logic 2.978ns (39.593%)  route 4.544ns (60.407%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.614    -0.837    <hidden>
    RAMB36_X1Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.617 r  <hidden>
                         net (fo=1, routed)           1.379     2.997    <hidden>
    SLICE_X47Y45         LUT3 (Prop_lut3_I0_O)        0.124     3.121 r  <hidden>
                         net (fo=2, routed)           1.079     4.199    <hidden>
    SLICE_X48Y37         LUT5 (Prop_lut5_I1_O)        0.124     4.323 r  <hidden>
                         net (fo=1, routed)           0.800     5.124    <hidden>
    SLICE_X46Y34         LUT5 (Prop_lut5_I2_O)        0.124     5.248 r  <hidden>
                         net (fo=8, routed)           1.285     6.533    <hidden>
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.152     6.685 r  <hidden>
                         net (fo=1, routed)           0.000     6.685    <hidden>
    SLICE_X37Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.975    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.441     8.508    <hidden>
    SLICE_X37Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.563     9.071    
                         clock uncertainty           -0.097     8.974    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.075     9.049    <hidden>
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -6.685    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.397ns  (logic 2.950ns (39.882%)  route 4.447ns (60.118%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.604    -0.847    <hidden>
    RAMB36_X0Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.607 r  <hidden>
                         net (fo=2, routed)           2.146     3.753    <hidden>
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.124     3.877 r  <hidden>
                         net (fo=2, routed)           0.651     4.528    <hidden>
    SLICE_X47Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.652 r  <hidden>
                         net (fo=1, routed)           0.433     5.085    <hidden>
    SLICE_X47Y37         LUT5 (Prop_lut5_I2_O)        0.124     5.209 r  <hidden>
                         net (fo=8, routed)           1.217     6.426    <hidden>
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.550 r  <hidden>
                         net (fo=1, routed)           0.000     6.550    <hidden>
    SLICE_X39Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.975    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.441     8.508    <hidden>
    SLICE_X39Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.491     8.999    
                         clock uncertainty           -0.097     8.902    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.031     8.933    <hidden>
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 2.978ns (40.108%)  route 4.447ns (59.892%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.604    -0.847    <hidden>
    RAMB36_X0Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.607 r  <hidden>
                         net (fo=2, routed)           2.146     3.753    <hidden>
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.124     3.877 r  <hidden>
                         net (fo=2, routed)           0.651     4.528    <hidden>
    SLICE_X47Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.652 r  <hidden>
                         net (fo=1, routed)           0.433     5.085    <hidden>
    SLICE_X47Y37         LUT5 (Prop_lut5_I2_O)        0.124     5.209 r  <hidden>
                         net (fo=8, routed)           1.217     6.426    <hidden>
    SLICE_X39Y37         LUT5 (Prop_lut5_I1_O)        0.152     6.578 r  <hidden>
                         net (fo=1, routed)           0.000     6.578    <hidden>
    SLICE_X39Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.975    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.441     8.508    <hidden>
    SLICE_X39Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.491     8.999    
                         clock uncertainty           -0.097     8.902    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.075     8.977    <hidden>
  -------------------------------------------------------------------
                         required time                          8.977    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 2.160ns (32.297%)  route 4.528ns (67.703%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 8.548 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.565    -0.885    <hidden>
    SLICE_X40Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  <hidden>
                         net (fo=64, routed)          1.610     1.144    <hidden>
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.296     1.440 r  <hidden>
                         net (fo=1, routed)           0.000     1.440    <hidden>
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.990 r  <hidden>
                         net (fo=1, routed)           0.000     1.990    <hidden>
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.104 r  <hidden>
                         net (fo=1, routed)           0.000     2.104    <hidden>
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.218 r  <hidden>
                         net (fo=1, routed)           0.000     2.218    <hidden>
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.552 r  <hidden>
                         net (fo=10, routed)          1.426     3.978    <hidden>
    SLICE_X33Y35         LUT3 (Prop_lut3_I1_O)        0.333     4.311 r  <hidden>
                         net (fo=9, routed)           1.492     5.803    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.975    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.482     8.548    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.563     9.111    
                         clock uncertainty           -0.097     9.014    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.769     8.245    <hidden>
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 2.610ns (39.302%)  route 4.031ns (60.698%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 8.556 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.565    -0.885    <hidden>
    SLICE_X40Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  <hidden>
                         net (fo=64, routed)          1.610     1.144    <hidden>
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.296     1.440 r  <hidden>
                         net (fo=1, routed)           0.000     1.440    <hidden>
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.990 r  <hidden>
                         net (fo=1, routed)           0.000     1.990    <hidden>
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.104 r  <hidden>
                         net (fo=1, routed)           0.000     2.104    <hidden>
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.218 r  <hidden>
                         net (fo=1, routed)           0.000     2.218    <hidden>
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.332 r  <hidden>
                         net (fo=1, routed)           0.000     2.332    <hidden>
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.446 r  <hidden>
                         net (fo=1, routed)           0.000     2.446    <hidden>
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.560 r  <hidden>
                         net (fo=1, routed)           0.000     2.560    <hidden>
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.674 r  <hidden>
                         net (fo=1, routed)           0.000     2.674    <hidden>
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     3.003 f  <hidden>
                         net (fo=8, routed)           0.985     3.988    microblaze_i/microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[1]
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.332     4.320 r  microblaze_i/microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[1]_INST_0/O
                         net (fo=2, routed)           1.436     5.756    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.975    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.490     8.556    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.491     9.047    
                         clock uncertainty           -0.097     8.950    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     8.216    <hidden>
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                  2.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_i/microblaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.663%)  route 0.224ns (61.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.565    -0.556    microblaze_i/microblaze_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X53Y50         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  microblaze_i/microblaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.224    -0.192    microblaze_i/microblaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[2]
    SLICE_X55Y48         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.838    -0.790    microblaze_i/microblaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y48         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism              0.507    -0.283    
    SLICE_X55Y48         FDRE (Hold_fdre_C_D)         0.066    -0.217    microblaze_i/microblaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.227ns (51.803%)  route 0.211ns (48.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.566    -0.555    microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X49Y46         FDRE                                         r  microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.427 r  microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[25]/Q
                         net (fo=5, routed)           0.211    -0.216    microblaze_i/microblaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/counterReg_DBus_32[25]
    SLICE_X53Y51         LUT4 (Prop_lut4_I3_O)        0.099    -0.117 r  microblaze_i/microblaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[6].LOAD_REG_I_i_1/O
                         net (fo=1, routed)           0.000    -0.117    microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I_0
    SLICE_X53Y51         FDRE                                         r  microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.835    -0.792    microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X53Y51         FDRE                                         r  microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I/C
                         clock pessimism              0.507    -0.286    
    SLICE_X53Y51         FDRE (Hold_fdre_C_D)         0.091    -0.195    microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.141ns (24.125%)  route 0.443ns (75.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.562    -0.559    <hidden>
    SLICE_X31Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  <hidden>
                         net (fo=196, routed)         0.443     0.025    <hidden>
    SLICE_X42Y41         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.832    -0.796    <hidden>
    SLICE_X42Y41         RAMD32                                       r  <hidden>
                         clock pessimism              0.502    -0.294    
    SLICE_X42Y41         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.054    <hidden>
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.141ns (24.125%)  route 0.443ns (75.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.562    -0.559    <hidden>
    SLICE_X31Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  <hidden>
                         net (fo=196, routed)         0.443     0.025    <hidden>
    SLICE_X42Y41         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.832    -0.796    <hidden>
    SLICE_X42Y41         RAMD32                                       r  <hidden>
                         clock pessimism              0.502    -0.294    
    SLICE_X42Y41         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.054    <hidden>
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.141ns (24.125%)  route 0.443ns (75.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.562    -0.559    <hidden>
    SLICE_X31Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  <hidden>
                         net (fo=196, routed)         0.443     0.025    <hidden>
    SLICE_X42Y41         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.832    -0.796    <hidden>
    SLICE_X42Y41         RAMD32                                       r  <hidden>
                         clock pessimism              0.502    -0.294    
    SLICE_X42Y41         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.054    <hidden>
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.141ns (24.125%)  route 0.443ns (75.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.562    -0.559    <hidden>
    SLICE_X31Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  <hidden>
                         net (fo=196, routed)         0.443     0.025    <hidden>
    SLICE_X42Y41         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.832    -0.796    <hidden>
    SLICE_X42Y41         RAMD32                                       r  <hidden>
                         clock pessimism              0.502    -0.294    
    SLICE_X42Y41         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.054    <hidden>
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.741%)  route 0.260ns (58.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.565    -0.556    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X47Y49         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[3][3]/Q
                         net (fo=2, routed)           0.260    -0.156    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/gpio_io_i_d2[12]
    SLICE_X47Y50         LUT2 (Prop_lut2_I0_O)        0.045    -0.111 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/gpio_data_in_xor[12]
    SLICE_X47Y50         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.833    -0.795    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y50         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg[12]/C
                         clock pessimism              0.507    -0.289    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.092    -0.197    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.141ns (23.224%)  route 0.466ns (76.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.562    -0.559    <hidden>
    SLICE_X31Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  <hidden>
                         net (fo=196, routed)         0.466     0.048    <hidden>
    SLICE_X38Y43         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.832    -0.796    <hidden>
    SLICE_X38Y43         RAMD32                                       r  <hidden>
                         clock pessimism              0.502    -0.294    
    SLICE_X38Y43         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.040    <hidden>
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.141ns (23.224%)  route 0.466ns (76.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.562    -0.559    <hidden>
    SLICE_X31Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  <hidden>
                         net (fo=196, routed)         0.466     0.048    <hidden>
    SLICE_X38Y43         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.832    -0.796    <hidden>
    SLICE_X38Y43         RAMD32                                       r  <hidden>
                         clock pessimism              0.502    -0.294    
    SLICE_X38Y43         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.040    <hidden>
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.141ns (23.224%)  route 0.466ns (76.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.562    -0.559    <hidden>
    SLICE_X31Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  <hidden>
                         net (fo=196, routed)         0.466     0.048    <hidden>
    SLICE_X38Y43         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.832    -0.796    <hidden>
    SLICE_X38Y43         RAMD32                                       r  <hidden>
                         clock pessimism              0.502    -0.294    
    SLICE_X38Y43         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.040    <hidden>
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y34     microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y34     microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y34     microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y34     microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y34     microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y34     microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y34     microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y34     microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y34     microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y34     microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y34     microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y34     microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y34     microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y34     microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y34     microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y34     microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y34     microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y34     microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y34     microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y34     microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         25.000      22.845     BUFGCTRL_X0Y5    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  usb_clkout
  To Clock:  usb_clkout

Setup :            0  Failing Endpoints,  Worst Slack       11.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.792ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (usb_clkout rise@16.667ns - usb_clkout rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.846ns (41.096%)  route 2.646ns (58.904%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 21.482 - 16.667 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.550     5.112    <hidden>
    SLICE_X34Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.518     5.630 r  <hidden>
                         net (fo=2, routed)           0.984     6.614    <hidden>
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.738 r  <hidden>
                         net (fo=1, routed)           0.000     6.738    <hidden>
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.270 r  <hidden>
                         net (fo=1, routed)           0.000     7.270    <hidden>
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.541 r  <hidden>
                         net (fo=1, routed)           1.090     8.631    <hidden>
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.401     9.032 r  <hidden>
                         net (fo=2, routed)           0.572     9.604    <hidden>
    SLICE_X28Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     16.667    16.667 r  
    D13                                               0.000    16.667 r  usb_clkout (IN)
                         net (fo=0)                   0.000    16.667    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.424    18.091 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.868    19.959    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.050 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.433    21.482    <hidden>
    SLICE_X28Y57         FDRE                                         r  <hidden>
                         clock pessimism              0.259    21.741    
                         clock uncertainty           -0.035    21.705    
    SLICE_X28Y57         FDRE (Setup_fdre_C_D)       -0.310    21.395    <hidden>
  -------------------------------------------------------------------
                         required time                         21.395    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                 11.792    

Slack (MET) :             12.093ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (usb_clkout rise@16.667ns - usb_clkout rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 1.785ns (43.368%)  route 2.331ns (56.632%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 21.482 - 16.667 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.550     5.112    <hidden>
    SLICE_X36Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.456     5.568 r  <hidden>
                         net (fo=9, routed)           1.149     6.717    <hidden>
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.841 r  <hidden>
                         net (fo=1, routed)           0.000     6.841    <hidden>
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.373 r  <hidden>
                         net (fo=1, routed)           0.000     7.373    <hidden>
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.644 r  <hidden>
                         net (fo=1, routed)           0.658     8.302    <hidden>
    SLICE_X28Y58         LUT4 (Prop_lut4_I3_O)        0.402     8.704 r  <hidden>
                         net (fo=2, routed)           0.524     9.228    <hidden>
    SLICE_X28Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     16.667    16.667 r  
    D13                                               0.000    16.667 r  usb_clkout (IN)
                         net (fo=0)                   0.000    16.667    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.424    18.091 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.868    19.959    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.050 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.433    21.482    <hidden>
    SLICE_X28Y58         FDRE                                         r  <hidden>
                         clock pessimism              0.187    21.670    
                         clock uncertainty           -0.035    21.634    
    SLICE_X28Y58         FDRE (Setup_fdre_C_D)       -0.313    21.321    <hidden>
  -------------------------------------------------------------------
                         required time                         21.321    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                 12.093    

Slack (MET) :             12.383ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (usb_clkout rise@16.667ns - usb_clkout rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.704ns (18.827%)  route 3.035ns (81.173%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 21.527 - 16.667 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.551     5.113    <hidden>
    SLICE_X28Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  <hidden>
                         net (fo=6, routed)           0.883     6.452    usb_sync_i/tx_fifo_rdempty
    SLICE_X28Y58         LUT3 (Prop_lut3_I0_O)        0.124     6.576 r  usb_sync_i/tx_dcfifo_i_1/O
                         net (fo=2, routed)           0.853     7.428    <hidden>
    SLICE_X28Y58         LUT2 (Prop_lut2_I0_O)        0.124     7.552 r  <hidden>
                         net (fo=21, routed)          1.300     8.852    <hidden>
    RAMB18_X1Y24         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     16.667    16.667 r  
    D13                                               0.000    16.667 r  usb_clkout (IN)
                         net (fo=0)                   0.000    16.667    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.424    18.091 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.868    19.959    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.050 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.477    21.527    <hidden>
    RAMB18_X1Y24         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.187    21.714    
                         clock uncertainty           -0.035    21.679    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    21.236    <hidden>
  -------------------------------------------------------------------
                         required time                         21.236    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                 12.383    

Slack (MET) :             12.704ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (usb_clkout rise@16.667ns - usb_clkout rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.846ns (47.088%)  route 2.074ns (52.911%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 21.482 - 16.667 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.550     5.112    <hidden>
    SLICE_X34Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.518     5.630 r  <hidden>
                         net (fo=2, routed)           0.984     6.614    <hidden>
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.738 r  <hidden>
                         net (fo=1, routed)           0.000     6.738    <hidden>
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.270 r  <hidden>
                         net (fo=1, routed)           0.000     7.270    <hidden>
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.541 r  <hidden>
                         net (fo=1, routed)           1.090     8.631    <hidden>
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.401     9.032 r  <hidden>
                         net (fo=2, routed)           0.000     9.032    <hidden>
    SLICE_X29Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     16.667    16.667 r  
    D13                                               0.000    16.667 r  usb_clkout (IN)
                         net (fo=0)                   0.000    16.667    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.424    18.091 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.868    19.959    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.050 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.433    21.482    <hidden>
    SLICE_X29Y57         FDRE                                         r  <hidden>
                         clock pessimism              0.259    21.741    
                         clock uncertainty           -0.035    21.705    
    SLICE_X29Y57         FDRE (Setup_fdre_C_D)        0.031    21.736    <hidden>
  -------------------------------------------------------------------
                         required time                         21.736    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                 12.704    

Slack (MET) :             12.943ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (usb_clkout rise@16.667ns - usb_clkout rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.704ns (20.451%)  route 2.738ns (79.549%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 21.480 - 16.667 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.551     5.113    <hidden>
    SLICE_X28Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  <hidden>
                         net (fo=6, routed)           0.883     6.452    usb_sync_i/tx_fifo_rdempty
    SLICE_X28Y58         LUT3 (Prop_lut3_I0_O)        0.124     6.576 r  usb_sync_i/tx_dcfifo_i_1/O
                         net (fo=2, routed)           0.853     7.428    <hidden>
    SLICE_X28Y58         LUT2 (Prop_lut2_I0_O)        0.124     7.552 r  <hidden>
                         net (fo=21, routed)          1.003     8.555    <hidden>
    SLICE_X33Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     16.667    16.667 r  
    D13                                               0.000    16.667 r  usb_clkout (IN)
                         net (fo=0)                   0.000    16.667    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.424    18.091 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.868    19.959    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.050 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.431    21.480    <hidden>
    SLICE_X33Y58         FDRE                                         r  <hidden>
                         clock pessimism              0.259    21.739    
                         clock uncertainty           -0.035    21.703    
    SLICE_X33Y58         FDRE (Setup_fdre_C_CE)      -0.205    21.498    <hidden>
  -------------------------------------------------------------------
                         required time                         21.498    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                 12.943    

Slack (MET) :             12.959ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (usb_clkout rise@16.667ns - usb_clkout rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 1.785ns (49.690%)  route 1.807ns (50.310%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 21.482 - 16.667 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.550     5.112    <hidden>
    SLICE_X36Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.456     5.568 r  <hidden>
                         net (fo=9, routed)           1.149     6.717    <hidden>
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.841 r  <hidden>
                         net (fo=1, routed)           0.000     6.841    <hidden>
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.373 r  <hidden>
                         net (fo=1, routed)           0.000     7.373    <hidden>
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.644 r  <hidden>
                         net (fo=1, routed)           0.658     8.302    <hidden>
    SLICE_X28Y58         LUT4 (Prop_lut4_I3_O)        0.402     8.704 r  <hidden>
                         net (fo=2, routed)           0.000     8.704    <hidden>
    SLICE_X28Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     16.667    16.667 r  
    D13                                               0.000    16.667 r  usb_clkout (IN)
                         net (fo=0)                   0.000    16.667    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.424    18.091 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.868    19.959    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.050 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.433    21.482    <hidden>
    SLICE_X28Y58         FDRE                                         r  <hidden>
                         clock pessimism              0.187    21.670    
                         clock uncertainty           -0.035    21.634    
    SLICE_X28Y58         FDRE (Setup_fdre_C_D)        0.029    21.663    <hidden>
  -------------------------------------------------------------------
                         required time                         21.663    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                 12.959    

Slack (MET) :             13.003ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (usb_clkout rise@16.667ns - usb_clkout rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.704ns (21.257%)  route 2.608ns (78.743%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 21.480 - 16.667 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.551     5.113    <hidden>
    SLICE_X28Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  <hidden>
                         net (fo=6, routed)           0.883     6.452    usb_sync_i/tx_fifo_rdempty
    SLICE_X28Y58         LUT3 (Prop_lut3_I0_O)        0.124     6.576 r  usb_sync_i/tx_dcfifo_i_1/O
                         net (fo=2, routed)           0.853     7.428    <hidden>
    SLICE_X28Y58         LUT2 (Prop_lut2_I0_O)        0.124     7.552 r  <hidden>
                         net (fo=21, routed)          0.872     8.425    <hidden>
    SLICE_X37Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     16.667    16.667 r  
    D13                                               0.000    16.667 r  usb_clkout (IN)
                         net (fo=0)                   0.000    16.667    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.424    18.091 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.868    19.959    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.050 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.431    21.480    <hidden>
    SLICE_X37Y57         FDRE                                         r  <hidden>
                         clock pessimism              0.187    21.668    
                         clock uncertainty           -0.035    21.632    
    SLICE_X37Y57         FDRE (Setup_fdre_C_CE)      -0.205    21.427    <hidden>
  -------------------------------------------------------------------
                         required time                         21.427    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                 13.003    

Slack (MET) :             13.052ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (usb_clkout rise@16.667ns - usb_clkout rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.704ns (21.579%)  route 2.558ns (78.421%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 21.480 - 16.667 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.551     5.113    <hidden>
    SLICE_X28Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  <hidden>
                         net (fo=6, routed)           0.883     6.452    usb_sync_i/tx_fifo_rdempty
    SLICE_X28Y58         LUT3 (Prop_lut3_I0_O)        0.124     6.576 r  usb_sync_i/tx_dcfifo_i_1/O
                         net (fo=2, routed)           0.853     7.428    <hidden>
    SLICE_X28Y58         LUT2 (Prop_lut2_I0_O)        0.124     7.552 r  <hidden>
                         net (fo=21, routed)          0.823     8.375    <hidden>
    SLICE_X36Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     16.667    16.667 r  
    D13                                               0.000    16.667 r  usb_clkout (IN)
                         net (fo=0)                   0.000    16.667    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.424    18.091 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.868    19.959    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.050 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.431    21.480    <hidden>
    SLICE_X36Y58         FDRE                                         r  <hidden>
                         clock pessimism              0.187    21.668    
                         clock uncertainty           -0.035    21.632    
    SLICE_X36Y58         FDRE (Setup_fdre_C_CE)      -0.205    21.427    <hidden>
  -------------------------------------------------------------------
                         required time                         21.427    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                 13.052    

Slack (MET) :             13.108ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (usb_clkout rise@16.667ns - usb_clkout rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.842ns (24.135%)  route 2.647ns (75.865%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 21.480 - 16.667 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.551     5.113    <hidden>
    SLICE_X37Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.419     5.532 r  <hidden>
                         net (fo=5, routed)           1.413     6.944    <hidden>
    SLICE_X33Y56         LUT6 (Prop_lut6_I2_O)        0.299     7.243 r  <hidden>
                         net (fo=5, routed)           1.234     8.478    <hidden>
    SLICE_X34Y54         LUT5 (Prop_lut5_I2_O)        0.124     8.602 r  <hidden>
                         net (fo=1, routed)           0.000     8.602    <hidden>
    SLICE_X34Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     16.667    16.667 r  
    D13                                               0.000    16.667 r  usb_clkout (IN)
                         net (fo=0)                   0.000    16.667    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.424    18.091 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.868    19.959    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.050 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.431    21.480    <hidden>
    SLICE_X34Y54         FDRE                                         r  <hidden>
                         clock pessimism              0.187    21.668    
                         clock uncertainty           -0.035    21.632    
    SLICE_X34Y54         FDRE (Setup_fdre_C_D)        0.077    21.709    <hidden>
  -------------------------------------------------------------------
                         required time                         21.709    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                 13.108    

Slack (MET) :             13.122ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (usb_clkout rise@16.667ns - usb_clkout rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.842ns (24.204%)  route 2.637ns (75.796%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 21.480 - 16.667 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.551     5.113    <hidden>
    SLICE_X37Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.419     5.532 r  <hidden>
                         net (fo=5, routed)           1.413     6.944    <hidden>
    SLICE_X33Y56         LUT6 (Prop_lut6_I2_O)        0.299     7.243 r  <hidden>
                         net (fo=5, routed)           1.224     8.468    <hidden>
    SLICE_X34Y54         LUT4 (Prop_lut4_I2_O)        0.124     8.592 r  <hidden>
                         net (fo=1, routed)           0.000     8.592    <hidden>
    SLICE_X34Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     16.667    16.667 r  
    D13                                               0.000    16.667 r  usb_clkout (IN)
                         net (fo=0)                   0.000    16.667    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.424    18.091 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.868    19.959    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.050 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.431    21.480    <hidden>
    SLICE_X34Y54         FDRE                                         r  <hidden>
                         clock pessimism              0.187    21.668    
                         clock uncertainty           -0.035    21.632    
    SLICE_X34Y54         FDRE (Setup_fdre_C_D)        0.081    21.713    <hidden>
  -------------------------------------------------------------------
                         required time                         21.713    
                         arrival time                          -8.592    
  -------------------------------------------------------------------
                         slack                                 13.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.226ns (54.348%)  route 0.190ns (45.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.559     1.481    <hidden>
    SLICE_X39Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.128     1.609 r  <hidden>
                         net (fo=4, routed)           0.190     1.799    <hidden>
    SLICE_X35Y56         LUT4 (Prop_lut4_I1_O)        0.098     1.897 r  <hidden>
                         net (fo=1, routed)           0.000     1.897    <hidden>
    SLICE_X35Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.826     1.994    <hidden>
    SLICE_X35Y56         FDRE                                         r  <hidden>
                         clock pessimism             -0.251     1.744    
    SLICE_X35Y56         FDRE (Hold_fdre_C_D)         0.092     1.836    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.226ns (54.217%)  route 0.191ns (45.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.559     1.481    <hidden>
    SLICE_X39Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.128     1.609 r  <hidden>
                         net (fo=4, routed)           0.191     1.800    <hidden>
    SLICE_X35Y56         LUT5 (Prop_lut5_I3_O)        0.098     1.898 r  <hidden>
                         net (fo=1, routed)           0.000     1.898    <hidden>
    SLICE_X35Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.826     1.994    <hidden>
    SLICE_X35Y56         FDRE                                         r  <hidden>
                         clock pessimism             -0.251     1.744    
    SLICE_X35Y56         FDRE (Hold_fdre_C_D)         0.091     1.835    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.227ns (53.870%)  route 0.194ns (46.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.558     1.480    <hidden>
    SLICE_X36Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  <hidden>
                         net (fo=7, routed)           0.194     1.802    <hidden>
    SLICE_X35Y57         LUT6 (Prop_lut6_I3_O)        0.099     1.901 r  <hidden>
                         net (fo=1, routed)           0.000     1.901    <hidden>
    SLICE_X35Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.826     1.993    <hidden>
    SLICE_X35Y57         FDRE                                         r  <hidden>
                         clock pessimism             -0.251     1.743    
    SLICE_X35Y57         FDRE (Hold_fdre_C_D)         0.092     1.835    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.889%)  route 0.229ns (64.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.558     1.480    <hidden>
    SLICE_X36Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  <hidden>
                         net (fo=7, routed)           0.229     1.836    <hidden>
    SLICE_X35Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.826     1.993    <hidden>
    SLICE_X35Y57         FDRE                                         r  <hidden>
                         clock pessimism             -0.251     1.743    
    SLICE_X35Y57         FDRE (Hold_fdre_C_D)         0.022     1.765    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.226ns (51.528%)  route 0.213ns (48.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.559     1.481    <hidden>
    SLICE_X39Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.128     1.609 r  <hidden>
                         net (fo=3, routed)           0.213     1.821    <hidden>
    SLICE_X35Y56         LUT3 (Prop_lut3_I0_O)        0.098     1.919 r  <hidden>
                         net (fo=1, routed)           0.000     1.919    <hidden>
    SLICE_X35Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.826     1.994    <hidden>
    SLICE_X35Y56         FDRE                                         r  <hidden>
                         clock pessimism             -0.251     1.744    
    SLICE_X35Y56         FDRE (Hold_fdre_C_D)         0.092     1.836    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.226ns (47.769%)  route 0.247ns (52.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.559     1.481    <hidden>
    SLICE_X39Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.128     1.609 r  <hidden>
                         net (fo=3, routed)           0.247     1.856    <hidden>
    SLICE_X34Y54         LUT4 (Prop_lut4_I3_O)        0.098     1.954 r  <hidden>
                         net (fo=1, routed)           0.000     1.954    <hidden>
    SLICE_X34Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.826     1.994    <hidden>
    SLICE_X34Y54         FDRE                                         r  <hidden>
                         clock pessimism             -0.251     1.744    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)         0.121     1.865    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.227ns (47.395%)  route 0.252ns (52.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.559     1.481    <hidden>
    SLICE_X39Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.128     1.609 r  <hidden>
                         net (fo=1, routed)           0.252     1.861    <hidden>
    SLICE_X34Y54         LUT5 (Prop_lut5_I0_O)        0.099     1.960 r  <hidden>
                         net (fo=1, routed)           0.000     1.960    <hidden>
    SLICE_X34Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.826     1.994    <hidden>
    SLICE_X34Y54         FDRE                                         r  <hidden>
                         clock pessimism             -0.251     1.744    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)         0.120     1.864    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.558     1.480    <hidden>
    SLICE_X35Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  <hidden>
                         net (fo=1, routed)           0.056     1.677    <hidden>
    SLICE_X35Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.826     1.994    <hidden>
    SLICE_X35Y54         FDRE                                         r  <hidden>
                         clock pessimism             -0.514     1.480    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.076     1.556    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.559     1.481    <hidden>
    SLICE_X39Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  <hidden>
                         net (fo=1, routed)           0.056     1.678    <hidden>
    SLICE_X39Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.827     1.995    <hidden>
    SLICE_X39Y54         FDRE                                         r  <hidden>
                         clock pessimism             -0.514     1.481    
    SLICE_X39Y54         FDRE (Hold_fdre_C_D)         0.076     1.557    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.559     1.481    <hidden>
    SLICE_X39Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  <hidden>
                         net (fo=1, routed)           0.056     1.678    <hidden>
    SLICE_X39Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.827     1.995    <hidden>
    SLICE_X39Y56         FDRE                                         r  <hidden>
                         clock pessimism             -0.514     1.481    
    SLICE_X39Y56         FDRE (Hold_fdre_C_D)         0.076     1.557    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clkout
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { usb_clkout }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB18_X1Y24    <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.512     BUFGCTRL_X0Y16  usb_clkout_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X28Y57    usb_sync_i/ft2232_bus_oe_mode_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X28Y57    usb_sync_i/ft2232_bus_oe_mode_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X28Y58    usb_sync_i/ft2232_wait_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X39Y54    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X45Y54    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X39Y54    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X39Y54    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X36Y56    <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X28Y57    usb_sync_i/ft2232_bus_oe_mode_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X28Y57    usb_sync_i/ft2232_bus_oe_mode_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X28Y57    usb_sync_i/ft2232_bus_oe_mode_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X28Y57    usb_sync_i/ft2232_bus_oe_mode_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X28Y58    usb_sync_i/ft2232_wait_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X28Y58    usb_sync_i/ft2232_wait_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X39Y54    <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X39Y54    <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X45Y54    <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X45Y54    <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X28Y57    usb_sync_i/ft2232_bus_oe_mode_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X28Y57    usb_sync_i/ft2232_bus_oe_mode_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X28Y57    usb_sync_i/ft2232_bus_oe_mode_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X28Y57    usb_sync_i/ft2232_bus_oe_mode_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X28Y58    usb_sync_i/ft2232_wait_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X28Y58    usb_sync_i/ft2232_wait_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y54    <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y54    <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X45Y54    <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X45Y54    <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       23.702ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.702ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.083ns  (logic 0.419ns (38.685%)  route 0.664ns (61.315%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.664     1.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X52Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X52Y20         FDCE (Setup_fdce_C_D)       -0.215    24.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.785    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                 23.702    

Slack (MET) :             23.756ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.979ns  (logic 0.419ns (42.813%)  route 0.560ns (57.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.560     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X63Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X63Y18         FDCE (Setup_fdce_C_D)       -0.265    24.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.735    
                         arrival time                          -0.979    
  -------------------------------------------------------------------
                         slack                                 23.756    

Slack (MET) :             23.792ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.992ns  (logic 0.419ns (42.225%)  route 0.573ns (57.775%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.573     0.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X54Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X54Y19         FDCE (Setup_fdce_C_D)       -0.216    24.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.784    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                 23.792    

Slack (MET) :             23.848ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.057ns  (logic 0.456ns (43.155%)  route 0.601ns (56.845%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.601     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X62Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X62Y18         FDCE (Setup_fdce_C_D)       -0.095    24.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.905    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                 23.848    

Slack (MET) :             23.871ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.859ns  (logic 0.419ns (48.781%)  route 0.440ns (51.219%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.440     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X63Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X63Y18         FDCE (Setup_fdce_C_D)       -0.270    24.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.730    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                 23.871    

Slack (MET) :             23.898ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.055ns  (logic 0.456ns (43.215%)  route 0.599ns (56.785%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.599     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X54Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X54Y19         FDCE (Setup_fdce_C_D)       -0.047    24.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.953    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 23.898    

Slack (MET) :             23.901ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.052ns  (logic 0.456ns (43.328%)  route 0.596ns (56.672%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.596     1.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X52Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X52Y20         FDCE (Setup_fdce_C_D)       -0.047    24.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.953    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                 23.901    

Slack (MET) :             23.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.912ns  (logic 0.456ns (50.002%)  route 0.456ns (49.998%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.456     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X63Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X63Y18         FDCE (Setup_fdce_C_D)       -0.093    24.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.907    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                 23.995    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.502ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.231ns  (logic 0.478ns (38.824%)  route 0.753ns (61.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.753     1.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X55Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X55Y19         FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                 31.502    

Slack (MET) :             31.697ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.038ns  (logic 0.419ns (40.379%)  route 0.619ns (59.621%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.619     1.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X62Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y20         FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                 31.697    

Slack (MET) :             31.701ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.033ns  (logic 0.419ns (40.572%)  route 0.614ns (59.428%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.614     1.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X62Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y19         FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                 31.701    

Slack (MET) :             31.760ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.253%)  route 0.627ns (54.747%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X52Y20         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.627     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X53Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X53Y20         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                 31.760    

Slack (MET) :             31.833ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.124ns  (logic 0.518ns (46.081%)  route 0.606ns (53.919%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.606     1.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X56Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X56Y20         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                 31.833    

Slack (MET) :             31.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.118ns  (logic 0.518ns (46.338%)  route 0.600ns (53.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X50Y20         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.600     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X56Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X56Y20         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.118    
  -------------------------------------------------------------------
                         slack                                 31.835    

Slack (MET) :             31.860ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.045ns  (logic 0.456ns (43.651%)  route 0.589ns (56.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.589     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X62Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y19         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                 31.860    

Slack (MET) :             31.867ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.038ns  (logic 0.456ns (43.914%)  route 0.582ns (56.086%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.582     1.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X62Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y20         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                 31.867    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/mem_reg_192_255_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.682ns  (logic 0.828ns (22.486%)  route 2.854ns (77.514%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 23.564 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    21.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.787 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.454    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.550 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.547    19.097    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.304    19.856    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.124    19.980 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.183    20.163    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.287 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.044    21.331    control_i/p_0_in
    SLICE_X53Y82         LUT6 (Prop_lut6_I2_O)        0.124    21.455 r  control_i/mem_reg_192_255_0_2_i_1/O
                         net (fo=44, routed)          1.324    22.779    control_i/mem_reg_192_255_3_5/WE
    SLICE_X64Y70         RAMD64E                                      r  control_i/mem_reg_192_255_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.498    23.564    control_i/mem_reg_192_255_3_5/WCLK
    SLICE_X64Y70         RAMD64E                                      r  control_i/mem_reg_192_255_3_5/RAMA/CLK
                         clock pessimism              0.399    23.963    
                         clock uncertainty           -0.241    23.722    
    SLICE_X64Y70         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    23.189    control_i/mem_reg_192_255_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         23.189    
                         arrival time                         -22.779    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/mem_reg_192_255_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.682ns  (logic 0.828ns (22.486%)  route 2.854ns (77.514%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 23.564 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    21.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.787 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.454    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.550 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.547    19.097    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.304    19.856    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.124    19.980 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.183    20.163    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.287 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.044    21.331    control_i/p_0_in
    SLICE_X53Y82         LUT6 (Prop_lut6_I2_O)        0.124    21.455 r  control_i/mem_reg_192_255_0_2_i_1/O
                         net (fo=44, routed)          1.324    22.779    control_i/mem_reg_192_255_3_5/WE
    SLICE_X64Y70         RAMD64E                                      r  control_i/mem_reg_192_255_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.498    23.564    control_i/mem_reg_192_255_3_5/WCLK
    SLICE_X64Y70         RAMD64E                                      r  control_i/mem_reg_192_255_3_5/RAMB/CLK
                         clock pessimism              0.399    23.963    
                         clock uncertainty           -0.241    23.722    
    SLICE_X64Y70         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    23.189    control_i/mem_reg_192_255_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         23.189    
                         arrival time                         -22.779    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/mem_reg_192_255_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.682ns  (logic 0.828ns (22.486%)  route 2.854ns (77.514%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 23.564 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    21.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.787 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.454    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.550 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.547    19.097    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.304    19.856    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.124    19.980 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.183    20.163    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.287 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.044    21.331    control_i/p_0_in
    SLICE_X53Y82         LUT6 (Prop_lut6_I2_O)        0.124    21.455 r  control_i/mem_reg_192_255_0_2_i_1/O
                         net (fo=44, routed)          1.324    22.779    control_i/mem_reg_192_255_3_5/WE
    SLICE_X64Y70         RAMD64E                                      r  control_i/mem_reg_192_255_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.498    23.564    control_i/mem_reg_192_255_3_5/WCLK
    SLICE_X64Y70         RAMD64E                                      r  control_i/mem_reg_192_255_3_5/RAMC/CLK
                         clock pessimism              0.399    23.963    
                         clock uncertainty           -0.241    23.722    
    SLICE_X64Y70         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    23.189    control_i/mem_reg_192_255_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         23.189    
                         arrival time                         -22.779    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/mem_reg_192_255_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.682ns  (logic 0.828ns (22.486%)  route 2.854ns (77.514%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 23.564 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    21.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.787 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.454    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.550 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.547    19.097    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.304    19.856    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.124    19.980 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.183    20.163    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.287 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.044    21.331    control_i/p_0_in
    SLICE_X53Y82         LUT6 (Prop_lut6_I2_O)        0.124    21.455 r  control_i/mem_reg_192_255_0_2_i_1/O
                         net (fo=44, routed)          1.324    22.779    control_i/mem_reg_192_255_3_5/WE
    SLICE_X64Y70         RAMD64E                                      r  control_i/mem_reg_192_255_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.498    23.564    control_i/mem_reg_192_255_3_5/WCLK
    SLICE_X64Y70         RAMD64E                                      r  control_i/mem_reg_192_255_3_5/RAMD/CLK
                         clock pessimism              0.399    23.963    
                         clock uncertainty           -0.241    23.722    
    SLICE_X64Y70         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    23.189    control_i/mem_reg_192_255_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         23.189    
                         arrival time                         -22.779    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/mem_reg_128_191_21_23/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.753ns  (logic 0.828ns (22.065%)  route 2.925ns (77.935%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 23.680 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    21.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.787 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.454    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.550 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.547    19.097    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.304    19.856    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.124    19.980 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.183    20.163    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.287 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.259    21.546    control_i/p_0_in
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124    21.670 r  control_i/mem_reg_128_191_0_2_i_1/O
                         net (fo=44, routed)          1.179    22.849    control_i/mem_reg_128_191_21_23/WE
    SLICE_X52Y101        RAMD64E                                      r  control_i/mem_reg_128_191_21_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.613    23.680    control_i/mem_reg_128_191_21_23/WCLK
    SLICE_X52Y101        RAMD64E                                      r  control_i/mem_reg_128_191_21_23/RAMA/CLK
                         clock pessimism              0.399    24.078    
                         clock uncertainty           -0.241    23.837    
    SLICE_X52Y101        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    23.304    control_i/mem_reg_128_191_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                         -22.849    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/mem_reg_128_191_21_23/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.753ns  (logic 0.828ns (22.065%)  route 2.925ns (77.935%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 23.680 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    21.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.787 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.454    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.550 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.547    19.097    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.304    19.856    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.124    19.980 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.183    20.163    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.287 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.259    21.546    control_i/p_0_in
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124    21.670 r  control_i/mem_reg_128_191_0_2_i_1/O
                         net (fo=44, routed)          1.179    22.849    control_i/mem_reg_128_191_21_23/WE
    SLICE_X52Y101        RAMD64E                                      r  control_i/mem_reg_128_191_21_23/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.613    23.680    control_i/mem_reg_128_191_21_23/WCLK
    SLICE_X52Y101        RAMD64E                                      r  control_i/mem_reg_128_191_21_23/RAMB/CLK
                         clock pessimism              0.399    24.078    
                         clock uncertainty           -0.241    23.837    
    SLICE_X52Y101        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    23.304    control_i/mem_reg_128_191_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                         -22.849    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/mem_reg_128_191_21_23/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.753ns  (logic 0.828ns (22.065%)  route 2.925ns (77.935%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 23.680 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    21.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.787 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.454    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.550 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.547    19.097    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.304    19.856    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.124    19.980 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.183    20.163    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.287 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.259    21.546    control_i/p_0_in
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124    21.670 r  control_i/mem_reg_128_191_0_2_i_1/O
                         net (fo=44, routed)          1.179    22.849    control_i/mem_reg_128_191_21_23/WE
    SLICE_X52Y101        RAMD64E                                      r  control_i/mem_reg_128_191_21_23/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.613    23.680    control_i/mem_reg_128_191_21_23/WCLK
    SLICE_X52Y101        RAMD64E                                      r  control_i/mem_reg_128_191_21_23/RAMC/CLK
                         clock pessimism              0.399    24.078    
                         clock uncertainty           -0.241    23.837    
    SLICE_X52Y101        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    23.304    control_i/mem_reg_128_191_21_23/RAMC
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                         -22.849    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/mem_reg_128_191_21_23/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.753ns  (logic 0.828ns (22.065%)  route 2.925ns (77.935%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 23.680 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    21.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.787 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.454    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.550 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.547    19.097    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.304    19.856    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.124    19.980 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.183    20.163    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.287 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.259    21.546    control_i/p_0_in
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124    21.670 r  control_i/mem_reg_128_191_0_2_i_1/O
                         net (fo=44, routed)          1.179    22.849    control_i/mem_reg_128_191_21_23/WE
    SLICE_X52Y101        RAMD64E                                      r  control_i/mem_reg_128_191_21_23/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.613    23.680    control_i/mem_reg_128_191_21_23/WCLK
    SLICE_X52Y101        RAMD64E                                      r  control_i/mem_reg_128_191_21_23/RAMD/CLK
                         clock pessimism              0.399    24.078    
                         clock uncertainty           -0.241    23.837    
    SLICE_X52Y101        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    23.304    control_i/mem_reg_128_191_21_23/RAMD
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                         -22.849    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/mem_reg_640_703_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.539ns  (logic 0.828ns (23.394%)  route 2.711ns (76.606%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 23.492 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    21.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.787 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.454    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.550 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.547    19.097    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.304    19.856    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.124    19.980 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.183    20.163    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.287 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.260    21.547    control_i/p_0_in
    SLICE_X55Y87         LUT6 (Prop_lut6_I2_O)        0.124    21.671 r  control_i/mem_reg_640_703_0_2_i_1/O
                         net (fo=44, routed)          0.965    22.636    control_i/mem_reg_640_703_0_2/WE
    SLICE_X56Y75         RAMD64E                                      r  control_i/mem_reg_640_703_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.426    23.492    control_i/mem_reg_640_703_0_2/WCLK
    SLICE_X56Y75         RAMD64E                                      r  control_i/mem_reg_640_703_0_2/RAMA/CLK
                         clock pessimism              0.399    23.891    
                         clock uncertainty           -0.241    23.650    
    SLICE_X56Y75         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    23.117    control_i/mem_reg_640_703_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         23.117    
                         arrival time                         -22.636    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/mem_reg_640_703_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.539ns  (logic 0.828ns (23.394%)  route 2.711ns (76.606%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 23.492 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    21.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.787 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.454    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.550 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.547    19.097    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.304    19.856    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.124    19.980 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.183    20.163    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.287 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.260    21.547    control_i/p_0_in
    SLICE_X55Y87         LUT6 (Prop_lut6_I2_O)        0.124    21.671 r  control_i/mem_reg_640_703_0_2_i_1/O
                         net (fo=44, routed)          0.965    22.636    control_i/mem_reg_640_703_0_2/WE
    SLICE_X56Y75         RAMD64E                                      r  control_i/mem_reg_640_703_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.426    23.492    control_i/mem_reg_640_703_0_2/WCLK
    SLICE_X56Y75         RAMD64E                                      r  control_i/mem_reg_640_703_0_2/RAMB/CLK
                         clock pessimism              0.399    23.891    
                         clock uncertainty           -0.241    23.650    
    SLICE_X56Y75         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    23.117    control_i/mem_reg_640_703_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         23.117    
                         arrival time                         -22.636    
  -------------------------------------------------------------------
                         slack                                  0.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/s_usb_tx_done_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.231ns (31.023%)  route 0.514ns (68.977%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.565    -0.556    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y47         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=3, routed)           0.308    -0.107    microblaze_i/gpio_rtl_0_tri_o[3]
    SLICE_X47Y56         LUT4 (Prop_lut4_I0_O)        0.045    -0.062 f  microblaze_i/FSM_sequential_state[2]_i_3/O
                         net (fo=2, routed)           0.205     0.143    control_i/state1__0
    SLICE_X47Y58         LUT6 (Prop_lut6_I2_O)        0.045     0.188 r  control_i/s_usb_tx_done_i_1/O
                         net (fo=1, routed)           0.000     0.188    control_i/s_usb_tx_done_i_1_n_0
    SLICE_X47Y58         FDCE                                         r  control_i/s_usb_tx_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.831    -0.797    control_i/clk_out1
    SLICE_X47Y58         FDCE                                         r  control_i/s_usb_tx_done_reg/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.241    -0.002    
    SLICE_X47Y58         FDCE (Hold_fdce_C_D)         0.091     0.089    control_i/s_usb_tx_done_reg
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.231ns (28.720%)  route 0.573ns (71.280%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.565    -0.556    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y47         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=3, routed)           0.308    -0.107    microblaze_i/gpio_rtl_0_tri_o[3]
    SLICE_X47Y56         LUT4 (Prop_lut4_I0_O)        0.045    -0.062 f  microblaze_i/FSM_sequential_state[2]_i_3/O
                         net (fo=2, routed)           0.265     0.203    control_i/state1__0
    SLICE_X44Y59         LUT6 (Prop_lut6_I3_O)        0.045     0.248 r  control_i/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.248    control_i/FSM_sequential_state[2]_i_1_n_0
    SLICE_X44Y59         FDCE                                         r  control_i/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.831    -0.797    control_i/clk_out1
    SLICE_X44Y59         FDCE                                         r  control_i/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.241    -0.002    
    SLICE_X44Y59         FDCE (Hold_fdce_C_D)         0.092     0.090    control_i/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/mem_reg_576_639_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.276ns (30.075%)  route 0.642ns (69.925%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.556    -0.565    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.307    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.262 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.080    -0.182    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.045    -0.137 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          0.287     0.150    control_i/p_0_in
    SLICE_X51Y71         LUT6 (Prop_lut6_I2_O)        0.045     0.195 r  control_i/mem_reg_576_639_0_2_i_1/O
                         net (fo=44, routed)          0.157     0.352    control_i/mem_reg_576_639_0_2/WE
    SLICE_X50Y73         RAMD64E                                      r  control_i/mem_reg_576_639_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.819    -0.808    control_i/mem_reg_576_639_0_2/WCLK
    SLICE_X50Y73         RAMD64E                                      r  control_i/mem_reg_576_639_0_2/RAMA/CLK
                         clock pessimism              0.555    -0.254    
                         clock uncertainty            0.241    -0.013    
    SLICE_X50Y73         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     0.034    control_i/mem_reg_576_639_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/mem_reg_576_639_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.276ns (30.075%)  route 0.642ns (69.925%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.556    -0.565    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.307    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.262 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.080    -0.182    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.045    -0.137 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          0.287     0.150    control_i/p_0_in
    SLICE_X51Y71         LUT6 (Prop_lut6_I2_O)        0.045     0.195 r  control_i/mem_reg_576_639_0_2_i_1/O
                         net (fo=44, routed)          0.157     0.352    control_i/mem_reg_576_639_0_2/WE
    SLICE_X50Y73         RAMD64E                                      r  control_i/mem_reg_576_639_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.819    -0.808    control_i/mem_reg_576_639_0_2/WCLK
    SLICE_X50Y73         RAMD64E                                      r  control_i/mem_reg_576_639_0_2/RAMB/CLK
                         clock pessimism              0.555    -0.254    
                         clock uncertainty            0.241    -0.013    
    SLICE_X50Y73         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     0.034    control_i/mem_reg_576_639_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/mem_reg_576_639_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.276ns (30.075%)  route 0.642ns (69.925%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.556    -0.565    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.307    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.262 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.080    -0.182    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.045    -0.137 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          0.287     0.150    control_i/p_0_in
    SLICE_X51Y71         LUT6 (Prop_lut6_I2_O)        0.045     0.195 r  control_i/mem_reg_576_639_0_2_i_1/O
                         net (fo=44, routed)          0.157     0.352    control_i/mem_reg_576_639_0_2/WE
    SLICE_X50Y73         RAMD64E                                      r  control_i/mem_reg_576_639_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.819    -0.808    control_i/mem_reg_576_639_0_2/WCLK
    SLICE_X50Y73         RAMD64E                                      r  control_i/mem_reg_576_639_0_2/RAMC/CLK
                         clock pessimism              0.555    -0.254    
                         clock uncertainty            0.241    -0.013    
    SLICE_X50Y73         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     0.034    control_i/mem_reg_576_639_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/mem_reg_576_639_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.276ns (30.075%)  route 0.642ns (69.925%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.556    -0.565    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.307    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.262 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.080    -0.182    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.045    -0.137 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          0.287     0.150    control_i/p_0_in
    SLICE_X51Y71         LUT6 (Prop_lut6_I2_O)        0.045     0.195 r  control_i/mem_reg_576_639_0_2_i_1/O
                         net (fo=44, routed)          0.157     0.352    control_i/mem_reg_576_639_0_2/WE
    SLICE_X50Y73         RAMD64E                                      r  control_i/mem_reg_576_639_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.819    -0.808    control_i/mem_reg_576_639_0_2/WCLK
    SLICE_X50Y73         RAMD64E                                      r  control_i/mem_reg_576_639_0_2/RAMD/CLK
                         clock pessimism              0.555    -0.254    
                         clock uncertainty            0.241    -0.013    
    SLICE_X50Y73         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     0.034    control_i/mem_reg_576_639_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/mem_reg_1536_1599_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.276ns (28.321%)  route 0.699ns (71.679%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.556    -0.565    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.307    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.262 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.080    -0.182    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.045    -0.137 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          0.320     0.183    control_i/p_0_in
    SLICE_X51Y67         LUT6 (Prop_lut6_I2_O)        0.045     0.228 r  control_i/mem_reg_1536_1599_0_2_i_1/O
                         net (fo=44, routed)          0.182     0.409    control_i/mem_reg_1536_1599_3_5/WE
    SLICE_X50Y65         RAMD64E                                      r  control_i/mem_reg_1536_1599_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.828    -0.799    control_i/mem_reg_1536_1599_3_5/WCLK
    SLICE_X50Y65         RAMD64E                                      r  control_i/mem_reg_1536_1599_3_5/RAMA/CLK
                         clock pessimism              0.555    -0.245    
                         clock uncertainty            0.241    -0.004    
    SLICE_X50Y65         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     0.043    control_i/mem_reg_1536_1599_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/mem_reg_1536_1599_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.276ns (28.321%)  route 0.699ns (71.679%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.556    -0.565    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.307    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.262 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.080    -0.182    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.045    -0.137 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          0.320     0.183    control_i/p_0_in
    SLICE_X51Y67         LUT6 (Prop_lut6_I2_O)        0.045     0.228 r  control_i/mem_reg_1536_1599_0_2_i_1/O
                         net (fo=44, routed)          0.182     0.409    control_i/mem_reg_1536_1599_3_5/WE
    SLICE_X50Y65         RAMD64E                                      r  control_i/mem_reg_1536_1599_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.828    -0.799    control_i/mem_reg_1536_1599_3_5/WCLK
    SLICE_X50Y65         RAMD64E                                      r  control_i/mem_reg_1536_1599_3_5/RAMB/CLK
                         clock pessimism              0.555    -0.245    
                         clock uncertainty            0.241    -0.004    
    SLICE_X50Y65         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     0.043    control_i/mem_reg_1536_1599_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/mem_reg_1536_1599_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.276ns (28.321%)  route 0.699ns (71.679%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.556    -0.565    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.307    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.262 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.080    -0.182    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.045    -0.137 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          0.320     0.183    control_i/p_0_in
    SLICE_X51Y67         LUT6 (Prop_lut6_I2_O)        0.045     0.228 r  control_i/mem_reg_1536_1599_0_2_i_1/O
                         net (fo=44, routed)          0.182     0.409    control_i/mem_reg_1536_1599_3_5/WE
    SLICE_X50Y65         RAMD64E                                      r  control_i/mem_reg_1536_1599_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.828    -0.799    control_i/mem_reg_1536_1599_3_5/WCLK
    SLICE_X50Y65         RAMD64E                                      r  control_i/mem_reg_1536_1599_3_5/RAMC/CLK
                         clock pessimism              0.555    -0.245    
                         clock uncertainty            0.241    -0.004    
    SLICE_X50Y65         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     0.043    control_i/mem_reg_1536_1599_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/mem_reg_1536_1599_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.276ns (28.321%)  route 0.699ns (71.679%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.556    -0.565    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.307    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.262 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.080    -0.182    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.045    -0.137 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          0.320     0.183    control_i/p_0_in
    SLICE_X51Y67         LUT6 (Prop_lut6_I2_O)        0.045     0.228 r  control_i/mem_reg_1536_1599_0_2_i_1/O
                         net (fo=44, routed)          0.182     0.409    control_i/mem_reg_1536_1599_3_5/WE
    SLICE_X50Y65         RAMD64E                                      r  control_i/mem_reg_1536_1599_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.828    -0.799    control_i/mem_reg_1536_1599_3_5/WCLK
    SLICE_X50Y65         RAMD64E                                      r  control_i/mem_reg_1536_1599_3_5/RAMD/CLK
                         clock pessimism              0.555    -0.245    
                         clock uncertainty            0.241    -0.004    
    SLICE_X50Y65         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     0.043    control_i/mem_reg_1536_1599_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.366    





---------------------------------------------------------------------------------------------------
From Clock:  usb_clkout
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.117ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.117ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.285ns  (logic 0.419ns (32.617%)  route 0.866ns (67.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58                                      0.000     0.000 r  <hidden>
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  <hidden>
                         net (fo=1, routed)           0.866     1.285    <hidden>
    SLICE_X35Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X35Y59         FDRE (Setup_fdre_C_D)       -0.265    16.402    <hidden>
  -------------------------------------------------------------------
                         required time                         16.402    
                         arrival time                          -1.285    
  -------------------------------------------------------------------
                         slack                                 15.117    

Slack (MET) :             15.146ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.426ns  (logic 0.456ns (31.972%)  route 0.970ns (68.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58                                      0.000     0.000 r  <hidden>
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=1, routed)           0.970     1.426    <hidden>
    SLICE_X31Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X31Y58         FDRE (Setup_fdre_C_D)       -0.095    16.572    <hidden>
  -------------------------------------------------------------------
                         required time                         16.572    
                         arrival time                          -1.426    
  -------------------------------------------------------------------
                         slack                                 15.146    

Slack (MET) :             15.234ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.168ns  (logic 0.419ns (35.867%)  route 0.749ns (64.133%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55                                      0.000     0.000 r  <hidden>
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  <hidden>
                         net (fo=1, routed)           0.749     1.168    <hidden>
    SLICE_X36Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X36Y55         FDRE (Setup_fdre_C_D)       -0.265    16.402    <hidden>
  -------------------------------------------------------------------
                         required time                         16.402    
                         arrival time                          -1.168    
  -------------------------------------------------------------------
                         slack                                 15.234    

Slack (MET) :             15.257ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.315ns  (logic 0.456ns (34.679%)  route 0.859ns (65.321%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58                                      0.000     0.000 r  <hidden>
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=1, routed)           0.859     1.315    <hidden>
    SLICE_X35Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X35Y59         FDRE (Setup_fdre_C_D)       -0.095    16.572    <hidden>
  -------------------------------------------------------------------
                         required time                         16.572    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                 15.257    

Slack (MET) :             15.272ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.125ns  (logic 0.419ns (37.242%)  route 0.706ns (62.758%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55                                      0.000     0.000 r  <hidden>
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  <hidden>
                         net (fo=1, routed)           0.706     1.125    <hidden>
    SLICE_X39Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X39Y55         FDRE (Setup_fdre_C_D)       -0.270    16.397    <hidden>
  -------------------------------------------------------------------
                         required time                         16.397    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                 15.272    

Slack (MET) :             15.277ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.125ns  (logic 0.419ns (37.259%)  route 0.706ns (62.741%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58                                      0.000     0.000 r  <hidden>
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  <hidden>
                         net (fo=1, routed)           0.706     1.125    <hidden>
    SLICE_X35Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X35Y59         FDRE (Setup_fdre_C_D)       -0.265    16.402    <hidden>
  -------------------------------------------------------------------
                         required time                         16.402    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                 15.277    

Slack (MET) :             15.321ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.251ns  (logic 0.518ns (41.403%)  route 0.733ns (58.597%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59                                      0.000     0.000 r  <hidden>
    SLICE_X30Y59         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=1, routed)           0.733     1.251    <hidden>
    SLICE_X31Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)       -0.095    16.572    <hidden>
  -------------------------------------------------------------------
                         required time                         16.572    
                         arrival time                          -1.251    
  -------------------------------------------------------------------
                         slack                                 15.321    

Slack (MET) :             15.342ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.060ns  (logic 0.419ns (39.515%)  route 0.641ns (60.485%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55                                      0.000     0.000 r  <hidden>
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  <hidden>
                         net (fo=1, routed)           0.641     1.060    <hidden>
    SLICE_X36Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X36Y55         FDRE (Setup_fdre_C_D)       -0.265    16.402    <hidden>
  -------------------------------------------------------------------
                         required time                         16.402    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                 15.342    

Slack (MET) :             15.385ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.014ns  (logic 0.419ns (41.319%)  route 0.595ns (58.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58                                      0.000     0.000 r  <hidden>
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  <hidden>
                         net (fo=1, routed)           0.595     1.014    <hidden>
    SLICE_X31Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X31Y58         FDRE (Setup_fdre_C_D)       -0.268    16.399    <hidden>
  -------------------------------------------------------------------
                         required time                         16.399    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                 15.385    

Slack (MET) :             15.392ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.700%)  route 0.586ns (58.300%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55                                      0.000     0.000 r  <hidden>
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  <hidden>
                         net (fo=1, routed)           0.586     1.005    <hidden>
    SLICE_X37Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X37Y55         FDRE (Setup_fdre_C_D)       -0.270    16.397    <hidden>
  -------------------------------------------------------------------
                         required time                         16.397    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                 15.392    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  usb_clkout

Setup :            0  Failing Endpoints,  Worst Slack       23.470ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.470ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.472ns  (logic 0.456ns (30.971%)  route 1.016ns (69.029%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57                                      0.000     0.000 r  <hidden>
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=1, routed)           1.016     1.472    <hidden>
    SLICE_X36Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X36Y56         FDRE (Setup_fdre_C_D)       -0.058    24.942    <hidden>
  -------------------------------------------------------------------
                         required time                         24.942    
                         arrival time                          -1.472    
  -------------------------------------------------------------------
                         slack                                 23.470    

Slack (MET) :             23.555ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.350ns  (logic 0.456ns (33.785%)  route 0.894ns (66.215%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55                                      0.000     0.000 r  <hidden>
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=1, routed)           0.894     1.350    <hidden>
    SLICE_X37Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X37Y56         FDRE (Setup_fdre_C_D)       -0.095    24.905    <hidden>
  -------------------------------------------------------------------
                         required time                         24.905    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                 23.555    

Slack (MET) :             23.645ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.089ns  (logic 0.419ns (38.461%)  route 0.670ns (61.539%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55                                      0.000     0.000 r  <hidden>
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  <hidden>
                         net (fo=1, routed)           0.670     1.089    <hidden>
    SLICE_X35Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X35Y54         FDRE (Setup_fdre_C_D)       -0.266    24.734    <hidden>
  -------------------------------------------------------------------
                         required time                         24.734    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                 23.645    

Slack (MET) :             23.672ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.058ns  (logic 0.419ns (39.604%)  route 0.639ns (60.396%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55                                      0.000     0.000 r  <hidden>
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  <hidden>
                         net (fo=1, routed)           0.639     1.058    <hidden>
    SLICE_X45Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X45Y54         FDRE (Setup_fdre_C_D)       -0.270    24.730    <hidden>
  -------------------------------------------------------------------
                         required time                         24.730    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                 23.672    

Slack (MET) :             23.692ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.215ns  (logic 0.456ns (37.525%)  route 0.759ns (62.475%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55                                      0.000     0.000 r  <hidden>
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=1, routed)           0.759     1.215    <hidden>
    SLICE_X39Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)       -0.093    24.907    <hidden>
  -------------------------------------------------------------------
                         required time                         24.907    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                 23.692    

Slack (MET) :             23.698ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.037ns  (logic 0.419ns (40.398%)  route 0.618ns (59.602%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55                                      0.000     0.000 r  <hidden>
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  <hidden>
                         net (fo=1, routed)           0.618     1.037    <hidden>
    SLICE_X36Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X36Y56         FDRE (Setup_fdre_C_D)       -0.265    24.735    <hidden>
  -------------------------------------------------------------------
                         required time                         24.735    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 23.698    

Slack (MET) :             23.702ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.665%)  route 0.611ns (59.335%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55                                      0.000     0.000 r  <hidden>
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  <hidden>
                         net (fo=1, routed)           0.611     1.030    <hidden>
    SLICE_X39Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)       -0.268    24.732    <hidden>
  -------------------------------------------------------------------
                         required time                         24.732    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 23.702    

Slack (MET) :             23.704ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.028ns  (logic 0.419ns (40.744%)  route 0.609ns (59.256%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59                                      0.000     0.000 r  <hidden>
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  <hidden>
                         net (fo=1, routed)           0.609     1.028    <hidden>
    SLICE_X31Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X31Y60         FDRE (Setup_fdre_C_D)       -0.268    24.732    <hidden>
  -------------------------------------------------------------------
                         required time                         24.732    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                 23.704    

Slack (MET) :             23.712ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.018ns  (logic 0.419ns (41.156%)  route 0.599ns (58.844%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57                                      0.000     0.000 r  <hidden>
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  <hidden>
                         net (fo=1, routed)           0.599     1.018    <hidden>
    SLICE_X39Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X39Y56         FDRE (Setup_fdre_C_D)       -0.270    24.730    <hidden>
  -------------------------------------------------------------------
                         required time                         24.730    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 23.712    

Slack (MET) :             23.740ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.995ns  (logic 0.419ns (42.114%)  route 0.576ns (57.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57                                      0.000     0.000 r  <hidden>
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  <hidden>
                         net (fo=1, routed)           0.576     0.995    <hidden>
    SLICE_X39Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X39Y56         FDRE (Setup_fdre_C_D)       -0.265    24.735    <hidden>
  -------------------------------------------------------------------
                         required time                         24.735    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                 23.740    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.106ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.718ns (30.094%)  route 1.668ns (69.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 23.574 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.629    -0.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X58Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.419    -0.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X58Y16         LUT2 (Prop_lut2_I1_O)        0.299     0.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.819     1.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X61Y19         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.507    23.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.577    24.151    
                         clock uncertainty           -0.121    24.030    
    SLICE_X61Y19         FDPE (Recov_fdpe_C_PRE)     -0.359    23.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         23.671    
                         arrival time                          -1.565    
  -------------------------------------------------------------------
                         slack                                 22.106    

Slack (MET) :             22.106ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.718ns (30.094%)  route 1.668ns (69.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 23.574 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.629    -0.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X58Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.419    -0.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X58Y16         LUT2 (Prop_lut2_I1_O)        0.299     0.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.819     1.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X61Y19         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.507    23.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.577    24.151    
                         clock uncertainty           -0.121    24.030    
    SLICE_X61Y19         FDPE (Recov_fdpe_C_PRE)     -0.359    23.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         23.671    
                         arrival time                          -1.565    
  -------------------------------------------------------------------
                         slack                                 22.106    

Slack (MET) :             22.106ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.718ns (30.094%)  route 1.668ns (69.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 23.574 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.629    -0.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X58Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.419    -0.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X58Y16         LUT2 (Prop_lut2_I1_O)        0.299     0.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.819     1.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X61Y19         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.507    23.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.577    24.151    
                         clock uncertainty           -0.121    24.030    
    SLICE_X61Y19         FDPE (Recov_fdpe_C_PRE)     -0.359    23.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         23.671    
                         arrival time                          -1.565    
  -------------------------------------------------------------------
                         slack                                 22.106    

Slack (MET) :             22.173ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.518ns (22.208%)  route 1.814ns (77.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 23.568 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.549    -0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.814     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X58Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.501    23.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X58Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism              0.563    24.131    
                         clock uncertainty           -0.121    24.010    
    SLICE_X58Y24         FDCE (Recov_fdce_C_CLR)     -0.405    23.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         23.605    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                 22.173    

Slack (MET) :             22.262ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.718ns (32.150%)  route 1.515ns (67.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 23.574 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.625    -0.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X59Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X59Y19         LUT2 (Prop_lut2_I1_O)        0.299     0.742 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.667     1.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X61Y20         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.507    23.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.577    24.151    
                         clock uncertainty           -0.121    24.030    
    SLICE_X61Y20         FDPE (Recov_fdpe_C_PRE)     -0.359    23.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         23.671    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                 22.262    

Slack (MET) :             22.292ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.718ns (32.597%)  route 1.485ns (67.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 23.573 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.625    -0.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X59Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X59Y19         LUT2 (Prop_lut2_I1_O)        0.299     0.742 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.636     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X58Y21         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.506    23.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y21         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.577    24.150    
                         clock uncertainty           -0.121    24.029    
    SLICE_X58Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    23.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         23.670    
                         arrival time                          -1.378    
  -------------------------------------------------------------------
                         slack                                 22.292    

Slack (MET) :             22.292ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.718ns (32.597%)  route 1.485ns (67.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 23.573 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.625    -0.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X59Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X59Y19         LUT2 (Prop_lut2_I1_O)        0.299     0.742 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.636     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X58Y21         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.506    23.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y21         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.577    24.150    
                         clock uncertainty           -0.121    24.029    
    SLICE_X58Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    23.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         23.670    
                         arrival time                          -1.378    
  -------------------------------------------------------------------
                         slack                                 22.292    

Slack (MET) :             22.351ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.518ns (24.792%)  route 1.571ns (75.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 23.503 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.549    -0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.571     1.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X57Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.436    23.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X57Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.563    24.066    
                         clock uncertainty           -0.121    23.945    
    SLICE_X57Y24         FDCE (Recov_fdce_C_CLR)     -0.405    23.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         23.540    
                         arrival time                          -1.188    
  -------------------------------------------------------------------
                         slack                                 22.351    

Slack (MET) :             22.395ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.518ns (24.792%)  route 1.571ns (75.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 23.503 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.549    -0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.571     1.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X56Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.436    23.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X56Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism              0.563    24.066    
                         clock uncertainty           -0.121    23.945    
    SLICE_X56Y24         FDCE (Recov_fdce_C_CLR)     -0.361    23.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         23.584    
                         arrival time                          -1.188    
  -------------------------------------------------------------------
                         slack                                 22.395    

Slack (MET) :             22.415ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.456ns (23.301%)  route 1.501ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 23.508 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.623    -0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y21         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDPE (Prop_fdpe_C_Q)         0.456    -0.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.501     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X53Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.441    23.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X53Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.563    24.071    
                         clock uncertainty           -0.121    23.950    
    SLICE_X53Y20         FDCE (Recov_fdce_C_CLR)     -0.405    23.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         23.545    
                         arrival time                          -1.130    
  -------------------------------------------------------------------
                         slack                                 22.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.328%)  route 0.139ns (49.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.586    -0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDPE (Prop_fdpe_C_Q)         0.141    -0.394 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X63Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.856    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X63Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.273    -0.499    
    SLICE_X63Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.328%)  route 0.139ns (49.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.586    -0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDPE (Prop_fdpe_C_Q)         0.141    -0.394 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X63Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.856    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X63Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.273    -0.499    
    SLICE_X63Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.328%)  route 0.139ns (49.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.586    -0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDPE (Prop_fdpe_C_Q)         0.141    -0.394 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X63Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.856    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X63Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.273    -0.499    
    SLICE_X63Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.328%)  route 0.139ns (49.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.586    -0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDPE (Prop_fdpe_C_Q)         0.141    -0.394 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X63Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.856    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X63Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.273    -0.499    
    SLICE_X63Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.328%)  route 0.139ns (49.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.586    -0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDPE (Prop_fdpe_C_Q)         0.141    -0.394 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X63Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.856    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X63Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.273    -0.499    
    SLICE_X63Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.558%)  route 0.144ns (50.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.586    -0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDPE (Prop_fdpe_C_Q)         0.141    -0.394 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144    -0.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X62Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.856    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X62Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.273    -0.499    
    SLICE_X62Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.558%)  route 0.144ns (50.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.586    -0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDPE (Prop_fdpe_C_Q)         0.141    -0.394 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144    -0.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X62Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.856    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X62Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.273    -0.499    
    SLICE_X62Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.558%)  route 0.144ns (50.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.586    -0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDPE (Prop_fdpe_C_Q)         0.141    -0.394 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144    -0.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X62Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.856    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X62Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.273    -0.499    
    SLICE_X62Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.558%)  route 0.144ns (50.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.586    -0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDPE (Prop_fdpe_C_Q)         0.141    -0.394 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144    -0.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X62Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.856    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X62Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.273    -0.499    
    SLICE_X62Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.558%)  route 0.144ns (50.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.586    -0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDPE (Prop_fdpe_C_Q)         0.141    -0.394 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144    -0.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X62Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.856    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X62Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.273    -0.499    
    SLICE_X62Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.341    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/usb_idx_reg[0]_rep/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.407ns  (logic 0.580ns (24.093%)  route 1.827ns (75.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 23.488 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    21.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.787 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.454    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.550 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.547    19.097    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.304    19.856    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.124    19.980 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         1.524    21.504    control_i/usb_write_n_reg_0
    SLICE_X35Y71         FDCE                                         f  control_i/usb_idx_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.422    23.488    control_i/clk_out1
    SLICE_X35Y71         FDCE                                         r  control_i/usb_idx_reg[0]_rep/C
                         clock pessimism              0.399    23.887    
                         clock uncertainty           -0.241    23.646    
    SLICE_X35Y71         FDCE (Recov_fdce_C_CLR)     -0.405    23.241    control_i/usb_idx_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         23.241    
                         arrival time                         -21.504    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/usb_idx_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.407ns  (logic 0.580ns (24.093%)  route 1.827ns (75.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 23.488 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    21.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.787 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.454    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.550 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.547    19.097    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.304    19.856    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.124    19.980 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         1.524    21.504    control_i/usb_write_n_reg_0
    SLICE_X35Y71         FDCE                                         f  control_i/usb_idx_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.422    23.488    control_i/clk_out1
    SLICE_X35Y71         FDCE                                         r  control_i/usb_idx_reg[0]_rep__0/C
                         clock pessimism              0.399    23.887    
                         clock uncertainty           -0.241    23.646    
    SLICE_X35Y71         FDCE (Recov_fdce_C_CLR)     -0.405    23.241    control_i/usb_idx_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         23.241    
                         arrival time                         -21.504    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/usb_idx_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.366ns  (logic 0.580ns (24.515%)  route 1.786ns (75.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 23.490 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    21.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.787 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.454    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.550 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.547    19.097    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.304    19.856    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.124    19.980 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         1.482    21.463    control_i/usb_write_n_reg_0
    SLICE_X35Y81         FDCE                                         f  control_i/usb_idx_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.424    23.490    control_i/clk_out1
    SLICE_X35Y81         FDCE                                         r  control_i/usb_idx_reg[10]/C
                         clock pessimism              0.399    23.889    
                         clock uncertainty           -0.241    23.648    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.405    23.243    control_i/usb_idx_reg[10]
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -21.463    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/usb_idx_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.366ns  (logic 0.580ns (24.515%)  route 1.786ns (75.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 23.490 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    21.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.787 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.454    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.550 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.547    19.097    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.304    19.856    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.124    19.980 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         1.482    21.463    control_i/usb_write_n_reg_0
    SLICE_X35Y81         FDCE                                         f  control_i/usb_idx_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.424    23.490    control_i/clk_out1
    SLICE_X35Y81         FDCE                                         r  control_i/usb_idx_reg[11]/C
                         clock pessimism              0.399    23.889    
                         clock uncertainty           -0.241    23.648    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.405    23.243    control_i/usb_idx_reg[11]
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -21.463    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/usb_idx_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.366ns  (logic 0.580ns (24.515%)  route 1.786ns (75.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 23.490 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    21.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.787 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.454    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.550 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.547    19.097    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.304    19.856    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.124    19.980 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         1.482    21.463    control_i/usb_write_n_reg_0
    SLICE_X35Y81         FDCE                                         f  control_i/usb_idx_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.424    23.490    control_i/clk_out1
    SLICE_X35Y81         FDCE                                         r  control_i/usb_idx_reg[9]/C
                         clock pessimism              0.399    23.889    
                         clock uncertainty           -0.241    23.648    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.405    23.243    control_i/usb_idx_reg[9]
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -21.463    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/sample_idx_reg[3]_rep/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.367ns  (logic 0.580ns (24.504%)  route 1.787ns (75.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 23.496 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    21.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.787 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.454    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.550 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.547    19.097    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.304    19.856    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.124    19.980 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         1.483    21.463    control_i/usb_write_n_reg_0
    SLICE_X33Y63         FDCE                                         f  control_i/sample_idx_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.430    23.496    control_i/clk_out1
    SLICE_X33Y63         FDCE                                         r  control_i/sample_idx_reg[3]_rep/C
                         clock pessimism              0.399    23.895    
                         clock uncertainty           -0.241    23.654    
    SLICE_X33Y63         FDCE (Recov_fdce_C_CLR)     -0.405    23.249    control_i/sample_idx_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         23.249    
                         arrival time                         -21.463    
  -------------------------------------------------------------------
                         slack                                  1.785    

Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/sample_idx_reg[3]_rep__0/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.367ns  (logic 0.580ns (24.504%)  route 1.787ns (75.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 23.496 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    21.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.787 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.454    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.550 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.547    19.097    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.304    19.856    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.124    19.980 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         1.483    21.463    control_i/usb_write_n_reg_0
    SLICE_X33Y63         FDCE                                         f  control_i/sample_idx_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.430    23.496    control_i/clk_out1
    SLICE_X33Y63         FDCE                                         r  control_i/sample_idx_reg[3]_rep__0/C
                         clock pessimism              0.399    23.895    
                         clock uncertainty           -0.241    23.654    
    SLICE_X33Y63         FDCE (Recov_fdce_C_CLR)     -0.405    23.249    control_i/sample_idx_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         23.249    
                         arrival time                         -21.463    
  -------------------------------------------------------------------
                         slack                                  1.785    

Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/sample_idx_reg[5]_rep__0/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.367ns  (logic 0.580ns (24.504%)  route 1.787ns (75.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 23.496 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    21.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.787 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.454    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.550 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.547    19.097    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.304    19.856    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.124    19.980 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         1.483    21.463    control_i/usb_write_n_reg_0
    SLICE_X33Y63         FDCE                                         f  control_i/sample_idx_reg[5]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.430    23.496    control_i/clk_out1
    SLICE_X33Y63         FDCE                                         r  control_i/sample_idx_reg[5]_rep__0/C
                         clock pessimism              0.399    23.895    
                         clock uncertainty           -0.241    23.654    
    SLICE_X33Y63         FDCE (Recov_fdce_C_CLR)     -0.405    23.249    control_i/sample_idx_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         23.249    
                         arrival time                         -21.463    
  -------------------------------------------------------------------
                         slack                                  1.785    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/sample_idx_reg[1]_rep/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.348ns  (logic 0.580ns (24.705%)  route 1.768ns (75.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 23.494 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    21.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.787 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.454    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.550 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.547    19.097    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.304    19.856    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.124    19.980 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         1.464    21.444    control_i/usb_write_n_reg_0
    SLICE_X35Y65         FDCE                                         f  control_i/sample_idx_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.428    23.494    control_i/clk_out1
    SLICE_X35Y65         FDCE                                         r  control_i/sample_idx_reg[1]_rep/C
                         clock pessimism              0.399    23.893    
                         clock uncertainty           -0.241    23.652    
    SLICE_X35Y65         FDCE (Recov_fdce_C_CLR)     -0.405    23.247    control_i/sample_idx_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         23.247    
                         arrival time                         -21.444    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/sample_idx_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.348ns  (logic 0.580ns (24.705%)  route 1.768ns (75.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 23.494 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519    21.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.787 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.454    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.550 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.547    19.097    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456    19.553 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.304    19.856    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.124    19.980 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         1.464    21.444    control_i/usb_write_n_reg_0
    SLICE_X35Y65         FDCE                                         f  control_i/sample_idx_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N11                                               0.000    25.000 r  sysclk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    26.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.388 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.975    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.066 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.428    23.494    control_i/clk_out1
    SLICE_X35Y65         FDCE                                         r  control_i/sample_idx_reg[1]_rep__0/C
                         clock pessimism              0.399    23.893    
                         clock uncertainty           -0.241    23.652    
    SLICE_X35Y65         FDCE (Recov_fdce_C_CLR)     -0.405    23.247    control_i/sample_idx_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         23.247    
                         arrival time                         -21.444    
  -------------------------------------------------------------------
                         slack                                  1.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/pa_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.186ns (27.064%)  route 0.501ns (72.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.556    -0.565    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.307    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.262 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.384     0.122    control_i/usb_write_n_reg_0
    SLICE_X51Y58         FDCE                                         f  control_i/pa_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.833    -0.794    control_i/clk_out1
    SLICE_X51Y58         FDCE                                         r  control_i/pa_en_reg/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.241     0.001    
    SLICE_X51Y58         FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    control_i/pa_en_reg
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/adc_oe_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.937%)  route 0.505ns (73.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.556    -0.565    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.307    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.262 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.387     0.125    control_i/usb_write_n_reg_0
    SLICE_X51Y61         FDPE                                         f  control_i/adc_oe_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.832    -0.795    control_i/clk_out1
    SLICE_X51Y61         FDPE                                         r  control_i/adc_oe_reg[1]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.241     0.000    
    SLICE_X51Y61         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.095    control_i/adc_oe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/adc_oe_reg[1]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.937%)  route 0.505ns (73.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.556    -0.565    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.307    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.262 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.387     0.125    control_i/usb_write_n_reg_0
    SLICE_X51Y61         FDPE                                         f  control_i/adc_oe_reg[1]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.832    -0.795    control_i/clk_out1
    SLICE_X51Y61         FDPE                                         r  control_i/adc_oe_reg[1]_lopt_replica/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.241     0.000    
    SLICE_X51Y61         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.095    control_i/adc_oe_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/adc_oe_reg[1]_lopt_replica_2/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.937%)  route 0.505ns (73.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.556    -0.565    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.307    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.262 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.387     0.125    control_i/usb_write_n_reg_0
    SLICE_X51Y61         FDPE                                         f  control_i/adc_oe_reg[1]_lopt_replica_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.832    -0.795    control_i/clk_out1
    SLICE_X51Y61         FDPE                                         r  control_i/adc_oe_reg[1]_lopt_replica_2/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.241     0.000    
    SLICE_X51Y61         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.095    control_i/adc_oe_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/adc_oe_reg[1]_lopt_replica_3/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.937%)  route 0.505ns (73.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.556    -0.565    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.307    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.262 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.387     0.125    control_i/usb_write_n_reg_0
    SLICE_X51Y61         FDPE                                         f  control_i/adc_oe_reg[1]_lopt_replica_3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.832    -0.795    control_i/clk_out1
    SLICE_X51Y61         FDPE                                         r  control_i/adc_oe_reg[1]_lopt_replica_3/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.241     0.000    
    SLICE_X51Y61         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.095    control_i/adc_oe_reg[1]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/usb_writedata_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.006%)  route 0.558ns (74.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.556    -0.565    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.307    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.262 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.440     0.178    control_i/usb_write_n_reg_0
    SLICE_X44Y71         FDCE                                         f  control_i/usb_writedata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.820    -0.808    control_i/clk_out1
    SLICE_X44Y71         FDCE                                         r  control_i/usb_writedata_reg[0]/C
                         clock pessimism              0.555    -0.254    
                         clock uncertainty            0.241    -0.013    
    SLICE_X44Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.105    control_i/usb_writedata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/usb_idx_reg[0]_rep__9/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.076%)  route 0.587ns (75.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.556    -0.565    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.307    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.262 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.469     0.207    control_i/usb_write_n_reg_0
    SLICE_X44Y73         FDCE                                         f  control_i/usb_idx_reg[0]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.817    -0.811    control_i/clk_out1
    SLICE_X44Y73         FDCE                                         r  control_i/usb_idx_reg[0]_rep__9/C
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.241    -0.016    
    SLICE_X44Y73         FDCE (Remov_fdce_C_CLR)     -0.092    -0.108    control_i/usb_idx_reg[0]_rep__9
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/usb_idx_reg[1]_rep__8/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.076%)  route 0.587ns (75.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.556    -0.565    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.307    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.262 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.469     0.207    control_i/usb_write_n_reg_0
    SLICE_X44Y73         FDCE                                         f  control_i/usb_idx_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.817    -0.811    control_i/clk_out1
    SLICE_X44Y73         FDCE                                         r  control_i/usb_idx_reg[1]_rep__8/C
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.241    -0.016    
    SLICE_X44Y73         FDCE (Remov_fdce_C_CLR)     -0.092    -0.108    control_i/usb_idx_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/usb_idx_reg[2]_rep/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.076%)  route 0.587ns (75.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.556    -0.565    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.307    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.262 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.469     0.207    control_i/usb_write_n_reg_0
    SLICE_X44Y73         FDCE                                         f  control_i/usb_idx_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.817    -0.811    control_i/clk_out1
    SLICE_X44Y73         FDCE                                         r  control_i/usb_idx_reg[2]_rep/C
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.241    -0.016    
    SLICE_X44Y73         FDCE (Remov_fdce_C_CLR)     -0.092    -0.108    control_i/usb_idx_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/usb_idx_reg[2]_rep__6/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.076%)  route 0.587ns (75.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.556    -0.565    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.307    microblaze_i/s_gpio_rtl_0_tri_o[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.262 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.469     0.207    control_i/usb_write_n_reg_0
    SLICE_X44Y73         FDCE                                         f  control_i/usb_idx_reg[2]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.817    -0.811    control_i/clk_out1
    SLICE_X44Y73         FDCE                                         r  control_i/usb_idx_reg[2]_rep__6/C
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.241    -0.016    
    SLICE_X44Y73         FDCE (Remov_fdce_C_CLR)     -0.092    -0.108    control_i/usb_idx_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.315    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.448ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.124ns (28.050%)  route 2.883ns (71.950%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 36.118 - 33.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.546     3.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     4.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.875    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.999 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.868     5.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y21         LUT4 (Prop_lut4_I3_O)        0.150     6.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.522     6.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y21         LUT1 (Prop_lut1_I0_O)        0.332     6.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.634     7.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.274    36.392    
                         clock uncertainty           -0.035    36.357    
    SLICE_X36Y21         FDCE (Recov_fdce_C_CLR)     -0.405    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                 28.448    

Slack (MET) :             28.448ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.124ns (28.050%)  route 2.883ns (71.950%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 36.118 - 33.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.546     3.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     4.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.875    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.999 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.868     5.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y21         LUT4 (Prop_lut4_I3_O)        0.150     6.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.522     6.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y21         LUT1 (Prop_lut1_I0_O)        0.332     6.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.634     7.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.274    36.392    
                         clock uncertainty           -0.035    36.357    
    SLICE_X36Y21         FDCE (Recov_fdce_C_CLR)     -0.405    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                 28.448    

Slack (MET) :             28.448ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.124ns (28.050%)  route 2.883ns (71.950%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 36.118 - 33.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.546     3.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     4.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.875    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.999 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.868     5.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y21         LUT4 (Prop_lut4_I3_O)        0.150     6.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.522     6.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y21         LUT1 (Prop_lut1_I0_O)        0.332     6.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.634     7.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.274    36.392    
                         clock uncertainty           -0.035    36.357    
    SLICE_X36Y21         FDCE (Recov_fdce_C_CLR)     -0.405    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                 28.448    

Slack (MET) :             28.448ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.124ns (28.050%)  route 2.883ns (71.950%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 36.118 - 33.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.546     3.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     4.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.875    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.999 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.868     5.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y21         LUT4 (Prop_lut4_I3_O)        0.150     6.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.522     6.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y21         LUT1 (Prop_lut1_I0_O)        0.332     6.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.634     7.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.274    36.392    
                         clock uncertainty           -0.035    36.357    
    SLICE_X36Y21         FDCE (Recov_fdce_C_CLR)     -0.405    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                 28.448    

Slack (MET) :             28.448ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.124ns (28.050%)  route 2.883ns (71.950%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 36.118 - 33.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.546     3.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     4.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.875    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.999 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.868     5.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y21         LUT4 (Prop_lut4_I3_O)        0.150     6.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.522     6.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y21         LUT1 (Prop_lut1_I0_O)        0.332     6.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.634     7.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.274    36.392    
                         clock uncertainty           -0.035    36.357    
    SLICE_X36Y21         FDCE (Recov_fdce_C_CLR)     -0.405    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                 28.448    

Slack (MET) :             28.448ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.124ns (28.050%)  route 2.883ns (71.950%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 36.118 - 33.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.546     3.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     4.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.875    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.999 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.868     5.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y21         LUT4 (Prop_lut4_I3_O)        0.150     6.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.522     6.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y21         LUT1 (Prop_lut1_I0_O)        0.332     6.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.634     7.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.274    36.392    
                         clock uncertainty           -0.035    36.357    
    SLICE_X36Y21         FDCE (Recov_fdce_C_CLR)     -0.405    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                 28.448    

Slack (MET) :             28.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 1.124ns (29.054%)  route 2.745ns (70.946%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 36.119 - 33.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.546     3.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     4.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.875    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.999 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.868     5.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y21         LUT4 (Prop_lut4_I3_O)        0.150     6.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.522     6.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y21         LUT1 (Prop_lut1_I0_O)        0.332     6.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.495     7.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.434    36.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.274    36.393    
                         clock uncertainty           -0.035    36.358    
    SLICE_X36Y20         FDCE (Recov_fdce_C_CLR)     -0.405    35.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.953    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                 28.587    

Slack (MET) :             28.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 1.124ns (29.054%)  route 2.745ns (70.946%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 36.119 - 33.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.546     3.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     4.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.875    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.999 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.868     5.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y21         LUT4 (Prop_lut4_I3_O)        0.150     6.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.522     6.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y21         LUT1 (Prop_lut1_I0_O)        0.332     6.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.495     7.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.434    36.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.274    36.393    
                         clock uncertainty           -0.035    36.358    
    SLICE_X36Y20         FDCE (Recov_fdce_C_CLR)     -0.405    35.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.953    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                 28.587    

Slack (MET) :             28.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 1.124ns (29.054%)  route 2.745ns (70.946%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 36.119 - 33.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.546     3.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     4.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.875    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.999 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.868     5.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y21         LUT4 (Prop_lut4_I3_O)        0.150     6.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.522     6.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y21         LUT1 (Prop_lut1_I0_O)        0.332     6.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.495     7.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.434    36.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.274    36.393    
                         clock uncertainty           -0.035    36.358    
    SLICE_X36Y20         FDCE (Recov_fdce_C_CLR)     -0.405    35.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.953    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                 28.587    

Slack (MET) :             28.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 1.124ns (29.054%)  route 2.745ns (70.946%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 36.119 - 33.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.546     3.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     4.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.875    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.999 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.868     5.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y21         LUT4 (Prop_lut4_I3_O)        0.150     6.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.522     6.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y21         LUT1 (Prop_lut1_I0_O)        0.332     6.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.495     7.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.434    36.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.274    36.393    
                         clock uncertainty           -0.035    36.358    
    SLICE_X36Y20         FDCE (Recov_fdce_C_CLR)     -0.405    35.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.953    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                 28.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.121%)  route 0.146ns (50.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X50Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X50Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.353     1.359    
    SLICE_X50Y20         FDCE (Remov_fdce_C_CLR)     -0.067     1.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.121%)  route 0.146ns (50.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X50Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X50Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.353     1.359    
    SLICE_X50Y20         FDCE (Remov_fdce_C_CLR)     -0.067     1.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.279%)  route 0.201ns (58.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.201     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X51Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.353     1.359    
    SLICE_X51Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.279%)  route 0.201ns (58.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.201     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X51Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.353     1.359    
    SLICE_X51Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.279%)  route 0.201ns (58.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.201     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X51Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.353     1.359    
    SLICE_X51Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.279%)  route 0.201ns (58.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.201     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X51Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.353     1.359    
    SLICE_X51Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.279%)  route 0.201ns (58.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.201     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X51Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.353     1.359    
    SLICE_X51Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.279%)  route 0.201ns (58.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.201     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X51Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.353     1.359    
    SLICE_X51Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.279%)  route 0.201ns (58.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.201     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X51Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.353     1.359    
    SLICE_X51Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.279%)  route 0.201ns (58.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.201     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X51Y20         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.353     1.359    
    SLICE_X51Y20         FDPE (Remov_fdpe_C_PRE)     -0.095     1.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.402    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Max Delay           117 Endpoints
Min Delay           117 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.125ns  (logic 2.415ns (47.126%)  route 2.710ns (52.874%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.571    -0.879    <hidden>
    SLICE_X52Y4          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.749 r  <hidden>
                         net (fo=1, routed)           0.795     1.544    <hidden>
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.181 r  <hidden>
                         net (fo=1, routed)           1.361     3.543    <hidden>
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.150     3.693 r  <hidden>
                         net (fo=1, routed)           0.553     4.245    <hidden>
    SLICE_X44Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.448    -1.485    <hidden>
    SLICE_X44Y3          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.302ns  (logic 2.395ns (55.670%)  route 1.907ns (44.330%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.567    -0.883    <hidden>
    SLICE_X46Y3          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.731 r  <hidden>
                         net (fo=1, routed)           0.794     1.525    <hidden>
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     2.182 r  <hidden>
                         net (fo=1, routed)           1.113     3.295    <hidden>
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.124     3.419 r  <hidden>
                         net (fo=1, routed)           0.000     3.419    <hidden>
    SLICE_X43Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.448    -1.485    <hidden>
    SLICE_X43Y2          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.142ns  (logic 2.395ns (57.822%)  route 1.747ns (42.178%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.565    -0.885    <hidden>
    SLICE_X38Y4          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.729 r  <hidden>
                         net (fo=1, routed)           0.804     1.533    <hidden>
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     2.190 r  <hidden>
                         net (fo=1, routed)           0.943     3.133    <hidden>
    SLICE_X40Y4          LUT2 (Prop_lut2_I1_O)        0.124     3.257 r  <hidden>
                         net (fo=1, routed)           0.000     3.257    <hidden>
    SLICE_X40Y4          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.447    -1.486    <hidden>
    SLICE_X40Y4          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.452ns  (logic 1.738ns (50.352%)  route 1.714ns (49.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.567    -0.883    <hidden>
    SLICE_X42Y0          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y0          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.731 r  <hidden>
                         net (fo=1, routed)           0.656     1.387    <hidden>
    SLICE_X43Y0          LUT3 (Prop_lut3_I2_O)        0.124     1.511 r  <hidden>
                         net (fo=3, routed)           1.058     2.569    <hidden>
    SLICE_X40Y4          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.447    -1.486    <hidden>
    SLICE_X40Y4          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.374ns  (logic 1.780ns (52.763%)  route 1.594ns (47.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.567    -0.883    <hidden>
    SLICE_X42Y1          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.745 r  <hidden>
                         net (fo=1, routed)           0.810     1.555    <hidden>
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.152     1.707 r  <hidden>
                         net (fo=12, routed)          0.784     2.491    <hidden>
    SLICE_X47Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.448    -1.485    <hidden>
    SLICE_X47Y3          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.374ns  (logic 1.780ns (52.763%)  route 1.594ns (47.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.567    -0.883    <hidden>
    SLICE_X42Y1          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.745 r  <hidden>
                         net (fo=1, routed)           0.810     1.555    <hidden>
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.152     1.707 r  <hidden>
                         net (fo=12, routed)          0.784     2.491    <hidden>
    SLICE_X47Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.448    -1.485    <hidden>
    SLICE_X47Y3          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.374ns  (logic 1.780ns (52.763%)  route 1.594ns (47.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.567    -0.883    <hidden>
    SLICE_X42Y1          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.745 r  <hidden>
                         net (fo=1, routed)           0.810     1.555    <hidden>
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.152     1.707 r  <hidden>
                         net (fo=12, routed)          0.784     2.491    <hidden>
    SLICE_X47Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.448    -1.485    <hidden>
    SLICE_X47Y3          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.374ns  (logic 1.780ns (52.763%)  route 1.594ns (47.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.567    -0.883    <hidden>
    SLICE_X42Y1          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.745 r  <hidden>
                         net (fo=1, routed)           0.810     1.555    <hidden>
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.152     1.707 r  <hidden>
                         net (fo=12, routed)          0.784     2.491    <hidden>
    SLICE_X47Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.448    -1.485    <hidden>
    SLICE_X47Y3          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.235ns  (logic 1.780ns (55.020%)  route 1.455ns (44.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.567    -0.883    <hidden>
    SLICE_X42Y1          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.745 r  <hidden>
                         net (fo=1, routed)           0.810     1.555    <hidden>
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.152     1.707 r  <hidden>
                         net (fo=12, routed)          0.645     2.352    <hidden>
    SLICE_X47Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.449    -1.484    <hidden>
    SLICE_X47Y2          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.235ns  (logic 1.780ns (55.020%)  route 1.455ns (44.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.567    -0.883    <hidden>
    SLICE_X42Y1          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.745 r  <hidden>
                         net (fo=1, routed)           0.810     1.555    <hidden>
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.152     1.707 r  <hidden>
                         net (fo=12, routed)          0.645     2.352    <hidden>
    SLICE_X47Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.449    -1.484    <hidden>
    SLICE_X47Y2          FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.623ns  (logic 0.367ns (58.882%)  route 0.256ns (41.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.434    -1.499    <hidden>
    SLICE_X39Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.367    -1.132 r  <hidden>
                         net (fo=2, routed)           0.256    -0.876    <hidden>
    SLICE_X39Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.552    -0.898    <hidden>
    SLICE_X39Y20         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.637ns  (logic 0.367ns (57.621%)  route 0.270ns (42.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.446    -1.487    <hidden>
    SLICE_X44Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.367    -1.120 r  <hidden>
                         net (fo=2, routed)           0.270    -0.850    <hidden>
    SLICE_X43Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.564    -0.886    <hidden>
    SLICE_X43Y10         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.636ns  (logic 0.367ns (57.746%)  route 0.269ns (42.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.449    -1.484    <hidden>
    SLICE_X44Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.367    -1.117 r  <hidden>
                         net (fo=2, routed)           0.269    -0.849    <hidden>
    SLICE_X44Y4          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.567    -0.883    <hidden>
    SLICE_X44Y4          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.639ns  (logic 0.367ns (57.454%)  route 0.272ns (42.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.449    -1.484    <hidden>
    SLICE_X49Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.367    -1.117 r  <hidden>
                         net (fo=2, routed)           0.272    -0.845    <hidden>
    SLICE_X50Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.569    -0.881    <hidden>
    SLICE_X50Y10         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.652ns  (logic 0.367ns (56.313%)  route 0.285ns (43.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.447    -1.486    <hidden>
    SLICE_X40Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.367    -1.119 r  <hidden>
                         net (fo=1, routed)           0.285    -0.834    <hidden>
    SLICE_X40Y6          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.566    -0.884    <hidden>
    SLICE_X40Y6          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.649ns  (logic 0.367ns (56.540%)  route 0.282ns (43.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.451    -1.482    <hidden>
    SLICE_X48Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.367    -1.115 r  <hidden>
                         net (fo=1, routed)           0.282    -0.833    <hidden>
    SLICE_X49Y7          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.569    -0.881    <hidden>
    SLICE_X49Y7          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.654ns  (logic 0.367ns (56.079%)  route 0.287ns (43.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.451    -1.482    <hidden>
    SLICE_X48Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.367    -1.115 r  <hidden>
                         net (fo=1, routed)           0.287    -0.828    <hidden>
    SLICE_X48Y6          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.570    -0.880    <hidden>
    SLICE_X48Y6          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.367ns (55.148%)  route 0.298ns (44.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -1.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.445    -1.488    <hidden>
    SLICE_X37Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.367    -1.121 r  <hidden>
                         net (fo=2, routed)           0.298    -0.823    <hidden>
    SLICE_X37Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.565    -0.885    <hidden>
    SLICE_X37Y5          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.673ns  (logic 0.337ns (50.056%)  route 0.336ns (49.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -1.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.445    -1.488    <hidden>
    SLICE_X37Y6          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.337    -1.151 r  <hidden>
                         net (fo=2, routed)           0.336    -0.815    <hidden>
    SLICE_X37Y6          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.565    -0.885    <hidden>
    SLICE_X37Y6          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.673ns  (logic 0.337ns (50.056%)  route 0.336ns (49.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -1.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.445    -1.488    <hidden>
    SLICE_X41Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.337    -1.151 r  <hidden>
                         net (fo=4, routed)           0.336    -0.815    <hidden>
    SLICE_X41Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.564    -0.886    <hidden>
    SLICE_X41Y10         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.094ns  (logic 1.344ns (64.177%)  route 0.750ns (35.823%))
  Logic Levels:           0  
  Clock Path Skew:        -5.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    3.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629     3.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X60Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.750     5.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X61Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.511    -1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X61Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.968ns  (logic 1.344ns (68.277%)  route 0.624ns (31.723%))
  Logic Levels:           0  
  Clock Path Skew:        -5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    3.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.630     3.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X60Y15         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.624     5.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X60Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.513    -1.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X60Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.932ns  (logic 1.317ns (68.165%)  route 0.615ns (31.835%))
  Logic Levels:           0  
  Clock Path Skew:        -5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     3.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X60Y17         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     4.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.615     5.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X61Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.511    -1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X61Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.911ns  (logic 0.478ns (25.009%)  route 1.433ns (74.991%))
  Logic Levels:           0  
  Clock Path Skew:        -5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    3.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.619     3.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.478     4.048 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           1.433     5.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[10]
    SLICE_X61Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.503    -1.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X61Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.889ns  (logic 1.344ns (71.160%)  route 0.545ns (28.840%))
  Logic Levels:           0  
  Clock Path Skew:        -5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     3.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X60Y17         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.923 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.545     5.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X63Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.512    -1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X63Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.879ns  (logic 0.478ns (25.442%)  route 1.401ns (74.558%))
  Logic Levels:           0  
  Clock Path Skew:        -5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    3.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.620     3.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.478     4.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           1.401     5.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[14]
    SLICE_X61Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.504    -1.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X61Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.848ns  (logic 1.343ns (72.656%)  route 0.505ns (27.344%))
  Logic Levels:           0  
  Clock Path Skew:        -5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    3.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.630     3.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X60Y15         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.505     5.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X60Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.513    -1.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X60Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.819ns  (logic 1.343ns (73.825%)  route 0.476ns (26.175%))
  Logic Levels:           0  
  Clock Path Skew:        -4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     3.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X60Y17         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.476     5.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X60Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.513    -1.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X60Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.789ns  (logic 1.317ns (73.628%)  route 0.472ns (26.372%))
  Logic Levels:           0  
  Clock Path Skew:        -5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    3.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.630     3.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X60Y15         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     4.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.472     5.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X61Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.511    -1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X61Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.780ns  (logic 1.309ns (73.521%)  route 0.471ns (26.479%))
  Logic Levels:           0  
  Clock Path Skew:        -5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    3.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.630     3.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X60Y15         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.471     5.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X60Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.513    -1.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X60Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        -2.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.148     1.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.059     1.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[6]
    SLICE_X61Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.849    -0.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X61Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.148ns (66.181%)  route 0.076ns (33.819%))
  Logic Levels:           0  
  Clock Path Skew:        -2.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.148     1.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.076     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[4]
    SLICE_X61Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.849    -0.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X61Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.162%)  route 0.132ns (50.838%))
  Logic Levels:           0  
  Clock Path Skew:        -2.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X44Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.128     1.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.132     1.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[0]
    SLICE_X45Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.823    -0.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X45Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.301%)  route 0.132ns (50.699%))
  Logic Levels:           0  
  Clock Path Skew:        -2.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.128     1.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.132     1.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[10]
    SLICE_X56Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.825    -0.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X56Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.628%)  route 0.135ns (51.372%))
  Logic Levels:           0  
  Clock Path Skew:        -2.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X44Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.128     1.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.135     1.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]_0[0]
    SLICE_X44Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.822    -0.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X44Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.148ns (54.326%)  route 0.124ns (45.674%))
  Logic Levels:           0  
  Clock Path Skew:        -2.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.148     1.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/Q
                         net (fo=2, routed)           0.124     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[22]
    SLICE_X58Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.851    -0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X58Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.701%)  route 0.161ns (53.299%))
  Logic Levels:           0  
  Clock Path Skew:        -2.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.161     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]
    SLICE_X56Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.824    -0.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X56Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.978%)  route 0.114ns (41.022%))
  Logic Levels:           0  
  Clock Path Skew:        -2.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164     1.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.114     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[3]
    SLICE_X61Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.849    -0.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X61Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.148ns (53.212%)  route 0.130ns (46.788%))
  Logic Levels:           0  
  Clock Path Skew:        -2.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.148     1.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.130     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[8]
    SLICE_X61Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.848    -0.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X61Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.110%)  route 0.113ns (40.890%))
  Logic Levels:           0  
  Clock Path Skew:        -2.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164     1.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/Q
                         net (fo=2, routed)           0.113     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[17]
    SLICE_X58Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.851    -0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X58Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  usb_clkout
  To Clock:  clk_out1_clk_wiz_0

Max Delay             0 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.760%)  route 0.167ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        -2.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.557     1.479    <hidden>
    SLICE_X35Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  <hidden>
                         net (fo=1, routed)           0.167     1.787    <hidden>
    SLICE_X35Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.827    -0.800    <hidden>
    SLICE_X35Y59         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.083%)  route 0.202ns (58.917%))
  Logic Levels:           0  
  Clock Path Skew:        -2.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.559     1.481    <hidden>
    SLICE_X37Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  <hidden>
                         net (fo=1, routed)           0.202     1.824    <hidden>
    SLICE_X39Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.829    -0.798    <hidden>
    SLICE_X39Y55         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.977%)  route 0.203ns (59.023%))
  Logic Levels:           0  
  Clock Path Skew:        -2.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.559     1.481    <hidden>
    SLICE_X36Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  <hidden>
                         net (fo=1, routed)           0.203     1.825    <hidden>
    SLICE_X39Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.829    -0.798    <hidden>
    SLICE_X39Y55         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.823%)  route 0.204ns (59.177%))
  Logic Levels:           0  
  Clock Path Skew:        -2.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.558     1.480    <hidden>
    SLICE_X35Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  <hidden>
                         net (fo=1, routed)           0.204     1.825    <hidden>
    SLICE_X37Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.829    -0.798    <hidden>
    SLICE_X37Y55         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.252%)  route 0.209ns (59.748%))
  Logic Levels:           0  
  Clock Path Skew:        -2.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.558     1.480    <hidden>
    SLICE_X35Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  <hidden>
                         net (fo=1, routed)           0.209     1.830    <hidden>
    SLICE_X36Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.829    -0.798    <hidden>
    SLICE_X36Y55         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.088%)  route 0.211ns (59.912%))
  Logic Levels:           0  
  Clock Path Skew:        -2.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.558     1.480    <hidden>
    SLICE_X35Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  <hidden>
                         net (fo=1, routed)           0.211     1.832    <hidden>
    SLICE_X36Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.829    -0.798    <hidden>
    SLICE_X36Y55         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.780%)  route 0.213ns (60.220%))
  Logic Levels:           0  
  Clock Path Skew:        -2.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.557     1.479    <hidden>
    SLICE_X35Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  <hidden>
                         net (fo=1, routed)           0.213     1.833    <hidden>
    SLICE_X30Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.828    -0.799    <hidden>
    SLICE_X30Y58         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.077%)  route 0.227ns (63.923%))
  Logic Levels:           0  
  Clock Path Skew:        -2.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.558     1.480    <hidden>
    SLICE_X35Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  <hidden>
                         net (fo=1, routed)           0.227     1.835    <hidden>
    SLICE_X37Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.829    -0.798    <hidden>
    SLICE_X37Y55         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.158%)  route 0.236ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -2.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.557     1.479    <hidden>
    SLICE_X35Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.128     1.607 r  <hidden>
                         net (fo=1, routed)           0.236     1.843    <hidden>
    SLICE_X31Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.828    -0.799    <hidden>
    SLICE_X31Y58         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.755%)  route 0.240ns (65.245%))
  Logic Levels:           0  
  Clock Path Skew:        -2.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.557     1.479    <hidden>
    SLICE_X35Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.128     1.607 r  <hidden>
                         net (fo=1, routed)           0.240     1.847    <hidden>
    SLICE_X30Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.828    -0.799    <hidden>
    SLICE_X30Y58         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.966ns  (logic 1.620ns (27.144%)  route 4.347ns (72.856%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  reset_n_IBUF_inst/O
                         net (fo=7, routed)           3.739     5.235    microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.124     5.359 r  microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.607     5.966    microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X32Y52         FDRE                                         r  microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.436    -1.498    microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X32Y52         FDRE                                         r  microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.178ns  (logic 0.308ns (14.151%)  route 1.870ns (85.849%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  reset_n_IBUF_inst/O
                         net (fo=7, routed)           1.642     1.906    microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.951 r  microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.227     2.178    microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X32Y52         FDRE                                         r  microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.830    -0.797    microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X32Y52         FDRE                                         r  microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Max Delay           119 Endpoints
Min Delay           135 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.842ns  (logic 0.609ns (15.852%)  route 3.233ns (84.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.552    -0.898    microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y28         FDRE                                         r  microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.396     1.954    <hidden>
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.153     2.107 f  <hidden>
                         net (fo=3, routed)           0.837     2.944    <hidden>
    SLICE_X42Y25         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.430    -1.503    <hidden>
    SLICE_X42Y25         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.842ns  (logic 0.609ns (15.852%)  route 3.233ns (84.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.552    -0.898    microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y28         FDRE                                         r  microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.396     1.954    <hidden>
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.153     2.107 f  <hidden>
                         net (fo=3, routed)           0.837     2.944    <hidden>
    SLICE_X42Y25         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.430    -1.503    <hidden>
    SLICE_X42Y25         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.842ns  (logic 0.609ns (15.852%)  route 3.233ns (84.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.552    -0.898    microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y28         FDRE                                         r  microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.396     1.954    <hidden>
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.153     2.107 f  <hidden>
                         net (fo=3, routed)           0.837     2.944    <hidden>
    SLICE_X42Y25         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.430    -1.503    <hidden>
    SLICE_X42Y25         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.713ns  (logic 0.610ns (16.428%)  route 3.103ns (83.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.552    -0.898    microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y28         FDRE                                         r  microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.306     1.864    <hidden>
    SLICE_X49Y25         LUT1 (Prop_lut1_I0_O)        0.154     2.018 f  <hidden>
                         net (fo=3, routed)           0.797     2.815    <hidden>
    SLICE_X49Y25         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.434    -1.499    <hidden>
    SLICE_X49Y25         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.713ns  (logic 0.610ns (16.428%)  route 3.103ns (83.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.552    -0.898    microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y28         FDRE                                         r  microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.306     1.864    <hidden>
    SLICE_X49Y25         LUT1 (Prop_lut1_I0_O)        0.154     2.018 f  <hidden>
                         net (fo=3, routed)           0.797     2.815    <hidden>
    SLICE_X49Y25         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.434    -1.499    <hidden>
    SLICE_X49Y25         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.713ns  (logic 0.610ns (16.428%)  route 3.103ns (83.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.552    -0.898    microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y28         FDRE                                         r  microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.306     1.864    <hidden>
    SLICE_X49Y25         LUT1 (Prop_lut1_I0_O)        0.154     2.018 f  <hidden>
                         net (fo=3, routed)           0.797     2.815    <hidden>
    SLICE_X49Y25         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.434    -1.499    <hidden>
    SLICE_X49Y25         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.655ns  (logic 0.580ns (15.870%)  route 3.075ns (84.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.552    -0.898    microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y28         FDRE                                         r  microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.396     1.954    <hidden>
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.124     2.078 f  <hidden>
                         net (fo=3, routed)           0.678     2.757    <hidden>
    SLICE_X43Y25         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.430    -1.503    <hidden>
    SLICE_X43Y25         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.655ns  (logic 0.580ns (15.870%)  route 3.075ns (84.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.552    -0.898    microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y28         FDRE                                         r  microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.396     1.954    <hidden>
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.124     2.078 f  <hidden>
                         net (fo=3, routed)           0.678     2.757    <hidden>
    SLICE_X43Y25         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.430    -1.503    <hidden>
    SLICE_X43Y25         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.655ns  (logic 0.580ns (15.870%)  route 3.075ns (84.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.552    -0.898    microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y28         FDRE                                         r  microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.396     1.954    <hidden>
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.124     2.078 f  <hidden>
                         net (fo=3, routed)           0.678     2.757    <hidden>
    SLICE_X43Y25         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.430    -1.503    <hidden>
    SLICE_X43Y25         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.620ns  (logic 0.580ns (16.022%)  route 3.040ns (83.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.552    -0.898    microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y28         FDRE                                         r  microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.414     1.972    <hidden>
    SLICE_X41Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.096 f  <hidden>
                         net (fo=3, routed)           0.626     2.722    <hidden>
    SLICE_X40Y24         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.430    -1.503    <hidden>
    SLICE_X40Y24         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.367ns (56.852%)  route 0.279ns (43.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.504    -1.429    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X63Y26         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.367    -1.062 r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.279    -0.784    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X65Y27         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.621    -0.829    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X65Y27         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.768ns  (logic 0.367ns (47.790%)  route 0.401ns (52.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -1.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.516    -1.417    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/ext_spi_clk
    SLICE_X62Y38         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.367    -1.050 r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/Q
                         net (fo=1, routed)           0.401    -0.649    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/src_in
    SLICE_X63Y41         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.637    -0.813    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/dest_clk
    SLICE_X63Y41         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.815ns  (logic 0.367ns (45.046%)  route 0.448ns (54.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.519    -1.414    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X65Y45         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.367    -1.047 r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.448    -0.599    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X63Y50         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.627    -0.823    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X63Y50         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.879ns  (logic 0.418ns (47.563%)  route 0.461ns (52.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.504    -1.429    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X64Y26         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.418    -1.011 r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=3, routed)           0.461    -0.550    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X63Y26         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.620    -0.830    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X63Y26         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.996ns  (logic 0.467ns (46.879%)  route 0.529ns (53.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.435    -1.499    microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X35Y51         FDRE                                         r  microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.367    -1.132 r  microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.529    -0.603    <hidden>
    SLICE_X35Y51         LUT2 (Prop_lut2_I0_O)        0.100    -0.503 r  <hidden>
                         net (fo=1, routed)           0.000    -0.503    <hidden>
    SLICE_X35Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.553    -0.897    <hidden>
    SLICE_X35Y51         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.056ns  (logic 1.056ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -1.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.512    -1.421    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X60Y34         RAMD32                                       r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.056    -0.365 r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.000    -0.365    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[1]
    SLICE_X60Y34         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.630    -0.820    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X60Y34         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.056ns  (logic 1.056ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.513    -1.420    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X60Y36         RAMD32                                       r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.056    -0.364 r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.000    -0.364    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[1]
    SLICE_X60Y36         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.632    -0.818    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X60Y36         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 1.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.511    -1.422    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X60Y33         RAMD32                                       r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.059    -0.363 r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000    -0.363    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X60Y33         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.629    -0.821    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X60Y33         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 1.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -1.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.512    -1.421    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X60Y34         RAMD32                                       r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.059    -0.362 r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000    -0.362    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X60Y34         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.630    -0.820    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X60Y34         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 1.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.513    -1.420    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X60Y36         RAMD32                                       r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.059    -0.361 r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000    -0.361    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X60Y36         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.632    -0.818    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X60Y36         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out2_clk_wiz_0

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.844ns  (logic 3.381ns (69.799%)  route 1.463ns (30.201%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563     3.414    <hidden>
    SLICE_X34Y42         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     5.031 r  <hidden>
                         net (fo=1, routed)           0.595     5.626    <hidden>
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.486 r  <hidden>
                         net (fo=1, routed)           0.000     6.486    <hidden>
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  <hidden>
                         net (fo=1, routed)           0.000     6.600    <hidden>
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.893 r  <hidden>
                         net (fo=2, routed)           0.418     7.311    <hidden>
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.373     7.684 r  <hidden>
                         net (fo=3, routed)           0.450     8.134    <hidden>
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.258 r  <hidden>
                         net (fo=1, routed)           0.000     8.258    <hidden>
    SLICE_X28Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.447    -1.486    <hidden>
    SLICE_X28Y46         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.835ns  (logic 3.257ns (67.365%)  route 1.578ns (32.635%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563     3.414    <hidden>
    SLICE_X34Y42         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     5.031 r  <hidden>
                         net (fo=1, routed)           0.595     5.626    <hidden>
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.486 r  <hidden>
                         net (fo=1, routed)           0.000     6.486    <hidden>
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  <hidden>
                         net (fo=1, routed)           0.000     6.600    <hidden>
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.893 r  <hidden>
                         net (fo=2, routed)           0.418     7.311    <hidden>
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.373     7.684 r  <hidden>
                         net (fo=3, routed)           0.565     8.249    <hidden>
    SLICE_X29Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.447    -1.486    <hidden>
    SLICE_X29Y46         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.782ns  (logic 3.257ns (68.114%)  route 1.525ns (31.886%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563     3.414    <hidden>
    SLICE_X34Y42         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     5.031 r  <hidden>
                         net (fo=1, routed)           0.595     5.626    <hidden>
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.486 r  <hidden>
                         net (fo=1, routed)           0.000     6.486    <hidden>
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  <hidden>
                         net (fo=1, routed)           0.000     6.600    <hidden>
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.893 r  <hidden>
                         net (fo=2, routed)           0.418     7.311    <hidden>
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.373     7.684 r  <hidden>
                         net (fo=3, routed)           0.512     8.196    <hidden>
    SLICE_X31Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.445    -1.488    <hidden>
    SLICE_X31Y46         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.479ns  (logic 2.884ns (82.899%)  route 0.595ns (17.101%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563     3.414    <hidden>
    SLICE_X34Y42         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     5.031 r  <hidden>
                         net (fo=1, routed)           0.595     5.626    <hidden>
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.486 r  <hidden>
                         net (fo=1, routed)           0.000     6.486    <hidden>
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  <hidden>
                         net (fo=1, routed)           0.000     6.600    <hidden>
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.893 r  <hidden>
                         net (fo=2, routed)           0.000     6.893    <hidden>
    SLICE_X35Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.444    -1.489    <hidden>
    SLICE_X35Y46         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.616ns  (logic 0.580ns (22.174%)  route 2.036ns (77.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.567     3.418    <hidden>
    SLICE_X29Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456     3.874 r  <hidden>
                         net (fo=2, routed)           1.265     5.139    <hidden>
    SLICE_X29Y37         LUT6 (Prop_lut6_I3_O)        0.124     5.263 r  <hidden>
                         net (fo=1, routed)           0.770     6.034    <hidden>
    SLICE_X30Y33         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.438    -1.495    <hidden>
    SLICE_X30Y33         SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.559ns  (logic 0.608ns (23.761%)  route 1.951ns (76.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.564     3.415    <hidden>
    SLICE_X15Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     3.871 r  <hidden>
                         net (fo=2, routed)           0.986     4.858    <hidden>
    SLICE_X15Y35         LUT5 (Prop_lut5_I1_O)        0.152     5.010 r  <hidden>
                         net (fo=1, routed)           0.964     5.974    <hidden>
    SLICE_X30Y37         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.441    -1.492    <hidden>
    SLICE_X30Y37         SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 0.746ns (30.278%)  route 1.718ns (69.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.552     3.403    <hidden>
    SLICE_X35Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.419     3.822 r  <hidden>
                         net (fo=2, routed)           1.084     4.906    <hidden>
    SLICE_X35Y30         LUT5 (Prop_lut5_I1_O)        0.327     5.233 r  <hidden>
                         net (fo=1, routed)           0.634     5.867    <hidden>
    SLICE_X30Y30         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.434    -1.499    <hidden>
    SLICE_X30Y30         SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.443ns  (logic 0.610ns (24.973%)  route 1.833ns (75.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.567     3.418    <hidden>
    SLICE_X15Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     3.874 r  <hidden>
                         net (fo=2, routed)           1.354     5.228    <hidden>
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.154     5.382 r  <hidden>
                         net (fo=1, routed)           0.479     5.861    <hidden>
    SLICE_X30Y37         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.441    -1.492    <hidden>
    SLICE_X30Y37         SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.369ns  (logic 0.670ns (28.285%)  route 1.699ns (71.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.567     3.418    <hidden>
    SLICE_X14Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.518     3.936 r  <hidden>
                         net (fo=2, routed)           1.358     5.294    <hidden>
    SLICE_X29Y37         LUT5 (Prop_lut5_I1_O)        0.152     5.446 r  <hidden>
                         net (fo=1, routed)           0.340     5.787    <hidden>
    SLICE_X30Y37         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.441    -1.492    <hidden>
    SLICE_X30Y37         SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.359ns  (logic 0.580ns (24.583%)  route 1.779ns (75.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.568     3.419    <hidden>
    SLICE_X15Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     3.875 r  <hidden>
                         net (fo=2, routed)           1.176     5.051    <hidden>
    SLICE_X15Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.175 r  <hidden>
                         net (fo=1, routed)           0.603     5.778    <hidden>
    SLICE_X30Y30         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.434    -1.499    <hidden>
    SLICE_X30Y30         SRL16E                                       r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        -2.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.290    <hidden>
    SLICE_X35Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.431 r  <hidden>
                         net (fo=1, routed)           0.172     1.603    <hidden>
    SLICE_X30Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.833    -0.795    <hidden>
    SLICE_X30Y48         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.744%)  route 0.166ns (50.256%))
  Logic Levels:           0  
  Clock Path Skew:        -2.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.291    <hidden>
    SLICE_X30Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.455 r  <hidden>
                         net (fo=1, routed)           0.166     1.621    <hidden>
    SLICE_X28Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.834    -0.794    <hidden>
    SLICE_X28Y49         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        -2.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.289    <hidden>
    SLICE_X29Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.141     1.430 f  <hidden>
                         net (fo=1, routed)           0.206     1.637    <hidden>
    SLICE_X29Y51         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.832    -0.796    <hidden>
    SLICE_X29Y51         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.184ns (31.540%)  route 0.399ns (68.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.282    <hidden>
    SLICE_X31Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.423 r  <hidden>
                         net (fo=2, routed)           0.279     1.703    <hidden>
    SLICE_X31Y30         LUT5 (Prop_lut5_I1_O)        0.043     1.746 r  <hidden>
                         net (fo=1, routed)           0.120     1.866    <hidden>
    SLICE_X30Y32         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.824    -0.804    <hidden>
    SLICE_X30Y32         SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.377%)  route 0.366ns (63.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.291    <hidden>
    SLICE_X14Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.164     1.455 r  <hidden>
                         net (fo=2, routed)           0.310     1.766    <hidden>
    SLICE_X15Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.811 r  <hidden>
                         net (fo=1, routed)           0.055     1.866    <hidden>
    SLICE_X14Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.831    -0.797    <hidden>
    SLICE_X14Y35         SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.110%)  route 0.412ns (68.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.282    <hidden>
    SLICE_X31Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.423 r  <hidden>
                         net (fo=2, routed)           0.300     1.723    <hidden>
    SLICE_X31Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  <hidden>
                         net (fo=1, routed)           0.112     1.880    <hidden>
    SLICE_X30Y31         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.823    -0.805    <hidden>
    SLICE_X30Y31         SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.858%)  route 0.417ns (69.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.288    <hidden>
    SLICE_X29Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.429 r  <hidden>
                         net (fo=2, routed)           0.249     1.679    <hidden>
    SLICE_X29Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.724 r  <hidden>
                         net (fo=1, routed)           0.167     1.891    <hidden>
    SLICE_X30Y39         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.830    -0.798    <hidden>
    SLICE_X30Y39         SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.421%)  route 0.446ns (70.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.282    <hidden>
    SLICE_X35Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.423 r  <hidden>
                         net (fo=2, routed)           0.252     1.676    <hidden>
    SLICE_X35Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.721 r  <hidden>
                         net (fo=1, routed)           0.194     1.914    <hidden>
    SLICE_X30Y37         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.828    -0.800    <hidden>
    SLICE_X30Y37         SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.062%)  route 0.454ns (70.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.290    <hidden>
    SLICE_X28Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.431 r  <hidden>
                         net (fo=2, routed)           0.284     1.715    <hidden>
    SLICE_X31Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.760 r  <hidden>
                         net (fo=1, routed)           0.170     1.930    <hidden>
    SLICE_X30Y41         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.831    -0.797    <hidden>
    SLICE_X30Y41         SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.492%)  route 0.467ns (71.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.554     1.281    <hidden>
    SLICE_X35Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     1.422 r  <hidden>
                         net (fo=2, routed)           0.307     1.729    <hidden>
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.774 r  <hidden>
                         net (fo=1, routed)           0.160     1.934    <hidden>
    SLICE_X30Y30         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.822    -0.806    <hidden>
    SLICE_X30Y30         SRL16E                                       r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out2_clk_wiz_0

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.700ns  (logic 0.580ns (34.114%)  route 1.120ns (65.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    3.286ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.553     3.286    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y54         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     3.742 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.513     4.255    microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/mb_debug_sys_rst
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124     4.379 r  microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.607     4.986    microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X32Y52         FDRE                                         r  microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.436    -1.498    microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X32Y52         FDRE                                         r  microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 0.952ns (23.547%)  route 3.091ns (76.453%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.301    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     3.757 r  <hidden>
                         net (fo=1, routed)           1.006     4.762    <hidden>
    SLICE_X31Y41         LUT4 (Prop_lut4_I2_O)        0.124     4.886 f  <hidden>
                         net (fo=1, routed)           0.573     5.459    <hidden>
    SLICE_X31Y41         LUT6 (Prop_lut6_I0_O)        0.124     5.583 f  <hidden>
                         net (fo=2, routed)           1.062     6.646    <hidden>
    SLICE_X31Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.770 r  <hidden>
                         net (fo=3, routed)           0.450     7.220    <hidden>
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124     7.344 r  <hidden>
                         net (fo=1, routed)           0.000     7.344    <hidden>
    SLICE_X28Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.447    -1.486    <hidden>
    SLICE_X28Y46         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.034ns  (logic 0.828ns (20.526%)  route 3.206ns (79.474%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.301    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     3.757 r  <hidden>
                         net (fo=1, routed)           1.006     4.762    <hidden>
    SLICE_X31Y41         LUT4 (Prop_lut4_I2_O)        0.124     4.886 f  <hidden>
                         net (fo=1, routed)           0.573     5.459    <hidden>
    SLICE_X31Y41         LUT6 (Prop_lut6_I0_O)        0.124     5.583 f  <hidden>
                         net (fo=2, routed)           1.062     6.646    <hidden>
    SLICE_X31Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.770 r  <hidden>
                         net (fo=3, routed)           0.565     7.335    <hidden>
    SLICE_X29Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.447    -1.486    <hidden>
    SLICE_X29Y46         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.981ns  (logic 0.828ns (20.800%)  route 3.153ns (79.200%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.301    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     3.757 r  <hidden>
                         net (fo=1, routed)           1.006     4.762    <hidden>
    SLICE_X31Y41         LUT4 (Prop_lut4_I2_O)        0.124     4.886 f  <hidden>
                         net (fo=1, routed)           0.573     5.459    <hidden>
    SLICE_X31Y41         LUT6 (Prop_lut6_I0_O)        0.124     5.583 f  <hidden>
                         net (fo=2, routed)           1.062     6.646    <hidden>
    SLICE_X31Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.770 r  <hidden>
                         net (fo=3, routed)           0.512     7.281    <hidden>
    SLICE_X31Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.445    -1.488    <hidden>
    SLICE_X31Y46         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.698ns  (logic 0.952ns (25.745%)  route 2.746ns (74.255%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.301    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     3.757 r  <hidden>
                         net (fo=1, routed)           1.006     4.762    <hidden>
    SLICE_X31Y41         LUT4 (Prop_lut4_I2_O)        0.124     4.886 f  <hidden>
                         net (fo=1, routed)           0.573     5.459    <hidden>
    SLICE_X31Y41         LUT6 (Prop_lut6_I0_O)        0.124     5.583 f  <hidden>
                         net (fo=2, routed)           0.751     6.334    <hidden>
    SLICE_X31Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.458 r  <hidden>
                         net (fo=1, routed)           0.417     6.874    <hidden>
    SLICE_X30Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.998 r  <hidden>
                         net (fo=1, routed)           0.000     6.998    <hidden>
    SLICE_X30Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.446    -1.487    <hidden>
    SLICE_X30Y48         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.287ns  (logic 1.443ns (63.103%)  route 0.844ns (36.897%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.301    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     3.757 r  <hidden>
                         net (fo=4, routed)           0.844     4.600    <hidden>
    SLICE_X35Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.180 r  <hidden>
                         net (fo=1, routed)           0.000     5.180    <hidden>
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.294 r  <hidden>
                         net (fo=1, routed)           0.000     5.294    <hidden>
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.587 r  <hidden>
                         net (fo=2, routed)           0.000     5.587    <hidden>
    SLICE_X35Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.444    -1.489    <hidden>
    SLICE_X35Y46         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.885ns  (logic 0.606ns (32.141%)  route 1.279ns (67.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.301    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     3.757 f  <hidden>
                         net (fo=4, routed)           0.650     4.406    <hidden>
    SLICE_X29Y46         LUT4 (Prop_lut4_I2_O)        0.150     4.556 r  <hidden>
                         net (fo=1, routed)           0.630     5.186    <hidden>
    SLICE_X28Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.447    -1.486    <hidden>
    SLICE_X28Y46         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.717ns  (logic 0.580ns (33.771%)  route 1.137ns (66.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.301    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     3.757 f  <hidden>
                         net (fo=4, routed)           0.634     4.391    <hidden>
    SLICE_X30Y47         LUT5 (Prop_lut5_I2_O)        0.124     4.515 r  <hidden>
                         net (fo=1, routed)           0.503     5.018    <hidden>
    SLICE_X31Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.445    -1.488    <hidden>
    SLICE_X31Y46         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.513ns  (logic 0.456ns (30.143%)  route 1.057ns (69.857%))
  Logic Levels:           0  
  Clock Path Skew:        -4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.570     3.304    <hidden>
    SLICE_X15Y48         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDCE (Prop_fdce_C_Q)         0.456     3.760 r  <hidden>
                         net (fo=1, routed)           1.057     4.816    <hidden>
    SLICE_X28Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.438    -1.496    <hidden>
    SLICE_X28Y51         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.423ns  (logic 0.580ns (40.753%)  route 0.843ns (59.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.301    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     3.757 f  <hidden>
                         net (fo=4, routed)           0.346     4.103    <hidden>
    SLICE_X30Y47         LUT5 (Prop_lut5_I2_O)        0.124     4.227 r  <hidden>
                         net (fo=1, routed)           0.497     4.724    <hidden>
    SLICE_X29Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.447    -1.486    <hidden>
    SLICE_X29Y46         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.730%)  route 0.400ns (68.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561     1.199    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y54         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141     1.340 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.173     1.513    microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/mb_debug_sys_rst
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.558 r  microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.227     1.785    microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X32Y52         FDRE                                         r  microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.830    -0.797    microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X32Y52         FDRE                                         r  microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        -1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.564     1.202    <hidden>
    SLICE_X29Y47         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDCE (Prop_fdce_C_Q)         0.141     1.343 r  <hidden>
                         net (fo=1, routed)           0.164     1.507    <hidden>
    SLICE_X29Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.834    -0.794    <hidden>
    SLICE_X29Y48         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.923%)  route 0.173ns (55.076%))
  Logic Levels:           0  
  Clock Path Skew:        -1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562     1.200    <hidden>
    SLICE_X29Y50         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.141     1.341 r  <hidden>
                         net (fo=1, routed)           0.173     1.514    <hidden>
    SLICE_X28Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.832    -0.796    <hidden>
    SLICE_X28Y50         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.610%)  route 0.160ns (49.390%))
  Logic Levels:           0  
  Clock Path Skew:        -1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562     1.200    <hidden>
    SLICE_X30Y50         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.164     1.364 r  <hidden>
                         net (fo=1, routed)           0.160     1.524    <hidden>
    SLICE_X31Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.830    -0.797    <hidden>
    SLICE_X31Y51         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.926%)  route 0.164ns (50.074%))
  Logic Levels:           0  
  Clock Path Skew:        -1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562     1.200    <hidden>
    SLICE_X30Y50         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.164     1.364 r  <hidden>
                         net (fo=1, routed)           0.164     1.528    <hidden>
    SLICE_X31Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.830    -0.797    <hidden>
    SLICE_X31Y50         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.274%)  route 0.163ns (46.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.564     1.202    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.343 r  <hidden>
                         net (fo=1, routed)           0.163     1.506    <hidden>
    SLICE_X31Y47         LUT6 (Prop_lut6_I1_O)        0.045     1.551 r  <hidden>
                         net (fo=1, routed)           0.000     1.551    <hidden>
    SLICE_X31Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.833    -0.795    <hidden>
    SLICE_X31Y47         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.714%)  route 0.233ns (62.286%))
  Logic Levels:           0  
  Clock Path Skew:        -1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.564     1.202    <hidden>
    SLICE_X33Y48         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDCE (Prop_fdce_C_Q)         0.141     1.343 r  <hidden>
                         net (fo=1, routed)           0.233     1.576    <hidden>
    SLICE_X32Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.833    -0.795    <hidden>
    SLICE_X32Y48         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.197%)  route 0.200ns (51.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.564     1.202    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.343 r  <hidden>
                         net (fo=1, routed)           0.200     1.543    <hidden>
    SLICE_X30Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.588 r  <hidden>
                         net (fo=1, routed)           0.000     1.588    <hidden>
    SLICE_X30Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.833    -0.795    <hidden>
    SLICE_X30Y47         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.415%)  route 0.274ns (59.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561     1.199    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y53         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     1.340 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.274     1.614    <hidden>
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.045     1.659 r  <hidden>
                         net (fo=1, routed)           0.000     1.659    <hidden>
    SLICE_X35Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.829    -0.798    <hidden>
    SLICE_X35Y51         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.244%)  route 0.327ns (63.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.564     1.202    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.343 f  <hidden>
                         net (fo=4, routed)           0.151     1.494    <hidden>
    SLICE_X30Y47         LUT5 (Prop_lut5_I2_O)        0.045     1.539 r  <hidden>
                         net (fo=1, routed)           0.176     1.715    <hidden>
    SLICE_X29Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.833    -0.795    <hidden>
    SLICE_X29Y46         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.097ns  (logic 0.518ns (16.725%)  route 2.579ns (83.275%))
  Logic Levels:           0  
  Clock Path Skew:        4.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.549    -0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.579     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X60Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.503     3.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.097ns  (logic 0.518ns (16.725%)  route 2.579ns (83.275%))
  Logic Levels:           0  
  Clock Path Skew:        4.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.549    -0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.579     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X60Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.503     3.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.097ns  (logic 0.518ns (16.725%)  route 2.579ns (83.275%))
  Logic Levels:           0  
  Clock Path Skew:        4.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.549    -0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.579     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X60Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.503     3.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.097ns  (logic 0.518ns (16.725%)  route 2.579ns (83.275%))
  Logic Levels:           0  
  Clock Path Skew:        4.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.549    -0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.579     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X60Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.503     3.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.097ns  (logic 0.518ns (16.725%)  route 2.579ns (83.275%))
  Logic Levels:           0  
  Clock Path Skew:        4.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.549    -0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.579     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X60Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.503     3.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.097ns  (logic 0.518ns (16.725%)  route 2.579ns (83.275%))
  Logic Levels:           0  
  Clock Path Skew:        4.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.549    -0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.579     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X60Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.503     3.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.097ns  (logic 0.518ns (16.725%)  route 2.579ns (83.275%))
  Logic Levels:           0  
  Clock Path Skew:        4.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.549    -0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.579     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X60Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.503     3.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.097ns  (logic 0.518ns (16.725%)  route 2.579ns (83.275%))
  Logic Levels:           0  
  Clock Path Skew:        4.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.549    -0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.579     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X60Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.503     3.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.799ns  (logic 0.518ns (18.505%)  route 2.281ns (81.495%))
  Logic Levels:           0  
  Clock Path Skew:        4.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.549    -0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.281     1.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X60Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504     3.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.799ns  (logic 0.518ns (18.505%)  route 2.281ns (81.495%))
  Logic Levels:           0  
  Clock Path Skew:        4.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.549    -0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.281     1.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X60Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504     3.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        4.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.501ns
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.436    -1.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X44Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.337    -1.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.285    -0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X44Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X44Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        4.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.437    -1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X48Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.337    -1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.285    -0.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X48Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552     3.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X48Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        4.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.501ns
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.436    -1.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X46Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.385    -1.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.279    -0.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X46Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X46Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        4.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.504ns
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.438    -1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X50Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.385    -1.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.279    -0.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X50Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553     3.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X50Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        4.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.499ns
    Source Clock Delay      (SCD):    -1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.433    -1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X43Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.337    -1.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.438    -0.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X43Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548     3.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X43Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        4.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.500ns
    Source Clock Delay      (SCD):    -1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.434    -1.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X45Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.337    -1.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.438    -0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X45Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X45Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        4.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.501ns
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.436    -1.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X49Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.337    -1.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.438    -0.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X49Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X49Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        5.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.504ns
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.437    -1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X47Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.337    -1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.438    -0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X47Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553     3.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X47Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        4.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.504ns
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.439    -1.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X49Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.337    -1.157 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.438    -0.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X49Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553     3.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X49Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.337ns (43.434%)  route 0.439ns (56.566%))
  Logic Levels:           0  
  Clock Path Skew:        4.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.504ns
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.438    -1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X51Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.337    -1.158 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.439    -0.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X51Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553     3.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X51Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           147 Endpoints
Min Delay           147 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.761ns  (logic 0.602ns (12.643%)  route 4.159ns (87.357%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.544     2.544    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.668 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3/O
                         net (fo=1, routed)           0.814     3.483    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0
    SLICE_X43Y50         LUT4 (Prop_lut4_I0_O)        0.152     3.635 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_2/O
                         net (fo=1, routed)           0.801     4.435    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_2
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.326     4.761 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000     4.761    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X43Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438     3.038    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.415ns  (logic 0.248ns (5.618%)  route 4.167ns (94.382%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=69, routed)          3.346     3.346    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X39Y51         LUT6 (Prop_lut6_I4_O)        0.124     3.470 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4/O
                         net (fo=2, routed)           0.821     4.291    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.124     4.415 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     4.415    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X41Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438     3.038    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X41Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.237ns  (logic 0.153ns (3.611%)  route 4.084ns (96.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=69, routed)          3.408     3.408    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X43Y50         LUT3 (Prop_lut3_I1_O)        0.153     3.561 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.677     4.237    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X43Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438     3.038    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.237ns  (logic 0.153ns (3.611%)  route 4.084ns (96.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=69, routed)          3.408     3.408    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X43Y50         LUT3 (Prop_lut3_I1_O)        0.153     3.561 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.677     4.237    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X43Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438     3.038    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.237ns  (logic 0.153ns (3.611%)  route 4.084ns (96.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=69, routed)          3.408     3.408    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X43Y50         LUT3 (Prop_lut3_I1_O)        0.153     3.561 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.677     4.237    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X43Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438     3.038    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.229ns  (logic 0.248ns (5.864%)  route 3.981ns (94.136%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=69, routed)          3.346     3.346    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X39Y51         LUT6 (Prop_lut6_I4_O)        0.124     3.470 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4/O
                         net (fo=2, routed)           0.635     4.105    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.124     4.229 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     4.229    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X41Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438     3.038    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X41Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.192ns  (logic 0.153ns (3.650%)  route 4.039ns (96.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=69, routed)          3.408     3.408    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X43Y50         LUT3 (Prop_lut3_I1_O)        0.153     3.561 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.631     4.192    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X44Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.439     3.039    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.192ns  (logic 0.153ns (3.650%)  route 4.039ns (96.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=69, routed)          3.408     3.408    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X43Y50         LUT3 (Prop_lut3_I1_O)        0.153     3.561 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.631     4.192    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X44Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.439     3.039    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.192ns  (logic 0.153ns (3.650%)  route 4.039ns (96.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=69, routed)          3.408     3.408    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X43Y50         LUT3 (Prop_lut3_I1_O)        0.153     3.561 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.631     4.192    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X44Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.439     3.039    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.184ns  (logic 0.124ns (2.964%)  route 4.060ns (97.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=69, routed)          3.408     3.408    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X43Y50         LUT3 (Prop_lut3_I1_O)        0.124     3.532 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.653     4.184    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]_1
    SLICE_X43Y50         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438     3.038    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y50         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.000ns (0.000%)  route 0.519ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=69, routed)          0.519     0.519    <hidden>
    SLICE_X29Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.673    <hidden>
    SLICE_X29Y43         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.000ns (0.000%)  route 0.519ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=69, routed)          0.519     0.519    <hidden>
    SLICE_X29Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.673    <hidden>
    SLICE_X29Y43         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.000ns (0.000%)  route 0.519ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=69, routed)          0.519     0.519    <hidden>
    SLICE_X29Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.673    <hidden>
    SLICE_X29Y43         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.000ns (0.000%)  route 0.519ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=69, routed)          0.519     0.519    <hidden>
    SLICE_X29Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.673    <hidden>
    SLICE_X29Y43         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.000ns (0.000%)  route 0.567ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=69, routed)          0.567     0.567    <hidden>
    SLICE_X28Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.672    <hidden>
    SLICE_X28Y41         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.000ns (0.000%)  route 0.567ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=69, routed)          0.567     0.567    <hidden>
    SLICE_X28Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.672    <hidden>
    SLICE_X28Y41         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.000ns (0.000%)  route 0.567ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=69, routed)          0.567     0.567    <hidden>
    SLICE_X28Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.672    <hidden>
    SLICE_X28Y41         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.000ns (0.000%)  route 0.567ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=69, routed)          0.567     0.567    <hidden>
    SLICE_X28Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.672    <hidden>
    SLICE_X28Y41         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.000ns (0.000%)  route 0.684ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=69, routed)          0.684     0.684    <hidden>
    SLICE_X39Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.672    <hidden>
    SLICE_X39Y43         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.000ns (0.000%)  route 0.803ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=69, routed)          0.803     0.803    <hidden>
    SLICE_X35Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.672    <hidden>
    SLICE_X35Y48         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.013ns  (logic 1.653ns (54.859%)  route 1.360ns (45.141%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        3.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.560    -0.890    <hidden>
    SLICE_X32Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  <hidden>
                         net (fo=3, routed)           1.360     0.889    <hidden>
    SLICE_X39Y41         LUT6 (Prop_lut6_I1_O)        0.299     1.188 r  <hidden>
                         net (fo=1, routed)           0.000     1.188    <hidden>
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.738 r  <hidden>
                         net (fo=1, routed)           0.000     1.738    <hidden>
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.852 r  <hidden>
                         net (fo=2, routed)           0.000     1.852    <hidden>
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.123 r  <hidden>
                         net (fo=1, routed)           0.000     2.123    <hidden>
    SLICE_X39Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445     3.046    <hidden>
    SLICE_X39Y43         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.202ns  (logic 0.580ns (26.344%)  route 1.622ns (73.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.565    -0.885    <hidden>
    SLICE_X32Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  <hidden>
                         net (fo=12, routed)          1.622     1.193    <hidden>
    SLICE_X35Y48         LUT5 (Prop_lut5_I3_O)        0.124     1.317 r  <hidden>
                         net (fo=1, routed)           0.000     1.317    <hidden>
    SLICE_X35Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445     3.046    <hidden>
    SLICE_X35Y48         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.781ns  (logic 0.456ns (25.597%)  route 1.325ns (74.403%))
  Logic Levels:           0  
  Clock Path Skew:        3.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.566    -0.884    <hidden>
    SLICE_X28Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  <hidden>
                         net (fo=38, routed)          1.325     0.897    <hidden>
    SLICE_X35Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445     3.046    <hidden>
    SLICE_X35Y49         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.389ns  (logic 0.456ns (32.837%)  route 0.933ns (67.163%))
  Logic Levels:           0  
  Clock Path Skew:        3.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.566    -0.884    <hidden>
    SLICE_X29Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  <hidden>
                         net (fo=3, routed)           0.933     0.505    <hidden>
    SLICE_X30Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446     3.047    <hidden>
    SLICE_X30Y49         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.273ns  (logic 0.456ns (35.833%)  route 0.817ns (64.167%))
  Logic Levels:           0  
  Clock Path Skew:        3.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.565    -0.885    <hidden>
    SLICE_X36Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  <hidden>
                         net (fo=1, routed)           0.817     0.388    <hidden>
    SLICE_X40Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.448     3.049    <hidden>
    SLICE_X40Y49         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.232ns  (logic 0.456ns (37.009%)  route 0.776ns (62.991%))
  Logic Levels:           0  
  Clock Path Skew:        3.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.566    -0.884    <hidden>
    SLICE_X41Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  <hidden>
                         net (fo=1, routed)           0.776     0.348    <hidden>
    SLICE_X36Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446     3.047    <hidden>
    SLICE_X36Y49         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.134ns  (logic 0.456ns (40.226%)  route 0.678ns (59.774%))
  Logic Levels:           0  
  Clock Path Skew:        3.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.565    -0.885    <hidden>
    SLICE_X36Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  <hidden>
                         net (fo=1, routed)           0.678     0.249    <hidden>
    SLICE_X38Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446     3.047    <hidden>
    SLICE_X38Y47         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.121ns  (logic 0.456ns (40.675%)  route 0.665ns (59.325%))
  Logic Levels:           0  
  Clock Path Skew:        3.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.566    -0.884    <hidden>
    SLICE_X33Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  <hidden>
                         net (fo=1, routed)           0.665     0.237    <hidden>
    SLICE_X34Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445     3.046    <hidden>
    SLICE_X34Y49         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.116ns  (logic 0.456ns (40.856%)  route 0.660ns (59.144%))
  Logic Levels:           0  
  Clock Path Skew:        3.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.566    -0.884    <hidden>
    SLICE_X40Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  <hidden>
                         net (fo=1, routed)           0.660     0.232    <hidden>
    SLICE_X40Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.448     3.049    <hidden>
    SLICE_X40Y48         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.096ns  (logic 0.456ns (41.610%)  route 0.640ns (58.390%))
  Logic Levels:           0  
  Clock Path Skew:        3.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.565    -0.885    <hidden>
    SLICE_X36Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  <hidden>
                         net (fo=1, routed)           0.640     0.211    <hidden>
    SLICE_X35Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445     3.046    <hidden>
    SLICE_X35Y48         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.643ns  (logic 0.367ns (57.076%)  route 0.276ns (42.924%))
  Logic Levels:           0  
  Clock Path Skew:        4.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.446    -1.487    <hidden>
    SLICE_X37Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.367    -1.120 r  <hidden>
                         net (fo=1, routed)           0.276    -0.844    <hidden>
    SLICE_X37Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566     3.417    <hidden>
    SLICE_X37Y49         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        4.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    -1.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.445    -1.488    <hidden>
    SLICE_X29Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.367    -1.121 r  <hidden>
                         net (fo=1, routed)           0.277    -0.844    <hidden>
    SLICE_X28Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.565     3.416    <hidden>
    SLICE_X28Y41         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        4.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.446    -1.487    <hidden>
    SLICE_X37Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.367    -1.120 r  <hidden>
                         net (fo=1, routed)           0.277    -0.843    <hidden>
    SLICE_X36Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566     3.417    <hidden>
    SLICE_X36Y49         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        4.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    -1.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.445    -1.488    <hidden>
    SLICE_X29Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.367    -1.121 r  <hidden>
                         net (fo=1, routed)           0.278    -0.843    <hidden>
    SLICE_X28Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.565     3.416    <hidden>
    SLICE_X28Y41         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.878%)  route 0.278ns (43.122%))
  Logic Levels:           0  
  Clock Path Skew:        4.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    -1.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.445    -1.488    <hidden>
    SLICE_X35Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.367    -1.121 r  <hidden>
                         net (fo=1, routed)           0.278    -0.843    <hidden>
    SLICE_X34Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.565     3.416    <hidden>
    SLICE_X34Y49         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.367ns (56.728%)  route 0.280ns (43.272%))
  Logic Levels:           0  
  Clock Path Skew:        4.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    -1.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.445    -1.488    <hidden>
    SLICE_X29Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.367    -1.121 r  <hidden>
                         net (fo=1, routed)           0.280    -0.841    <hidden>
    SLICE_X28Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.565     3.416    <hidden>
    SLICE_X28Y41         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.651ns  (logic 0.367ns (56.387%)  route 0.284ns (43.613%))
  Logic Levels:           0  
  Clock Path Skew:        4.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    -1.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.445    -1.488    <hidden>
    SLICE_X29Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.367    -1.121 r  <hidden>
                         net (fo=1, routed)           0.284    -0.837    <hidden>
    SLICE_X28Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.565     3.416    <hidden>
    SLICE_X28Y41         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.651ns  (logic 0.367ns (56.387%)  route 0.284ns (43.613%))
  Logic Levels:           0  
  Clock Path Skew:        4.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    -1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.448    -1.485    <hidden>
    SLICE_X41Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.367    -1.118 r  <hidden>
                         net (fo=1, routed)           0.284    -0.834    <hidden>
    SLICE_X40Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.567     3.418    <hidden>
    SLICE_X40Y48         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.654ns  (logic 0.367ns (56.081%)  route 0.287ns (43.919%))
  Logic Levels:           0  
  Clock Path Skew:        4.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    -1.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.445    -1.488    <hidden>
    SLICE_X31Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.367    -1.121 r  <hidden>
                         net (fo=1, routed)           0.287    -0.834    <hidden>
    SLICE_X29Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566     3.417    <hidden>
    SLICE_X29Y43         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.367ns (55.254%)  route 0.297ns (44.746%))
  Logic Levels:           0  
  Clock Path Skew:        4.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.446    -1.487    <hidden>
    SLICE_X31Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.367    -1.120 r  <hidden>
                         net (fo=2, routed)           0.297    -0.823    <hidden>
    SLICE_X32Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566     3.417    <hidden>
    SLICE_X32Y49         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.297ns  (logic 1.203ns (19.103%)  route 5.094ns (80.897%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    3.287ns = ( 19.954 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    19.954    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.459    20.413 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.585    21.998    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.124    22.122 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=9, routed)           0.598    22.720    <hidden>
    SLICE_X37Y50         LUT2 (Prop_lut2_I1_O)        0.124    22.844 r  <hidden>
                         net (fo=1, routed)           0.670    23.514    <hidden>
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124    23.638 r  <hidden>
                         net (fo=1, routed)           0.870    24.508    <hidden>
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.124    24.632 r  <hidden>
                         net (fo=5, routed)           0.693    25.325    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.124    25.449 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.678    26.127    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X41Y51         LUT6 (Prop_lut6_I0_O)        0.124    26.251 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    26.251    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X41Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438     3.038    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X41Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.295ns  (logic 1.203ns (19.109%)  route 5.092ns (80.891%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    3.287ns = ( 19.954 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    19.954    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.459    20.413 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.585    21.998    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.124    22.122 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=9, routed)           0.598    22.720    <hidden>
    SLICE_X37Y50         LUT2 (Prop_lut2_I1_O)        0.124    22.844 r  <hidden>
                         net (fo=1, routed)           0.670    23.514    <hidden>
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124    23.638 r  <hidden>
                         net (fo=1, routed)           0.870    24.508    <hidden>
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.124    24.632 r  <hidden>
                         net (fo=5, routed)           0.693    25.325    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.124    25.449 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.676    26.125    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X41Y51         LUT6 (Prop_lut6_I0_O)        0.124    26.249 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    26.249    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X41Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438     3.038    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X41Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.903ns  (logic 1.079ns (18.280%)  route 4.824ns (81.720%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    3.287ns = ( 19.954 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    19.954    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.459    20.413 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.585    21.998    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.124    22.122 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=9, routed)           0.598    22.720    <hidden>
    SLICE_X37Y50         LUT2 (Prop_lut2_I1_O)        0.124    22.844 f  <hidden>
                         net (fo=1, routed)           0.670    23.514    <hidden>
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124    23.638 f  <hidden>
                         net (fo=1, routed)           0.870    24.508    <hidden>
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.124    24.632 f  <hidden>
                         net (fo=5, routed)           1.100    25.732    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I0_O)        0.124    25.856 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    25.856    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X43Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438     3.038    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.170ns  (logic 1.067ns (20.636%)  route 4.103ns (79.364%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    3.287ns = ( 19.954 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    19.954    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.459    20.413 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.781    22.193    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.124    22.317 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.872    23.190    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.152    23.342 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.870    24.211    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.332    24.543 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.581    25.124    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X41Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438     3.038    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X41Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.170ns  (logic 1.067ns (20.636%)  route 4.103ns (79.364%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    3.287ns = ( 19.954 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    19.954    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.459    20.413 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.781    22.193    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.124    22.317 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.872    23.190    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.152    23.342 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.870    24.211    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.332    24.543 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.581    25.124    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X41Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438     3.038    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X41Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.170ns  (logic 1.067ns (20.636%)  route 4.103ns (79.364%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    3.287ns = ( 19.954 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    19.954    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.459    20.413 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.781    22.193    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.124    22.317 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.872    23.190    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.152    23.342 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.870    24.211    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.332    24.543 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.581    25.124    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X41Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438     3.038    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X41Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.170ns  (logic 1.067ns (20.636%)  route 4.103ns (79.364%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    3.287ns = ( 19.954 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    19.954    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.459    20.413 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.781    22.193    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.124    22.317 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.872    23.190    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.152    23.342 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.870    24.211    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.332    24.543 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.581    25.124    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X41Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438     3.038    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X41Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.115ns  (logic 1.095ns (21.407%)  route 4.020ns (78.593%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    3.287ns = ( 19.954 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    19.954    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.459    20.413 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.781    22.193    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.124    22.317 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.872    23.190    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.152    23.342 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          1.367    24.709    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X41Y52         LUT5 (Prop_lut5_I3_O)        0.360    25.069 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[1]_i_1/O
                         net (fo=1, routed)           0.000    25.069    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[1]
    SLICE_X41Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438     3.038    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X41Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.087ns  (logic 1.067ns (20.974%)  route 4.020ns (79.026%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    3.287ns = ( 19.954 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    19.954    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.459    20.413 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.781    22.193    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.124    22.317 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.872    23.190    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.152    23.342 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          1.367    24.709    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X41Y52         LUT4 (Prop_lut4_I0_O)        0.332    25.041 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[0]_i_1/O
                         net (fo=1, routed)           0.000    25.041    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[0]
    SLICE_X41Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438     3.038    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X41Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.087ns  (logic 1.067ns (20.974%)  route 4.020ns (79.026%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    3.287ns = ( 19.954 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    19.954    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.459    20.413 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.781    22.193    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.124    22.317 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.872    23.190    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.152    23.342 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          1.367    24.709    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X41Y52         LUT5 (Prop_lut5_I3_O)        0.332    25.041 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[8]_i_1/O
                         net (fo=1, routed)           0.000    25.041    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[8]
    SLICE_X41Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.510    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.601 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438     3.038    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X41Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.942%)  route 0.210ns (53.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.201    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.141     1.342 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.210     1.552    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X43Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.597 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.597    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X43Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.672    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.191ns (47.600%)  route 0.210ns (52.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    1.199ns = ( 17.865 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.865    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.146    18.011 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.210    18.222    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X35Y53         LUT5 (Prop_lut5_I0_O)        0.045    18.267 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.267    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X35Y53         FDPE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     1.669    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y53         FDPE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.648ns  (logic 0.071ns (4.307%)  route 1.577ns (95.692%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.791    18.096    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.045    18.141 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.174    18.315    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X35Y53         FDPE                                         f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     1.669    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y53         FDPE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.191ns (38.543%)  route 0.305ns (61.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.199ns = ( 17.865 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.865    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.146    18.011 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.121    18.133    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[3]
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.045    18.178 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.183    18.361    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X32Y54         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     1.670    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.191ns (38.543%)  route 0.305ns (61.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.199ns = ( 17.865 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.865    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.146    18.011 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.121    18.133    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[3]
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.045    18.178 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.183    18.361    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X32Y54         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     1.670    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.191ns (38.543%)  route 0.305ns (61.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.199ns = ( 17.865 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.865    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.146    18.011 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.121    18.133    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[3]
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.045    18.178 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.183    18.361    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X32Y54         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     1.670    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.191ns (38.543%)  route 0.305ns (61.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.199ns = ( 17.865 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.865    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.146    18.011 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.121    18.133    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[3]
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.045    18.178 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.183    18.361    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X32Y54         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     1.670    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.236ns (40.662%)  route 0.344ns (59.337%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.200ns = ( 17.866 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562    17.866    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.146    18.012 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          0.177    18.189    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[5]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.045    18.234 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_2/O
                         net (fo=4, routed)           0.168    18.402    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun137_out
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.045    18.447 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=1, routed)           0.000    18.447    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1_n_0
    SLICE_X40Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.672    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.191ns (30.972%)  route 0.426ns (69.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.199ns = ( 17.865 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.865    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.146    18.011 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.262    18.273    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X35Y53         LUT6 (Prop_lut6_I2_O)        0.045    18.318 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.164    18.482    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X36Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.671    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X36Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.191ns (30.972%)  route 0.426ns (69.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.199ns = ( 17.865 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.865    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.146    18.011 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.262    18.273    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X35Y53         LUT6 (Prop_lut6_I2_O)        0.045    18.318 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.164    18.482    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X36Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.671    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X36Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.941ns  (logic 0.124ns (4.216%)  route 2.817ns (95.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.059     2.059    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X32Y53         LUT5 (Prop_lut5_I0_O)        0.124     2.183 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.759     2.941    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    18.068    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.159 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436    19.594    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.941ns  (logic 0.124ns (4.216%)  route 2.817ns (95.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.059     2.059    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X32Y53         LUT5 (Prop_lut5_I0_O)        0.124     2.183 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.759     2.941    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    18.068    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.159 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436    19.594    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.941ns  (logic 0.124ns (4.216%)  route 2.817ns (95.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.059     2.059    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X32Y53         LUT5 (Prop_lut5_I0_O)        0.124     2.183 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.759     2.941    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    18.068    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.159 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436    19.594    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.941ns  (logic 0.124ns (4.216%)  route 2.817ns (95.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.059     2.059    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X32Y53         LUT5 (Prop_lut5_I0_O)        0.124     2.183 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.759     2.941    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    18.068    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.159 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436    19.594    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.893ns  (logic 0.124ns (4.287%)  route 2.769ns (95.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.290     2.290    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X35Y53         LUT6 (Prop_lut6_I4_O)        0.124     2.414 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.479     2.893    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X36Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436     2.928    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.893ns  (logic 0.124ns (4.287%)  route 2.769ns (95.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.290     2.290    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X35Y53         LUT6 (Prop_lut6_I4_O)        0.124     2.414 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.479     2.893    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X36Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436     2.928    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.893ns  (logic 0.124ns (4.287%)  route 2.769ns (95.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.290     2.290    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X35Y53         LUT6 (Prop_lut6_I4_O)        0.124     2.414 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.479     2.893    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X36Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436     2.928    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.893ns  (logic 0.124ns (4.287%)  route 2.769ns (95.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.290     2.290    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X35Y53         LUT6 (Prop_lut6_I4_O)        0.124     2.414 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.479     2.893    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X36Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436     2.928    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.893ns  (logic 0.124ns (4.287%)  route 2.769ns (95.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.290     2.290    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X35Y53         LUT6 (Prop_lut6_I4_O)        0.124     2.414 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.479     2.893    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X36Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436     2.928    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.893ns  (logic 0.124ns (4.287%)  route 2.769ns (95.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.290     2.290    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X35Y53         LUT6 (Prop_lut6_I4_O)        0.124     2.414 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.479     2.893    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X36Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436     2.928    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.045ns (5.848%)  route 0.724ns (94.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.541     0.541    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.586 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.184     0.769    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X31Y53         FDCE                                         f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829    18.241    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.045ns (5.848%)  route 0.724ns (94.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.541     0.541    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.586 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.184     0.769    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X31Y53         FDCE                                         f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829    18.241    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (removal check against rising-edge clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.045ns (5.848%)  route 0.724ns (94.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.541     0.541    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.586 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.184     0.769    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X31Y53         FDCE                                         f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829    18.241    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (removal check against rising-edge clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.045ns (5.848%)  route 0.724ns (94.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.541     0.541    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.586 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.184     0.769    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X31Y53         FDCE                                         f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829    18.241    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.045ns (5.437%)  route 0.783ns (94.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.541     0.541    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.586 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.242     0.828    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X32Y53         FDCE                                         f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829     1.575    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.045ns (5.437%)  route 0.783ns (94.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.541     0.541    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.586 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.242     0.828    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X32Y53         FDCE                                         f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829     1.575    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (removal check against rising-edge clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.045ns (5.437%)  route 0.783ns (94.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.541     0.541    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.586 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.242     0.828    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X32Y53         FDCE                                         f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829     1.575    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (removal check against rising-edge clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.045ns (5.437%)  route 0.783ns (94.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.541     0.541    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.586 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.242     0.828    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X32Y53         FDCE                                         f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829     1.575    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.044ns (5.088%)  route 0.821ns (94.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.762     0.762    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X32Y53         LUT5 (Prop_lut5_I0_O)        0.044     0.806 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     0.865    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X32Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829     1.575    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.044ns (5.088%)  route 0.821ns (94.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.762     0.762    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X32Y53         LUT5 (Prop_lut5_I0_O)        0.044     0.806 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     0.865    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X32Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829     1.575    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.404ns  (logic 0.642ns (26.700%)  route 1.762ns (73.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.566    -0.884    <hidden>
    SLICE_X30Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  <hidden>
                         net (fo=3, routed)           0.838     0.472    <hidden>
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.596 f  <hidden>
                         net (fo=2, routed)           0.925     1.520    <hidden>
    SLICE_X29Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448     2.941    <hidden>
    SLICE_X29Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.089ns  (logic 0.716ns (34.269%)  route 1.373ns (65.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.939ns
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.566    -0.884    <hidden>
    SLICE_X31Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  <hidden>
                         net (fo=6, routed)           0.962     0.497    <hidden>
    SLICE_X33Y48         LUT2 (Prop_lut2_I1_O)        0.297     0.794 f  <hidden>
                         net (fo=4, routed)           0.411     1.205    <hidden>
    SLICE_X33Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.446     2.939    <hidden>
    SLICE_X33Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.493ns  (logic 0.456ns (30.542%)  route 1.037ns (69.458%))
  Logic Levels:           0  
  Clock Path Skew:        3.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.566    -0.884    <hidden>
    SLICE_X31Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.428 f  <hidden>
                         net (fo=7, routed)           1.037     0.609    <hidden>
    SLICE_X15Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.451     2.944    <hidden>
    SLICE_X15Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.410ns  (logic 0.456ns (32.349%)  route 0.954ns (67.651%))
  Logic Levels:           0  
  Clock Path Skew:        3.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.555    -0.895    <hidden>
    SLICE_X28Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.439 f  <hidden>
                         net (fo=5, routed)           0.954     0.514    <hidden>
    SLICE_X29Y50         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.438     2.930    <hidden>
    SLICE_X29Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.359ns  (logic 0.456ns (33.551%)  route 0.903ns (66.449%))
  Logic Levels:           0  
  Clock Path Skew:        3.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.554    -0.896    <hidden>
    SLICE_X31Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  <hidden>
                         net (fo=2, routed)           0.903     0.463    <hidden>
    SLICE_X30Y50         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436     2.928    <hidden>
    SLICE_X30Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.359ns  (logic 0.456ns (33.551%)  route 0.903ns (66.449%))
  Logic Levels:           0  
  Clock Path Skew:        3.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.554    -0.896    <hidden>
    SLICE_X31Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  <hidden>
                         net (fo=2, routed)           0.903     0.463    <hidden>
    SLICE_X30Y50         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436     2.928    <hidden>
    SLICE_X30Y50         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.130ns  (logic 0.367ns (32.474%)  route 0.763ns (67.526%))
  Logic Levels:           0  
  Clock Path Skew:        4.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    -1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.436    -1.498    <hidden>
    SLICE_X31Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.367    -1.131 f  <hidden>
                         net (fo=2, routed)           0.763    -0.368    <hidden>
    SLICE_X30Y50         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554     3.287    <hidden>
    SLICE_X30Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.130ns  (logic 0.367ns (32.474%)  route 0.763ns (67.526%))
  Logic Levels:           0  
  Clock Path Skew:        4.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    -1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.436    -1.498    <hidden>
    SLICE_X31Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.367    -1.131 f  <hidden>
                         net (fo=2, routed)           0.763    -0.368    <hidden>
    SLICE_X30Y50         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554     3.287    <hidden>
    SLICE_X30Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.138ns  (logic 0.367ns (32.260%)  route 0.771ns (67.740%))
  Logic Levels:           0  
  Clock Path Skew:        4.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.438    -1.496    <hidden>
    SLICE_X28Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.367    -1.129 f  <hidden>
                         net (fo=5, routed)           0.771    -0.358    <hidden>
    SLICE_X29Y50         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.555     3.288    <hidden>
    SLICE_X29Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.263ns  (logic 0.367ns (29.057%)  route 0.896ns (70.943%))
  Logic Levels:           0  
  Clock Path Skew:        4.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.304ns
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.446    -1.487    <hidden>
    SLICE_X31Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.367    -1.120 f  <hidden>
                         net (fo=7, routed)           0.896    -0.224    <hidden>
    SLICE_X15Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.570     3.304    <hidden>
    SLICE_X15Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.415ns  (logic 0.467ns (33.002%)  route 0.948ns (66.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.446    -1.487    <hidden>
    SLICE_X32Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.367    -1.120 f  <hidden>
                         net (fo=6, routed)           0.601    -0.519    <hidden>
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.100    -0.419 f  <hidden>
                         net (fo=4, routed)           0.347    -0.072    <hidden>
    SLICE_X33Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.566     3.300    <hidden>
    SLICE_X33Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.413%)  route 0.576ns (75.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.564    -0.557    <hidden>
    SLICE_X29Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.416 f  <hidden>
                         net (fo=3, routed)           0.225    -0.191    <hidden>
    SLICE_X29Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.146 f  <hidden>
                         net (fo=2, routed)           0.351     0.204    <hidden>
    SLICE_X29Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.834     1.579    <hidden>
    SLICE_X29Y47         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.087ns  (logic 0.824ns (16.198%)  route 4.263ns (83.802%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.555     3.406    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     3.862 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.913     4.775    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.124     4.899 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.744    <hidden>
    SLICE_X37Y53         LUT4 (Prop_lut4_I0_O)        0.124     5.868 f  <hidden>
                         net (fo=8, routed)           0.772     6.640    <hidden>
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.120     6.760 r  <hidden>
                         net (fo=8, routed)           1.733     8.493    <hidden>
    SLICE_X15Y48         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.451     2.944    <hidden>
    SLICE_X15Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.482ns  (logic 0.824ns (18.385%)  route 3.658ns (81.615%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.555     3.406    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     3.862 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.913     4.775    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.124     4.899 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.744    <hidden>
    SLICE_X37Y53         LUT4 (Prop_lut4_I0_O)        0.124     5.868 f  <hidden>
                         net (fo=8, routed)           0.772     6.640    <hidden>
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.120     6.760 r  <hidden>
                         net (fo=8, routed)           1.128     7.888    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448     2.941    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.482ns  (logic 0.824ns (18.385%)  route 3.658ns (81.615%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.555     3.406    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     3.862 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.913     4.775    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.124     4.899 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.744    <hidden>
    SLICE_X37Y53         LUT4 (Prop_lut4_I0_O)        0.124     5.868 f  <hidden>
                         net (fo=8, routed)           0.772     6.640    <hidden>
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.120     6.760 r  <hidden>
                         net (fo=8, routed)           1.128     7.888    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448     2.941    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.482ns  (logic 0.824ns (18.385%)  route 3.658ns (81.615%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.555     3.406    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     3.862 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.913     4.775    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.124     4.899 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.744    <hidden>
    SLICE_X37Y53         LUT4 (Prop_lut4_I0_O)        0.124     5.868 f  <hidden>
                         net (fo=8, routed)           0.772     6.640    <hidden>
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.120     6.760 r  <hidden>
                         net (fo=8, routed)           1.128     7.888    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448     2.941    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.482ns  (logic 0.824ns (18.385%)  route 3.658ns (81.615%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.555     3.406    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     3.862 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.913     4.775    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.124     4.899 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.744    <hidden>
    SLICE_X37Y53         LUT4 (Prop_lut4_I0_O)        0.124     5.868 f  <hidden>
                         net (fo=8, routed)           0.772     6.640    <hidden>
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.120     6.760 r  <hidden>
                         net (fo=8, routed)           1.128     7.888    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448     2.941    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.482ns  (logic 0.824ns (18.385%)  route 3.658ns (81.615%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.555     3.406    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     3.862 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.913     4.775    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.124     4.899 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.744    <hidden>
    SLICE_X37Y53         LUT4 (Prop_lut4_I0_O)        0.124     5.868 f  <hidden>
                         net (fo=8, routed)           0.772     6.640    <hidden>
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.120     6.760 r  <hidden>
                         net (fo=8, routed)           1.128     7.888    <hidden>
    SLICE_X29Y47         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448     2.941    <hidden>
    SLICE_X29Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.169ns  (logic 0.824ns (19.767%)  route 3.345ns (80.233%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.939ns
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.555     3.406    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     3.862 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.913     4.775    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.124     4.899 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.744    <hidden>
    SLICE_X37Y53         LUT4 (Prop_lut4_I0_O)        0.124     5.868 f  <hidden>
                         net (fo=8, routed)           0.772     6.640    <hidden>
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.120     6.760 r  <hidden>
                         net (fo=8, routed)           0.814     7.574    <hidden>
    SLICE_X33Y48         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.446     2.939    <hidden>
    SLICE_X33Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.977ns  (logic 0.828ns (20.819%)  route 3.149ns (79.181%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.555     3.406    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     3.862 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.913     4.775    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.124     4.899 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.744    <hidden>
    SLICE_X37Y53         LUT4 (Prop_lut4_I0_O)        0.124     5.868 f  <hidden>
                         net (fo=8, routed)           0.772     6.640    <hidden>
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.764 r  <hidden>
                         net (fo=2, routed)           0.619     7.383    <hidden>
    SLICE_X30Y50         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436     2.928    <hidden>
    SLICE_X30Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.977ns  (logic 0.828ns (20.819%)  route 3.149ns (79.181%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.555     3.406    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     3.862 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.913     4.775    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.124     4.899 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.744    <hidden>
    SLICE_X37Y53         LUT4 (Prop_lut4_I0_O)        0.124     5.868 f  <hidden>
                         net (fo=8, routed)           0.772     6.640    <hidden>
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.764 r  <hidden>
                         net (fo=2, routed)           0.619     7.383    <hidden>
    SLICE_X30Y50         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436     2.928    <hidden>
    SLICE_X30Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.891ns  (logic 0.824ns (21.175%)  route 3.067ns (78.825%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.555     3.406    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     3.862 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.913     4.775    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.124     4.899 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.744    <hidden>
    SLICE_X37Y53         LUT4 (Prop_lut4_I0_O)        0.124     5.868 f  <hidden>
                         net (fo=8, routed)           0.772     6.640    <hidden>
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.120     6.760 r  <hidden>
                         net (fo=8, routed)           0.537     7.297    <hidden>
    SLICE_X29Y50         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.438     2.930    <hidden>
    SLICE_X29Y50         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.288    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDCE (Prop_fdce_C_Q)         0.141     1.429 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.119     1.549    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X32Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829     1.575    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.464%)  route 0.123ns (46.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.288    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDCE (Prop_fdce_C_Q)         0.141     1.429 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.123     1.552    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X32Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829     1.575    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.997%)  route 0.125ns (47.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.288    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDCE (Prop_fdce_C_Q)         0.141     1.429 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.554    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X32Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829     1.575    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.422%)  route 0.128ns (47.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.288    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDCE (Prop_fdce_C_Q)         0.141     1.429 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.128     1.557    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X32Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829     1.575    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.606%)  route 0.127ns (47.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.291    <hidden>
    SLICE_X28Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.141     1.432 r  <hidden>
                         net (fo=3, routed)           0.127     1.559    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.834     1.579    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.991%)  route 0.130ns (48.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.289    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X36Y50         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.430 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.130     1.561    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X36Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830     1.576    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.245%)  route 0.134ns (48.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.289    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X36Y50         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.430 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.134     1.564    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X36Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830     1.576    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
                            (rising edge-triggered cell FDPE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
                            (removal check against rising-edge clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.766%)  route 0.160ns (53.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 18.241 - 16.667 ) 
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.287    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y53         FDPE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.428 f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/Q
                         net (fo=1, routed)           0.160     1.589    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sel_n
    SLICE_X37Y53         FDCE                                         f  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829    18.241    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X37Y53         FDCE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.712%)  route 0.161ns (53.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.291    <hidden>
    SLICE_X28Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.141     1.432 r  <hidden>
                         net (fo=3, routed)           0.161     1.593    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.834     1.579    <hidden>
    SLICE_X28Y47         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.097%)  route 0.172ns (54.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.289    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X36Y51         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141     1.430 r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.172     1.602    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X36Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830     1.576    microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y52         FDRE                                         r  microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  usb_clkout

Max Delay             0 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.749ns  (logic 0.367ns (48.995%)  route 0.382ns (51.005%))
  Logic Levels:           0  
  Clock Path Skew:        6.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.112ns
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.433    -1.501    <hidden>
    SLICE_X31Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.134 r  <hidden>
                         net (fo=1, routed)           0.382    -0.752    <hidden>
    SLICE_X30Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.550     5.112    <hidden>
    SLICE_X30Y57         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.779ns  (logic 0.367ns (47.102%)  route 0.412ns (52.898%))
  Logic Levels:           0  
  Clock Path Skew:        6.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.112ns
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.437    -1.497    <hidden>
    SLICE_X40Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.367    -1.130 r  <hidden>
                         net (fo=1, routed)           0.412    -0.718    <hidden>
    SLICE_X35Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.550     5.112    <hidden>
    SLICE_X35Y54         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.821ns  (logic 0.337ns (41.051%)  route 0.484ns (58.949%))
  Logic Levels:           0  
  Clock Path Skew:        6.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.113ns
    Source Clock Delay      (SCD):    -1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.434    -1.500    <hidden>
    SLICE_X39Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.337    -1.163 r  <hidden>
                         net (fo=1, routed)           0.484    -0.679    <hidden>
    SLICE_X39Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.551     5.113    <hidden>
    SLICE_X39Y56         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.846ns  (logic 0.337ns (39.831%)  route 0.509ns (60.169%))
  Logic Levels:           0  
  Clock Path Skew:        6.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.113ns
    Source Clock Delay      (SCD):    -1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.434    -1.500    <hidden>
    SLICE_X39Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.337    -1.163 r  <hidden>
                         net (fo=1, routed)           0.509    -0.654    <hidden>
    SLICE_X39Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.551     5.113    <hidden>
    SLICE_X39Y56         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.852ns  (logic 0.337ns (39.558%)  route 0.515ns (60.442%))
  Logic Levels:           0  
  Clock Path Skew:        6.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.111ns
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.433    -1.501    <hidden>
    SLICE_X31Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.337    -1.164 r  <hidden>
                         net (fo=1, routed)           0.515    -0.649    <hidden>
    SLICE_X30Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.549     5.111    <hidden>
    SLICE_X30Y59         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.853ns  (logic 0.337ns (39.490%)  route 0.516ns (60.510%))
  Logic Levels:           0  
  Clock Path Skew:        6.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.111ns
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.433    -1.501    <hidden>
    SLICE_X31Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.337    -1.164 r  <hidden>
                         net (fo=1, routed)           0.516    -0.647    <hidden>
    SLICE_X31Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.549     5.111    <hidden>
    SLICE_X31Y60         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.853ns  (logic 0.337ns (39.490%)  route 0.516ns (60.510%))
  Logic Levels:           0  
  Clock Path Skew:        6.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.113ns
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.437    -1.497    <hidden>
    SLICE_X40Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.337    -1.160 r  <hidden>
                         net (fo=1, routed)           0.516    -0.644    <hidden>
    SLICE_X39Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.551     5.113    <hidden>
    SLICE_X39Y54         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.337ns (38.999%)  route 0.527ns (61.001%))
  Logic Levels:           0  
  Clock Path Skew:        6.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.111ns
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.433    -1.501    <hidden>
    SLICE_X31Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.337    -1.164 r  <hidden>
                         net (fo=1, routed)           0.527    -0.637    <hidden>
    SLICE_X30Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.549     5.111    <hidden>
    SLICE_X30Y59         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.861ns  (logic 0.337ns (39.133%)  route 0.524ns (60.867%))
  Logic Levels:           0  
  Clock Path Skew:        6.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.113ns
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.437    -1.497    <hidden>
    SLICE_X40Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.337    -1.160 r  <hidden>
                         net (fo=1, routed)           0.524    -0.636    <hidden>
    SLICE_X36Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.551     5.113    <hidden>
    SLICE_X36Y56         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.867ns  (logic 0.367ns (42.334%)  route 0.500ns (57.666%))
  Logic Levels:           0  
  Clock Path Skew:        6.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.112ns
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.433    -1.501    <hidden>
    SLICE_X31Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.134 r  <hidden>
                         net (fo=1, routed)           0.500    -0.634    <hidden>
    SLICE_X30Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.550     5.112    <hidden>
    SLICE_X30Y57         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_txe
                            (input port)
  Destination:            usb_wr
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.039ns  (logic 5.435ns (49.236%)  route 5.604ns (50.764%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  usb_txe (IN)
                         net (fo=0)                   0.000     0.000    usb_txe
    B15                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  usb_txe_IBUF_inst/O
                         net (fo=6, routed)           2.456     3.965    usb_sync_i/usb_txe_IBUF
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.150     4.115 r  usb_sync_i/usb_wr_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.148     7.263    usb_wr_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.776    11.039 r  usb_wr_OBUF_inst/O
                         net (fo=0)                   0.000    11.039    usb_wr
    A14                                                               r  usb_wr (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_txe
                            (input port)
  Destination:            usb_rd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.927ns  (logic 5.194ns (47.534%)  route 5.733ns (52.466%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 f  usb_txe (IN)
                         net (fo=0)                   0.000     0.000    usb_txe
    B15                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  usb_txe_IBUF_inst/O
                         net (fo=6, routed)           2.707     4.216    usb_sync_i/usb_txe_IBUF
    SLICE_X28Y57         LUT6 (Prop_lut6_I3_O)        0.124     4.340 r  usb_sync_i/usb_rd_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.026     7.366    usb_rd_OBUF
    B14                  OBUF (Prop_obuf_I_O)         3.561    10.927 r  usb_rd_OBUF_inst/O
                         net (fo=0)                   0.000    10.927    usb_rd
    B14                                                               r  usb_rd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rxf
                            (input port)
  Destination:            usb_rd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.552ns  (logic 1.585ns (44.613%)  route 1.967ns (55.387%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  usb_rxf (IN)
                         net (fo=0)                   0.000     0.000    usb_rxf
    B16                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  usb_rxf_IBUF_inst/O
                         net (fo=4, routed)           0.965     1.244    usb_sync_i/usb_rxf_IBUF
    SLICE_X28Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.289 r  usb_sync_i/usb_rd_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.002     2.291    usb_rd_OBUF
    B14                  OBUF (Prop_obuf_I_O)         1.261     3.552 r  usb_rd_OBUF_inst/O
                         net (fo=0)                   0.000     3.552    usb_rd
    B14                                                               r  usb_rd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_txe
                            (input port)
  Destination:            usb_wr
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.753ns  (logic 1.657ns (44.155%)  route 2.096ns (55.845%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  usb_txe (IN)
                         net (fo=0)                   0.000     0.000    usb_txe
    B15                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  usb_txe_IBUF_inst/O
                         net (fo=6, routed)           1.058     1.335    usb_sync_i/usb_txe_IBUF
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.045     1.380 r  usb_sync_i/usb_wr_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.038     2.418    usb_wr_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.335     3.753 r  usb_wr_OBUF_inst/O
                         net (fo=0)                   0.000     3.753    usb_wr
    A14                                                               r  usb_wr (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_i/pa_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pa_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.954ns  (logic 4.002ns (57.554%)  route 2.952ns (42.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.558    -0.892    control_i/clk_out1
    SLICE_X51Y58         FDCE                                         r  control_i/pa_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.436 r  control_i/pa_en_reg/Q
                         net (fo=1, routed)           2.952     2.515    pa_en_OBUF
    T2                   OBUF (Prop_obuf_I_O)         3.546     6.062 r  pa_en_OBUF_inst/O
                         net (fo=0)                   0.000     6.062    pa_en
    T2                                                                r  pa_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_i/adc_oe_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_oe[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.793ns  (logic 4.006ns (58.970%)  route 2.787ns (41.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.556    -0.894    control_i/clk_out1
    SLICE_X51Y61         FDPE                                         r  control_i/adc_oe_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDPE (Prop_fdpe_C_Q)         0.456    -0.438 r  control_i/adc_oe_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.787     2.349    lopt
    B2                   OBUF (Prop_obuf_I_O)         3.550     5.898 r  adc_oe_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.898    adc_oe[0]
    B2                                                                r  adc_oe[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_i/adc_oe_reg[1]_lopt_replica_3/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_shdn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.772ns  (logic 4.006ns (59.149%)  route 2.767ns (40.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.556    -0.894    control_i/clk_out1
    SLICE_X51Y61         FDPE                                         r  control_i/adc_oe_reg[1]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDPE (Prop_fdpe_C_Q)         0.456    -0.438 r  control_i/adc_oe_reg[1]_lopt_replica_3/Q
                         net (fo=1, routed)           2.767     2.328    lopt_2
    B1                   OBUF (Prop_obuf_I_O)         3.550     5.878 r  adc_shdn_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.878    adc_shdn[0]
    B1                                                                r  adc_shdn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_i/adc_oe_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_oe[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.741ns  (logic 3.990ns (59.188%)  route 2.751ns (40.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.556    -0.894    control_i/clk_out1
    SLICE_X51Y61         FDPE                                         r  control_i/adc_oe_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDPE (Prop_fdpe_C_Q)         0.456    -0.438 r  control_i/adc_oe_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           2.751     2.313    lopt_1
    P1                   OBUF (Prop_obuf_I_O)         3.534     5.847 r  adc_oe_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.847    adc_oe[1]
    P1                                                                r  adc_oe[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_i/adc_oe_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_shdn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.570ns  (logic 3.978ns (60.546%)  route 2.592ns (39.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.556    -0.894    control_i/clk_out1
    SLICE_X51Y61         FDPE                                         r  control_i/adc_oe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDPE (Prop_fdpe_C_Q)         0.456    -0.438 r  control_i/adc_oe_reg[1]/Q
                         net (fo=1, routed)           2.592     2.154    adc_shdn_OBUF[0]
    N2                   OBUF (Prop_obuf_I_O)         3.522     5.676 r  adc_shdn_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.676    adc_shdn[1]
    N2                                                                r  adc_shdn[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_i/adc_oe_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_shdn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.364ns (63.641%)  route 0.779ns (36.359%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.562    -0.559    control_i/clk_out1
    SLICE_X51Y61         FDPE                                         r  control_i/adc_oe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDPE (Prop_fdpe_C_Q)         0.141    -0.418 r  control_i/adc_oe_reg[1]/Q
                         net (fo=1, routed)           0.779     0.361    adc_shdn_OBUF[0]
    N2                   OBUF (Prop_obuf_I_O)         1.223     1.584 r  adc_shdn_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.584    adc_shdn[1]
    N2                                                                r  adc_shdn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_i/adc_oe_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_oe[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.376ns (61.863%)  route 0.848ns (38.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.562    -0.559    control_i/clk_out1
    SLICE_X51Y61         FDPE                                         r  control_i/adc_oe_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDPE (Prop_fdpe_C_Q)         0.141    -0.418 r  control_i/adc_oe_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           0.848     0.430    lopt_1
    P1                   OBUF (Prop_obuf_I_O)         1.235     1.665 r  adc_oe_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.665    adc_oe[1]
    P1                                                                r  adc_oe[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_i/adc_oe_reg[1]_lopt_replica_3/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_shdn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.392ns (61.569%)  route 0.869ns (38.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.562    -0.559    control_i/clk_out1
    SLICE_X51Y61         FDPE                                         r  control_i/adc_oe_reg[1]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDPE (Prop_fdpe_C_Q)         0.141    -0.418 r  control_i/adc_oe_reg[1]_lopt_replica_3/Q
                         net (fo=1, routed)           0.869     0.450    lopt_2
    B1                   OBUF (Prop_obuf_I_O)         1.251     1.701 r  adc_shdn_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.701    adc_shdn[0]
    B1                                                                r  adc_shdn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_i/adc_oe_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_oe[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.264ns  (logic 1.391ns (61.472%)  route 0.872ns (38.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.562    -0.559    control_i/clk_out1
    SLICE_X51Y61         FDPE                                         r  control_i/adc_oe_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDPE (Prop_fdpe_C_Q)         0.141    -0.418 r  control_i/adc_oe_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.872     0.454    lopt
    B2                   OBUF (Prop_obuf_I_O)         1.250     1.704 r  adc_oe_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.704    adc_oe[0]
    B2                                                                r  adc_oe[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_i/pa_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pa_en
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.388ns (60.277%)  route 0.915ns (39.723%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.563    -0.558    control_i/clk_out1
    SLICE_X51Y58         FDCE                                         r  control_i/pa_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  control_i/pa_en_reg/Q
                         net (fo=1, routed)           0.915     0.497    pa_en_OBUF
    T2                   OBUF (Prop_obuf_I_O)         1.247     1.745 r  pa_en_OBUF_inst/O
                         net (fo=0)                   0.000     1.745    pa_en
    T2                                                                r  pa_en (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adf_le
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.389ns  (logic 4.127ns (64.605%)  route 2.261ns (35.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.572    -0.878    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y47         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.459 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           2.261     1.802    lopt_5
    N1                   OBUF (Prop_obuf_I_O)         3.708     5.511 r  adf_le_OBUF_inst/O
                         net (fo=0)                   0.000     5.511    adf_le
    N1                                                                r  adf_le (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adf_ce
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.387ns  (logic 4.001ns (62.646%)  route 2.386ns (37.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.571    -0.879    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y46         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           2.386     1.963    lopt_4
    R3                   OBUF (Prop_obuf_I_O)         3.545     5.508 r  adf_ce_OBUF_inst/O
                         net (fo=0)                   0.000     5.508    adf_ce
    R3                                                                r  adf_ce (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adf_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.891ns  (logic 3.994ns (67.801%)  route 1.897ns (32.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.636    -0.814    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X63Y40         FDSE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDSE (Prop_fdse_C_Q)         0.456    -0.358 r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           1.897     1.539    adf_data_OBUF
    M2                   OBUF (Prop_obuf_I_O)         3.538     5.077 r  adf_data_OBUF_inst/O
                         net (fo=0)                   0.000     5.077    adf_data
    M2                                                                r  adf_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adf_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.019ns  (logic 4.018ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        1.675    -0.776    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y35         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y35         FDRE (Prop_fdre_C_Q)         0.472    -0.304 r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.303    adf_clk_OBUF
    R1                   OBUF (Prop_obuf_I_O)         3.546     3.243 r  adf_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.243    adf_clk
    R1                                                                r  adf_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adf_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.424ns  (logic 1.423ns (99.930%)  route 0.001ns (0.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.585    -0.536    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y35         FDRE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y35         FDRE (Prop_fdre_C_Q)         0.177    -0.359 r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.358    adf_clk_OBUF
    R1                   OBUF (Prop_obuf_I_O)         1.246     0.888 r  adf_clk_OBUF_inst/O
                         net (fo=0)                   0.000     0.888    adf_clk
    R1                                                                r  adf_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adf_data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.380ns (75.166%)  route 0.456ns (24.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.594    -0.527    microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X63Y40         FDSE                                         r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDSE (Prop_fdse_C_Q)         0.141    -0.386 r  microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           0.456     0.070    adf_data_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.239     1.309 r  adf_data_OBUF_inst/O
                         net (fo=0)                   0.000     1.309    adf_data
    M2                                                                r  adf_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adf_le
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.418ns (69.403%)  route 0.625ns (30.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.567    -0.554    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y47         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.426 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.625     0.199    lopt_5
    N1                   OBUF (Prop_obuf_I_O)         1.290     1.489 r  adf_le_OBUF_inst/O
                         net (fo=0)                   0.000     1.489    adf_le
    N1                                                                r  adf_le (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adf_ce
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.387ns (66.720%)  route 0.692ns (33.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=2683, routed)        0.566    -0.555    microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y46         FDRE                                         r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.692     0.277    lopt_4
    R3                   OBUF (Prop_obuf_I_O)         1.246     1.523 r  adf_ce_OBUF_inst/O
                         net (fo=0)                   0.000     1.523    adf_ce
    R3                                                                r  adf_ce (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  usb_clkout
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.345ns  (logic 6.011ns (64.324%)  route 3.334ns (35.676%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.595     5.157    <hidden>
    RAMB18_X1Y24         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     7.611 r  <hidden>
                         net (fo=1, routed)           3.334    10.945    usb_data_IOBUF[5]_inst/I
    E15                  OBUFT (Prop_obuft_I_O)       3.557    14.502 r  usb_data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.502    usb_data[5]
    E15                                                               r  usb_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.344ns  (logic 6.007ns (64.290%)  route 3.337ns (35.710%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.595     5.157    <hidden>
    RAMB18_X1Y24         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     7.611 r  <hidden>
                         net (fo=1, routed)           3.337    10.948    usb_data_IOBUF[7]_inst/I
    D15                  OBUFT (Prop_obuft_I_O)       3.553    14.501 r  usb_data_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.501    usb_data[7]
    D15                                                               r  usb_data[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.192ns  (logic 6.011ns (65.395%)  route 3.181ns (34.605%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.595     5.157    <hidden>
    RAMB18_X1Y24         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     7.611 r  <hidden>
                         net (fo=1, routed)           3.181    10.792    usb_data_IOBUF[4]_inst/I
    E16                  OBUFT (Prop_obuft_I_O)       3.557    14.349 r  usb_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.349    usb_data[4]
    E16                                                               r  usb_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.189ns  (logic 5.995ns (65.242%)  route 3.194ns (34.758%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.595     5.157    <hidden>
    RAMB18_X1Y24         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.611 r  <hidden>
                         net (fo=1, routed)           3.194    10.805    usb_data_IOBUF[1]_inst/I
    G16                  OBUFT (Prop_obuft_I_O)       3.541    14.346 r  usb_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.346    usb_data[1]
    G16                                                               r  usb_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.172ns  (logic 6.011ns (65.529%)  route 3.162ns (34.471%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.595     5.157    <hidden>
    RAMB18_X1Y24         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     7.611 r  <hidden>
                         net (fo=1, routed)           3.162    10.773    usb_data_IOBUF[6]_inst/I
    D16                  OBUFT (Prop_obuft_I_O)       3.557    14.330 r  usb_data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.330    usb_data[6]
    D16                                                               r  usb_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.160ns  (logic 6.011ns (65.621%)  route 3.149ns (34.379%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.595     5.157    <hidden>
    RAMB18_X1Y24         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.611 r  <hidden>
                         net (fo=1, routed)           3.149    10.760    usb_data_IOBUF[0]_inst/I
    F15                  OBUFT (Prop_obuft_I_O)       3.557    14.317 r  usb_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.317    usb_data[0]
    F15                                                               r  usb_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.131ns  (logic 5.999ns (65.701%)  route 3.132ns (34.299%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.595     5.157    <hidden>
    RAMB18_X1Y24         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.611 r  <hidden>
                         net (fo=1, routed)           3.132    10.743    usb_data_IOBUF[2]_inst/I
    G15                  OBUFT (Prop_obuft_I_O)       3.545    14.289 r  usb_data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.289    usb_data[2]
    G15                                                               r  usb_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.936ns  (logic 5.982ns (66.942%)  route 2.954ns (33.058%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.595     5.157    <hidden>
    RAMB18_X1Y24         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.611 r  <hidden>
                         net (fo=1, routed)           2.954    10.565    usb_data_IOBUF[3]_inst/I
    F14                  OBUFT (Prop_obuft_I_O)       3.528    14.094 r  usb_data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.094    usb_data[3]
    F14                                                               r  usb_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_sync_i/ft2232_bus_oe_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_oe
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.557ns  (logic 4.147ns (48.467%)  route 4.410ns (51.533%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.551     5.113    usb_sync_i/wr_clk
    SLICE_X28Y57         FDRE                                         r  usb_sync_i/ft2232_bus_oe_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  usb_sync_i/ft2232_bus_oe_mode_reg[0]/Q
                         net (fo=3, routed)           0.814     6.383    usb_sync_i/ft2232_bus_oe_mode[0]
    SLICE_X28Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.507 r  usb_sync_i/usb_oe_OBUF_inst_i_1/O
                         net (fo=2, routed)           3.596    10.102    usb_oe_OBUF
    A12                  OBUF (Prop_obuf_I_O)         3.567    13.670 r  usb_oe_OBUF_inst/O
                         net (fo=0)                   0.000    13.670    usb_oe
    A12                                                               r  usb_oe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_wr
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.415ns  (logic 4.384ns (52.096%)  route 4.031ns (47.904%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.466    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.562 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.551     5.113    <hidden>
    SLICE_X28Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  <hidden>
                         net (fo=6, routed)           0.883     6.452    usb_sync_i/tx_fifo_rdempty
    SLICE_X28Y58         LUT3 (Prop_lut3_I2_O)        0.152     6.604 r  usb_sync_i/usb_wr_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.148     9.752    usb_wr_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.776    13.528 r  usb_wr_OBUF_inst/O
                         net (fo=0)                   0.000    13.528    usb_wr
    A14                                                               r  usb_wr (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_sync_i/ft2232_bus_oe_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.096ns (45.051%)  route 1.337ns (54.949%))
  Logic Levels:           3  (LUT1=1 LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.558     1.480    usb_sync_i/wr_clk
    SLICE_X28Y57         FDRE                                         r  usb_sync_i/ft2232_bus_oe_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  usb_sync_i/ft2232_bus_oe_mode_reg[1]/Q
                         net (fo=5, routed)           0.169     1.777    usb_sync_i/ft2232_bus_oe_mode[1]
    SLICE_X28Y57         LUT2 (Prop_lut2_I1_O)        0.099     1.876 f  usb_sync_i/usb_oe_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.572     2.448    usb_sync_i/usb_oe_OBUF
    SLICE_X0Y59          LUT1 (Prop_lut1_I0_O)        0.045     2.493 r  usb_sync_i/usb_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.596     3.089    usb_data_IOBUF[3]_inst/T
    F14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.913 r  usb_data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.913    usb_data[3]
    F14                                                               r  usb_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_sync_i/ft2232_bus_oe_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.096ns (43.820%)  route 1.405ns (56.180%))
  Logic Levels:           3  (LUT1=1 LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.558     1.480    usb_sync_i/wr_clk
    SLICE_X28Y57         FDRE                                         r  usb_sync_i/ft2232_bus_oe_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  usb_sync_i/ft2232_bus_oe_mode_reg[1]/Q
                         net (fo=5, routed)           0.169     1.777    usb_sync_i/ft2232_bus_oe_mode[1]
    SLICE_X28Y57         LUT2 (Prop_lut2_I1_O)        0.099     1.876 f  usb_sync_i/usb_oe_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.572     2.448    usb_sync_i/usb_oe_OBUF
    SLICE_X0Y59          LUT1 (Prop_lut1_I0_O)        0.045     2.493 r  usb_sync_i/usb_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.664     3.157    usb_data_IOBUF[1]_inst/T
    G16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.981 r  usb_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.981    usb_data[1]
    G16                                                               r  usb_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_sync_i/ft2232_bus_oe_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.519ns  (logic 1.096ns (43.518%)  route 1.423ns (56.482%))
  Logic Levels:           3  (LUT1=1 LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.558     1.480    usb_sync_i/wr_clk
    SLICE_X28Y57         FDRE                                         r  usb_sync_i/ft2232_bus_oe_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  usb_sync_i/ft2232_bus_oe_mode_reg[1]/Q
                         net (fo=5, routed)           0.169     1.777    usb_sync_i/ft2232_bus_oe_mode[1]
    SLICE_X28Y57         LUT2 (Prop_lut2_I1_O)        0.099     1.876 f  usb_sync_i/usb_oe_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.572     2.448    usb_sync_i/usb_oe_OBUF
    SLICE_X0Y59          LUT1 (Prop_lut1_I0_O)        0.045     2.493 r  usb_sync_i/usb_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.681     3.174    usb_data_IOBUF[5]_inst/T
    E15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.998 r  usb_data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.998    usb_data[5]
    E15                                                               r  usb_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_sync_i/ft2232_bus_oe_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.583ns  (logic 1.096ns (42.424%)  route 1.487ns (57.576%))
  Logic Levels:           3  (LUT1=1 LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.558     1.480    usb_sync_i/wr_clk
    SLICE_X28Y57         FDRE                                         r  usb_sync_i/ft2232_bus_oe_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  usb_sync_i/ft2232_bus_oe_mode_reg[1]/Q
                         net (fo=5, routed)           0.169     1.777    usb_sync_i/ft2232_bus_oe_mode[1]
    SLICE_X28Y57         LUT2 (Prop_lut2_I1_O)        0.099     1.876 f  usb_sync_i/usb_oe_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.572     2.448    usb_sync_i/usb_oe_OBUF
    SLICE_X0Y59          LUT1 (Prop_lut1_I0_O)        0.045     2.493 r  usb_sync_i/usb_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.746     3.239    usb_data_IOBUF[0]_inst/T
    F15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.063 r  usb_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.063    usb_data[0]
    F15                                                               r  usb_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_sync_i/ft2232_bus_oe_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.619ns  (logic 1.096ns (41.856%)  route 1.523ns (58.144%))
  Logic Levels:           3  (LUT1=1 LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.558     1.480    usb_sync_i/wr_clk
    SLICE_X28Y57         FDRE                                         r  usb_sync_i/ft2232_bus_oe_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  usb_sync_i/ft2232_bus_oe_mode_reg[1]/Q
                         net (fo=5, routed)           0.169     1.777    usb_sync_i/ft2232_bus_oe_mode[1]
    SLICE_X28Y57         LUT2 (Prop_lut2_I1_O)        0.099     1.876 f  usb_sync_i/usb_oe_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.572     2.448    usb_sync_i/usb_oe_OBUF
    SLICE_X0Y59          LUT1 (Prop_lut1_I0_O)        0.045     2.493 r  usb_sync_i/usb_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.781     3.274    usb_data_IOBUF[2]_inst/T
    G15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.098 r  usb_data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.098    usb_data[2]
    G15                                                               r  usb_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_rd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 1.447ns (55.090%)  route 1.180ns (44.910%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.558     1.480    <hidden>
    SLICE_X28Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  <hidden>
                         net (fo=4, routed)           0.178     1.799    usb_sync_i/full_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.844 r  usb_sync_i/usb_rd_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.002     2.846    usb_rd_OBUF
    B14                  OBUF (Prop_obuf_I_O)         1.261     4.107 r  usb_rd_OBUF_inst/O
                         net (fo=0)                   0.000     4.107    usb_rd
    B14                                                               r  usb_rd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_sync_i/ft2232_bus_oe_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.648ns  (logic 1.096ns (41.384%)  route 1.552ns (58.616%))
  Logic Levels:           3  (LUT1=1 LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.558     1.480    usb_sync_i/wr_clk
    SLICE_X28Y57         FDRE                                         r  usb_sync_i/ft2232_bus_oe_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  usb_sync_i/ft2232_bus_oe_mode_reg[1]/Q
                         net (fo=5, routed)           0.169     1.777    usb_sync_i/ft2232_bus_oe_mode[1]
    SLICE_X28Y57         LUT2 (Prop_lut2_I1_O)        0.099     1.876 f  usb_sync_i/usb_oe_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.572     2.448    usb_sync_i/usb_oe_OBUF
    SLICE_X0Y59          LUT1 (Prop_lut1_I0_O)        0.045     2.493 r  usb_sync_i/usb_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.811     3.304    usb_data_IOBUF[6]_inst/T
    D16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.128 r  usb_data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.128    usb_data[6]
    D16                                                               r  usb_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_sync_i/ft2232_bus_oe_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.713ns  (logic 1.096ns (40.394%)  route 1.617ns (59.606%))
  Logic Levels:           3  (LUT1=1 LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.558     1.480    usb_sync_i/wr_clk
    SLICE_X28Y57         FDRE                                         r  usb_sync_i/ft2232_bus_oe_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  usb_sync_i/ft2232_bus_oe_mode_reg[1]/Q
                         net (fo=5, routed)           0.169     1.777    usb_sync_i/ft2232_bus_oe_mode[1]
    SLICE_X28Y57         LUT2 (Prop_lut2_I1_O)        0.099     1.876 f  usb_sync_i/usb_oe_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.572     2.448    usb_sync_i/usb_oe_OBUF
    SLICE_X0Y59          LUT1 (Prop_lut1_I0_O)        0.045     2.493 r  usb_sync_i/usb_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.876     3.369    usb_data_IOBUF[4]_inst/T
    E16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.193 r  usb_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.193    usb_data[4]
    E16                                                               r  usb_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_sync_i/ft2232_wait_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_wr
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.742ns  (logic 1.519ns (55.400%)  route 1.223ns (44.600%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.558     1.480    usb_sync_i/wr_clk
    SLICE_X28Y58         FDRE                                         r  usb_sync_i/ft2232_wait_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.141     1.621 f  usb_sync_i/ft2232_wait_reg[0]/Q
                         net (fo=6, routed)           0.185     1.806    usb_sync_i/ft2232_wait
    SLICE_X28Y58         LUT3 (Prop_lut3_I0_O)        0.043     1.849 r  usb_sync_i/usb_wr_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.038     2.887    usb_wr_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.335     4.222 r  usb_wr_OBUF_inst/O
                         net (fo=0)                   0.000     4.222    usb_wr
    A14                                                               r  usb_wr (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_sync_i/ft2232_bus_oe_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.828ns  (logic 1.096ns (38.750%)  route 1.732ns (61.250%))
  Logic Levels:           3  (LUT1=1 LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.896    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.558     1.480    usb_sync_i/wr_clk
    SLICE_X28Y57         FDRE                                         r  usb_sync_i/ft2232_bus_oe_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  usb_sync_i/ft2232_bus_oe_mode_reg[1]/Q
                         net (fo=5, routed)           0.169     1.777    usb_sync_i/ft2232_bus_oe_mode[1]
    SLICE_X28Y57         LUT2 (Prop_lut2_I1_O)        0.099     1.876 f  usb_sync_i/usb_oe_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.572     2.448    usb_sync_i/usb_oe_OBUF
    SLICE_X0Y59          LUT1 (Prop_lut1_I0_O)        0.045     2.493 r  usb_sync_i/usb_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.991     3.484    usb_data_IOBUF[7]_inst/T
    D15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.308 r  usb_data_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.308    usb_data[7]
    D15                                                               r  usb_data[7] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          1848 Endpoints
Min Delay          1848 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            control_i/mem_reg_128_191_21_23/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.039ns  (logic 1.868ns (26.532%)  route 5.171ns (73.468%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -1.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.550     4.046    microblaze_i/reset_n_IBUF
    SLICE_X51Y70         LUT2 (Prop_lut2_I0_O)        0.124     4.170 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.183     4.352    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.476 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.259     5.736    control_i/p_0_in
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     5.860 r  control_i/mem_reg_128_191_0_2_i_1/O
                         net (fo=44, routed)          1.179     7.039    control_i/mem_reg_128_191_21_23/WE
    SLICE_X52Y101        RAMD64E                                      r  control_i/mem_reg_128_191_21_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.613    -1.320    control_i/mem_reg_128_191_21_23/WCLK
    SLICE_X52Y101        RAMD64E                                      r  control_i/mem_reg_128_191_21_23/RAMA/CLK

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            control_i/mem_reg_128_191_21_23/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.039ns  (logic 1.868ns (26.532%)  route 5.171ns (73.468%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -1.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.550     4.046    microblaze_i/reset_n_IBUF
    SLICE_X51Y70         LUT2 (Prop_lut2_I0_O)        0.124     4.170 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.183     4.352    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.476 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.259     5.736    control_i/p_0_in
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     5.860 r  control_i/mem_reg_128_191_0_2_i_1/O
                         net (fo=44, routed)          1.179     7.039    control_i/mem_reg_128_191_21_23/WE
    SLICE_X52Y101        RAMD64E                                      r  control_i/mem_reg_128_191_21_23/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.613    -1.320    control_i/mem_reg_128_191_21_23/WCLK
    SLICE_X52Y101        RAMD64E                                      r  control_i/mem_reg_128_191_21_23/RAMB/CLK

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            control_i/mem_reg_128_191_21_23/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.039ns  (logic 1.868ns (26.532%)  route 5.171ns (73.468%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -1.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.550     4.046    microblaze_i/reset_n_IBUF
    SLICE_X51Y70         LUT2 (Prop_lut2_I0_O)        0.124     4.170 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.183     4.352    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.476 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.259     5.736    control_i/p_0_in
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     5.860 r  control_i/mem_reg_128_191_0_2_i_1/O
                         net (fo=44, routed)          1.179     7.039    control_i/mem_reg_128_191_21_23/WE
    SLICE_X52Y101        RAMD64E                                      r  control_i/mem_reg_128_191_21_23/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.613    -1.320    control_i/mem_reg_128_191_21_23/WCLK
    SLICE_X52Y101        RAMD64E                                      r  control_i/mem_reg_128_191_21_23/RAMC/CLK

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            control_i/mem_reg_128_191_21_23/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.039ns  (logic 1.868ns (26.532%)  route 5.171ns (73.468%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -1.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.550     4.046    microblaze_i/reset_n_IBUF
    SLICE_X51Y70         LUT2 (Prop_lut2_I0_O)        0.124     4.170 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.183     4.352    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.476 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.259     5.736    control_i/p_0_in
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     5.860 r  control_i/mem_reg_128_191_0_2_i_1/O
                         net (fo=44, routed)          1.179     7.039    control_i/mem_reg_128_191_21_23/WE
    SLICE_X52Y101        RAMD64E                                      r  control_i/mem_reg_128_191_21_23/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.613    -1.320    control_i/mem_reg_128_191_21_23/WCLK
    SLICE_X52Y101        RAMD64E                                      r  control_i/mem_reg_128_191_21_23/RAMD/CLK

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            control_i/mem_reg_192_255_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.968ns  (logic 1.868ns (26.800%)  route 5.101ns (73.200%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.550     4.046    microblaze_i/reset_n_IBUF
    SLICE_X51Y70         LUT2 (Prop_lut2_I0_O)        0.124     4.170 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.183     4.352    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.476 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.044     5.520    control_i/p_0_in
    SLICE_X53Y82         LUT6 (Prop_lut6_I2_O)        0.124     5.644 r  control_i/mem_reg_192_255_0_2_i_1/O
                         net (fo=44, routed)          1.324     6.968    control_i/mem_reg_192_255_3_5/WE
    SLICE_X64Y70         RAMD64E                                      r  control_i/mem_reg_192_255_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.498    -1.436    control_i/mem_reg_192_255_3_5/WCLK
    SLICE_X64Y70         RAMD64E                                      r  control_i/mem_reg_192_255_3_5/RAMA/CLK

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            control_i/mem_reg_192_255_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.968ns  (logic 1.868ns (26.800%)  route 5.101ns (73.200%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.550     4.046    microblaze_i/reset_n_IBUF
    SLICE_X51Y70         LUT2 (Prop_lut2_I0_O)        0.124     4.170 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.183     4.352    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.476 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.044     5.520    control_i/p_0_in
    SLICE_X53Y82         LUT6 (Prop_lut6_I2_O)        0.124     5.644 r  control_i/mem_reg_192_255_0_2_i_1/O
                         net (fo=44, routed)          1.324     6.968    control_i/mem_reg_192_255_3_5/WE
    SLICE_X64Y70         RAMD64E                                      r  control_i/mem_reg_192_255_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.498    -1.436    control_i/mem_reg_192_255_3_5/WCLK
    SLICE_X64Y70         RAMD64E                                      r  control_i/mem_reg_192_255_3_5/RAMB/CLK

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            control_i/mem_reg_192_255_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.968ns  (logic 1.868ns (26.800%)  route 5.101ns (73.200%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.550     4.046    microblaze_i/reset_n_IBUF
    SLICE_X51Y70         LUT2 (Prop_lut2_I0_O)        0.124     4.170 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.183     4.352    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.476 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.044     5.520    control_i/p_0_in
    SLICE_X53Y82         LUT6 (Prop_lut6_I2_O)        0.124     5.644 r  control_i/mem_reg_192_255_0_2_i_1/O
                         net (fo=44, routed)          1.324     6.968    control_i/mem_reg_192_255_3_5/WE
    SLICE_X64Y70         RAMD64E                                      r  control_i/mem_reg_192_255_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.498    -1.436    control_i/mem_reg_192_255_3_5/WCLK
    SLICE_X64Y70         RAMD64E                                      r  control_i/mem_reg_192_255_3_5/RAMC/CLK

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            control_i/mem_reg_192_255_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.968ns  (logic 1.868ns (26.800%)  route 5.101ns (73.200%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.550     4.046    microblaze_i/reset_n_IBUF
    SLICE_X51Y70         LUT2 (Prop_lut2_I0_O)        0.124     4.170 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.183     4.352    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.476 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.044     5.520    control_i/p_0_in
    SLICE_X53Y82         LUT6 (Prop_lut6_I2_O)        0.124     5.644 r  control_i/mem_reg_192_255_0_2_i_1/O
                         net (fo=44, routed)          1.324     6.968    control_i/mem_reg_192_255_3_5/WE
    SLICE_X64Y70         RAMD64E                                      r  control_i/mem_reg_192_255_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.498    -1.436    control_i/mem_reg_192_255_3_5/WCLK
    SLICE_X64Y70         RAMD64E                                      r  control_i/mem_reg_192_255_3_5/RAMD/CLK

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            control_i/mem_reg_128_191_18_20/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.944ns  (logic 1.868ns (26.893%)  route 5.077ns (73.107%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -1.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.550     4.046    microblaze_i/reset_n_IBUF
    SLICE_X51Y70         LUT2 (Prop_lut2_I0_O)        0.124     4.170 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.183     4.352    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.476 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.259     5.736    control_i/p_0_in
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     5.860 r  control_i/mem_reg_128_191_0_2_i_1/O
                         net (fo=44, routed)          1.085     6.944    control_i/mem_reg_128_191_18_20/WE
    SLICE_X52Y105        RAMD64E                                      r  control_i/mem_reg_128_191_18_20/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.612    -1.321    control_i/mem_reg_128_191_18_20/WCLK
    SLICE_X52Y105        RAMD64E                                      r  control_i/mem_reg_128_191_18_20/RAMA/CLK

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            control_i/mem_reg_128_191_18_20/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.944ns  (logic 1.868ns (26.893%)  route 5.077ns (73.107%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -1.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.550     4.046    microblaze_i/reset_n_IBUF
    SLICE_X51Y70         LUT2 (Prop_lut2_I0_O)        0.124     4.170 f  microblaze_i/st[2]_i_2/O
                         net (fo=153, routed)         0.183     4.352    control_i/usb_write_n_reg_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.476 r  control_i/mem_reg_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.259     5.736    control_i/p_0_in
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     5.860 r  control_i/mem_reg_128_191_0_2_i_1/O
                         net (fo=44, routed)          1.085     6.944    control_i/mem_reg_128_191_18_20/WE
    SLICE_X52Y105        RAMD64E                                      r  control_i/mem_reg_128_191_18_20/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.612 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.025    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        1.612    -1.321    control_i/mem_reg_128_191_18_20/WCLK
    SLICE_X52Y105        RAMD64E                                      r  control_i/mem_reg_128_191_18_20/RAMB/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_data[1]
                            (input port)
  Destination:            adc_i/data_a_buffer_reg[1]data_b_buffer_reg[1]/D
                            (falling edge-triggered cell IDDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.232ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 11.731 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  adc_data[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_data[1]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  adc_data_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     0.232    adc_i/data_b_buffer_reg[11]_0[1]
    ILOGIC_X1Y51         IDDR                                         r  adc_i/data_a_buffer_reg[1]data_b_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    N11                                               0.000    12.500 f  sysclk (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475    12.975 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.455    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.309 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.843    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.872 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.859    11.731    adc_i/clk_out1
    ILOGIC_X1Y51         IDDR                                         f  adc_i/data_a_buffer_reg[1]data_b_buffer_reg[1]/C

Slack:                    inf
  Source:                 adc_data[5]
                            (input port)
  Destination:            adc_i/data_a_buffer_reg[5]data_b_buffer_reg[5]/D
                            (falling edge-triggered cell IDDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.235ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 11.729 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  adc_data[5] (IN)
                         net (fo=0)                   0.000     0.000    adc_data[5]
    H2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  adc_data_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     0.235    adc_i/data_b_buffer_reg[11]_0[5]
    ILOGIC_X1Y60         IDDR                                         r  adc_i/data_a_buffer_reg[5]data_b_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    N11                                               0.000    12.500 f  sysclk (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475    12.975 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.455    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.309 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.843    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.872 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.856    11.729    adc_i/clk_out1
    ILOGIC_X1Y60         IDDR                                         f  adc_i/data_a_buffer_reg[5]data_b_buffer_reg[5]/C

Slack:                    inf
  Source:                 adc_data[4]
                            (input port)
  Destination:            adc_i/data_a_buffer_reg[4]data_b_buffer_reg[4]/D
                            (falling edge-triggered cell IDDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.235ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 11.729 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  adc_data[4] (IN)
                         net (fo=0)                   0.000     0.000    adc_data[4]
    H1                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  adc_data_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     0.235    adc_i/data_b_buffer_reg[11]_0[4]
    ILOGIC_X1Y59         IDDR                                         r  adc_i/data_a_buffer_reg[4]data_b_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    N11                                               0.000    12.500 f  sysclk (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475    12.975 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.455    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.309 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.843    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.872 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.856    11.729    adc_i/clk_out1
    ILOGIC_X1Y59         IDDR                                         f  adc_i/data_a_buffer_reg[4]data_b_buffer_reg[4]/C

Slack:                    inf
  Source:                 adc_data[7]
                            (input port)
  Destination:            adc_i/data_a_buffer_reg[7]data_b_buffer_reg[7]/D
                            (falling edge-triggered cell IDDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.238ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 11.727 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  adc_data[7] (IN)
                         net (fo=0)                   0.000     0.000    adc_data[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.238     0.238 r  adc_data_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     0.238    adc_i/data_b_buffer_reg[11]_0[7]
    ILOGIC_X1Y66         IDDR                                         r  adc_i/data_a_buffer_reg[7]data_b_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    N11                                               0.000    12.500 f  sysclk (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475    12.975 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.455    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.309 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.843    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.872 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.854    11.727    adc_i/clk_out1
    ILOGIC_X1Y66         IDDR                                         f  adc_i/data_a_buffer_reg[7]data_b_buffer_reg[7]/C

Slack:                    inf
  Source:                 adc_data[8]
                            (input port)
  Destination:            adc_i/data_a_buffer_reg[8]data_b_buffer_reg[8]/D
                            (falling edge-triggered cell IDDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.239ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 11.727 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  adc_data[8] (IN)
                         net (fo=0)                   0.000     0.000    adc_data[8]
    G1                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  adc_data_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     0.239    adc_i/data_b_buffer_reg[11]_0[8]
    ILOGIC_X1Y65         IDDR                                         r  adc_i/data_a_buffer_reg[8]data_b_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    N11                                               0.000    12.500 f  sysclk (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475    12.975 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.455    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.309 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.843    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.872 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.854    11.727    adc_i/clk_out1
    ILOGIC_X1Y65         IDDR                                         f  adc_i/data_a_buffer_reg[8]data_b_buffer_reg[8]/C

Slack:                    inf
  Source:                 adc_data[0]
                            (input port)
  Destination:            adc_i/data_a_buffer_reg[0]data_b_buffer_reg[0]/D
                            (falling edge-triggered cell IDDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.244ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 11.730 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  adc_data[0] (IN)
                         net (fo=0)                   0.000     0.000    adc_data[0]
    L2                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  adc_data_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.244    adc_i/data_b_buffer_reg[11]_0[0]
    ILOGIC_X1Y53         IDDR                                         r  adc_i/data_a_buffer_reg[0]data_b_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    N11                                               0.000    12.500 f  sysclk (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475    12.975 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.455    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.309 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.843    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.872 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.857    11.730    adc_i/clk_out1
    ILOGIC_X1Y53         IDDR                                         f  adc_i/data_a_buffer_reg[0]data_b_buffer_reg[0]/C

Slack:                    inf
  Source:                 adc_data[2]
                            (input port)
  Destination:            adc_i/data_a_buffer_reg[2]data_b_buffer_reg[2]/D
                            (falling edge-triggered cell IDDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.247ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 11.729 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  adc_data[2] (IN)
                         net (fo=0)                   0.000     0.000    adc_data[2]
    K1                   IBUF (Prop_ibuf_I_O)         0.247     0.247 r  adc_data_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     0.247    adc_i/data_b_buffer_reg[11]_0[2]
    ILOGIC_X1Y56         IDDR                                         r  adc_i/data_a_buffer_reg[2]data_b_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    N11                                               0.000    12.500 f  sysclk (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475    12.975 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.455    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.309 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.843    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.872 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.856    11.729    adc_i/clk_out1
    ILOGIC_X1Y56         IDDR                                         f  adc_i/data_a_buffer_reg[2]data_b_buffer_reg[2]/C

Slack:                    inf
  Source:                 adc_data[3]
                            (input port)
  Destination:            adc_i/data_a_buffer_reg[3]data_b_buffer_reg[3]/D
                            (falling edge-triggered cell IDDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.254ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 11.729 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  adc_data[3] (IN)
                         net (fo=0)                   0.000     0.000    adc_data[3]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  adc_data_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     0.254    adc_i/data_b_buffer_reg[11]_0[3]
    ILOGIC_X1Y58         IDDR                                         r  adc_i/data_a_buffer_reg[3]data_b_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    N11                                               0.000    12.500 f  sysclk (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475    12.975 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.455    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.309 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.843    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.872 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.856    11.729    adc_i/clk_out1
    ILOGIC_X1Y58         IDDR                                         f  adc_i/data_a_buffer_reg[3]data_b_buffer_reg[3]/C

Slack:                    inf
  Source:                 adc_data[6]
                            (input port)
  Destination:            adc_i/data_a_buffer_reg[6]data_b_buffer_reg[6]/D
                            (falling edge-triggered cell IDDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.257ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 11.729 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  adc_data[6] (IN)
                         net (fo=0)                   0.000     0.000    adc_data[6]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  adc_data_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     0.257    adc_i/data_b_buffer_reg[11]_0[6]
    ILOGIC_X1Y57         IDDR                                         r  adc_i/data_a_buffer_reg[6]data_b_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    N11                                               0.000    12.500 f  sysclk (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475    12.975 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.455    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.309 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.843    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.872 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.856    11.729    adc_i/clk_out1
    ILOGIC_X1Y57         IDDR                                         f  adc_i/data_a_buffer_reg[6]data_b_buffer_reg[6]/C

Slack:                    inf
  Source:                 adc_data[11]
                            (input port)
  Destination:            adc_i/data_a_buffer_reg[11]data_b_buffer_reg[11]/D
                            (falling edge-triggered cell IDDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.257ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 11.723 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  adc_data[11] (IN)
                         net (fo=0)                   0.000     0.000    adc_data[11]
    E2                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  adc_data_IBUF[11]_inst/O
                         net (fo=1, routed)           0.000     0.257    adc_i/data_b_buffer_reg[11]_0[11]
    ILOGIC_X1Y80         IDDR                                         r  adc_i/data_a_buffer_reg[11]data_b_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    N11                                               0.000    12.500 f  sysclk (IN)
                         net (fo=0)                   0.000    12.500    clk_wiz_0_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475    12.975 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.455    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    10.309 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    10.843    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.872 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=5258, routed)        0.850    11.723    adc_i/clk_out1
    ILOGIC_X1Y80         IDDR                                         f  adc_i/data_a_buffer_reg[11]data_b_buffer_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.993ns  (logic 0.248ns (6.211%)  route 3.745ns (93.789%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.912     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X34Y23         LUT5 (Prop_lut5_I0_O)        0.124     2.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.045     3.082    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X37Y23         LUT3 (Prop_lut3_I1_O)        0.124     3.206 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.787     3.993    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X30Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.431     3.116    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.708ns  (logic 0.372ns (10.033%)  route 3.336ns (89.967%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.408     1.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X35Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.532 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.839     2.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.417     2.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.672     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433     3.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.708ns  (logic 0.372ns (10.033%)  route 3.336ns (89.967%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.408     1.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X35Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.532 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.839     2.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.417     2.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.672     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433     3.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.708ns  (logic 0.372ns (10.033%)  route 3.336ns (89.967%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.408     1.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X35Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.532 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.839     2.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.417     2.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.672     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433     3.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.708ns  (logic 0.372ns (10.033%)  route 3.336ns (89.967%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.408     1.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X35Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.532 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.839     2.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.417     2.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.672     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433     3.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.708ns  (logic 0.372ns (10.033%)  route 3.336ns (89.967%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.408     1.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X35Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.532 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.839     2.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.417     2.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.672     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433     3.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.708ns  (logic 0.372ns (10.033%)  route 3.336ns (89.967%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.408     1.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X35Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.532 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.839     2.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.417     2.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.672     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433     3.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.565ns  (logic 0.248ns (6.956%)  route 3.317ns (93.044%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.912     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X34Y23         LUT5 (Prop_lut5_I0_O)        0.124     2.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.405     3.441    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X35Y25         LUT4 (Prop_lut4_I2_O)        0.124     3.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[18]_i_1/O
                         net (fo=1, routed)           0.000     3.565    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[18]
    SLICE_X35Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.427     3.112    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X35Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.556ns  (logic 0.274ns (7.706%)  route 3.282ns (92.294%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.912     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X34Y23         LUT5 (Prop_lut5_I0_O)        0.124     2.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.369     3.406    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X37Y25         LUT3 (Prop_lut3_I2_O)        0.150     3.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_2/O
                         net (fo=1, routed)           0.000     3.556    dbg_hub/inst/BSCANID.u_xsdbm_id/p_0_in__0[1]
    SLICE_X37Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.428     3.113    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X37Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.541ns  (logic 0.248ns (7.004%)  route 3.293ns (92.996%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.912     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X34Y23         LUT5 (Prop_lut5_I0_O)        0.124     2.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.380     3.417    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X36Y25         LUT4 (Prop_lut4_I2_O)        0.124     3.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[14]_i_1/O
                         net (fo=1, routed)           0.000     3.541    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[14]
    SLICE_X36Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.428     3.113    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X36Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.045ns (20.597%)  route 0.173ns (79.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.173     0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X29Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_2/O
                         net (fo=1, routed)           0.000     0.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_2_n_0
    SLICE_X29Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.820     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.000ns (0.000%)  route 0.244ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.244     0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X34Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.818     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.000ns (0.000%)  route 0.244ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.244     0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X34Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.818     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.000ns (0.000%)  route 0.244ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.244     0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X34Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.818     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.000ns (0.000%)  route 0.244ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.244     0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X34Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.818     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.045ns (15.841%)  route 0.239ns (84.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.239     0.239    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X32Y22         LUT5 (Prop_lut5_I3_O)        0.045     0.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[25]_i_1/O
                         net (fo=1, routed)           0.000     0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[25]_i_1_n_0
    SLICE_X32Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.819     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.000ns (0.000%)  route 0.296ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.296     0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X35Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.816     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.000ns (0.000%)  route 0.296ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.296     0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X35Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.816     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.000ns (0.000%)  route 0.324ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.324     0.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X36Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.819     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X36Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.000ns (0.000%)  route 0.326ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.326     0.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X30Y23         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.817     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y23         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  usb_clkout

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_txe
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.366ns  (logic 1.757ns (27.607%)  route 4.608ns (72.393%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 f  usb_txe (IN)
                         net (fo=0)                   0.000     0.000    usb_txe
    B15                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  usb_txe_IBUF_inst/O
                         net (fo=6, routed)           2.456     3.965    usb_sync_i/usb_txe_IBUF
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.124     4.089 r  usb_sync_i/tx_dcfifo_i_1/O
                         net (fo=2, routed)           0.853     4.942    <hidden>
    SLICE_X28Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.066 r  <hidden>
                         net (fo=21, routed)          1.300     6.366    <hidden>
    RAMB18_X1Y24         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.424     1.424 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.292    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.383 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.477     4.860    <hidden>
    RAMB18_X1Y24         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 usb_txe
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.069ns  (logic 1.757ns (28.959%)  route 4.311ns (71.041%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 f  usb_txe (IN)
                         net (fo=0)                   0.000     0.000    usb_txe
    B15                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  usb_txe_IBUF_inst/O
                         net (fo=6, routed)           2.456     3.965    usb_sync_i/usb_txe_IBUF
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.124     4.089 r  usb_sync_i/tx_dcfifo_i_1/O
                         net (fo=2, routed)           0.853     4.942    <hidden>
    SLICE_X28Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.066 r  <hidden>
                         net (fo=21, routed)          1.003     6.069    <hidden>
    SLICE_X33Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.424     1.424 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.292    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.383 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.431     4.813    <hidden>
    SLICE_X33Y58         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 usb_rxf
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.034ns  (logic 1.759ns (29.151%)  route 4.275ns (70.849%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 f  usb_rxf (IN)
                         net (fo=0)                   0.000     0.000    usb_rxf
    B16                  IBUF (Prop_ibuf_I_O)         1.511     1.511 f  usb_rxf_IBUF_inst/O
                         net (fo=4, routed)           2.855     4.366    usb_sync_i/usb_rxf_IBUF
    SLICE_X28Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.490 r  usb_sync_i/rx_dcfifo_i_9/O
                         net (fo=2, routed)           0.450     4.940    <hidden>
    SLICE_X29Y57         LUT2 (Prop_lut2_I0_O)        0.124     5.064 r  <hidden>
                         net (fo=30, routed)          0.970     6.034    <hidden>
    SLICE_X33Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.424     1.424 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.292    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.383 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.432     4.814    <hidden>
    SLICE_X33Y55         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 usb_rxf
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.034ns  (logic 1.759ns (29.151%)  route 4.275ns (70.849%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 f  usb_rxf (IN)
                         net (fo=0)                   0.000     0.000    usb_rxf
    B16                  IBUF (Prop_ibuf_I_O)         1.511     1.511 f  usb_rxf_IBUF_inst/O
                         net (fo=4, routed)           2.855     4.366    usb_sync_i/usb_rxf_IBUF
    SLICE_X28Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.490 r  usb_sync_i/rx_dcfifo_i_9/O
                         net (fo=2, routed)           0.450     4.940    <hidden>
    SLICE_X29Y57         LUT2 (Prop_lut2_I0_O)        0.124     5.064 r  <hidden>
                         net (fo=30, routed)          0.970     6.034    <hidden>
    SLICE_X33Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.424     1.424 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.292    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.383 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.432     4.814    <hidden>
    SLICE_X33Y55         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 usb_rxf
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.034ns  (logic 1.759ns (29.151%)  route 4.275ns (70.849%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 f  usb_rxf (IN)
                         net (fo=0)                   0.000     0.000    usb_rxf
    B16                  IBUF (Prop_ibuf_I_O)         1.511     1.511 f  usb_rxf_IBUF_inst/O
                         net (fo=4, routed)           2.855     4.366    usb_sync_i/usb_rxf_IBUF
    SLICE_X28Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.490 r  usb_sync_i/rx_dcfifo_i_9/O
                         net (fo=2, routed)           0.450     4.940    <hidden>
    SLICE_X29Y57         LUT2 (Prop_lut2_I0_O)        0.124     5.064 r  <hidden>
                         net (fo=30, routed)          0.970     6.034    <hidden>
    SLICE_X33Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.424     1.424 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.292    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.383 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.432     4.814    <hidden>
    SLICE_X33Y55         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 usb_rxf
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.034ns  (logic 1.759ns (29.151%)  route 4.275ns (70.849%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 f  usb_rxf (IN)
                         net (fo=0)                   0.000     0.000    usb_rxf
    B16                  IBUF (Prop_ibuf_I_O)         1.511     1.511 f  usb_rxf_IBUF_inst/O
                         net (fo=4, routed)           2.855     4.366    usb_sync_i/usb_rxf_IBUF
    SLICE_X28Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.490 r  usb_sync_i/rx_dcfifo_i_9/O
                         net (fo=2, routed)           0.450     4.940    <hidden>
    SLICE_X29Y57         LUT2 (Prop_lut2_I0_O)        0.124     5.064 r  <hidden>
                         net (fo=30, routed)          0.970     6.034    <hidden>
    SLICE_X33Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.424     1.424 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.292    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.383 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.432     4.814    <hidden>
    SLICE_X33Y55         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 usb_txe
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.938ns  (logic 1.757ns (29.595%)  route 4.181ns (70.405%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 f  usb_txe (IN)
                         net (fo=0)                   0.000     0.000    usb_txe
    B15                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  usb_txe_IBUF_inst/O
                         net (fo=6, routed)           2.456     3.965    usb_sync_i/usb_txe_IBUF
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.124     4.089 r  usb_sync_i/tx_dcfifo_i_1/O
                         net (fo=2, routed)           0.853     4.942    <hidden>
    SLICE_X28Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.066 r  <hidden>
                         net (fo=21, routed)          0.872     5.938    <hidden>
    SLICE_X37Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.424     1.424 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.292    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.383 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.431     4.813    <hidden>
    SLICE_X37Y57         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 usb_txe
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.889ns  (logic 1.757ns (29.844%)  route 4.131ns (70.156%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 f  usb_txe (IN)
                         net (fo=0)                   0.000     0.000    usb_txe
    B15                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  usb_txe_IBUF_inst/O
                         net (fo=6, routed)           2.456     3.965    usb_sync_i/usb_txe_IBUF
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.124     4.089 r  usb_sync_i/tx_dcfifo_i_1/O
                         net (fo=2, routed)           0.853     4.942    <hidden>
    SLICE_X28Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.066 r  <hidden>
                         net (fo=21, routed)          0.823     5.889    <hidden>
    SLICE_X36Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.424     1.424 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.292    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.383 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.431     4.813    <hidden>
    SLICE_X36Y58         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 usb_rxf
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.886ns  (logic 1.759ns (29.881%)  route 4.127ns (70.119%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 f  usb_rxf (IN)
                         net (fo=0)                   0.000     0.000    usb_rxf
    B16                  IBUF (Prop_ibuf_I_O)         1.511     1.511 f  usb_rxf_IBUF_inst/O
                         net (fo=4, routed)           2.855     4.366    usb_sync_i/usb_rxf_IBUF
    SLICE_X28Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.490 r  usb_sync_i/rx_dcfifo_i_9/O
                         net (fo=2, routed)           0.450     4.940    <hidden>
    SLICE_X29Y57         LUT2 (Prop_lut2_I0_O)        0.124     5.064 r  <hidden>
                         net (fo=30, routed)          0.823     5.886    <hidden>
    SLICE_X34Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.424     1.424 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.292    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.383 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.431     4.813    <hidden>
    SLICE_X34Y55         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 usb_rxf
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.886ns  (logic 1.759ns (29.881%)  route 4.127ns (70.119%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 f  usb_rxf (IN)
                         net (fo=0)                   0.000     0.000    usb_rxf
    B16                  IBUF (Prop_ibuf_I_O)         1.511     1.511 f  usb_rxf_IBUF_inst/O
                         net (fo=4, routed)           2.855     4.366    usb_sync_i/usb_rxf_IBUF
    SLICE_X28Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.490 r  usb_sync_i/rx_dcfifo_i_9/O
                         net (fo=2, routed)           0.450     4.940    <hidden>
    SLICE_X29Y57         LUT2 (Prop_lut2_I0_O)        0.124     5.064 r  <hidden>
                         net (fo=30, routed)          0.823     5.886    <hidden>
    SLICE_X34Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         1.424     1.424 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.292    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.383 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.431     4.813    <hidden>
    SLICE_X34Y55         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rxf
                            (input port)
  Destination:            usb_sync_i/ft2232_wait_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.326ns (25.935%)  route 0.932ns (74.065%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  usb_rxf (IN)
                         net (fo=0)                   0.000     0.000    usb_rxf
    B16                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  usb_rxf_IBUF_inst/O
                         net (fo=4, routed)           0.932     1.211    usb_sync_i/usb_rxf_IBUF
    SLICE_X28Y58         LUT5 (Prop_lut5_I3_O)        0.048     1.259 r  usb_sync_i/ft2232_wait[0]_i_1/O
                         net (fo=1, routed)           0.000     1.259    usb_sync_i/ft2232_wait[0]_i_1_n_0
    SLICE_X28Y58         FDRE                                         r  usb_sync_i/ft2232_wait_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.828     1.995    usb_sync_i/wr_clk
    SLICE_X28Y58         FDRE                                         r  usb_sync_i/ft2232_wait_reg[0]/C

Slack:                    inf
  Source:                 usb_rxf
                            (input port)
  Destination:            usb_sync_i/ft2232_bus_oe_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.368ns (25.396%)  route 1.082ns (74.604%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 f  usb_rxf (IN)
                         net (fo=0)                   0.000     0.000    usb_rxf
    B16                  IBUF (Prop_ibuf_I_O)         0.278     0.278 f  usb_rxf_IBUF_inst/O
                         net (fo=4, routed)           0.932     1.211    usb_sync_i/usb_rxf_IBUF
    SLICE_X28Y58         LUT5 (Prop_lut5_I1_O)        0.045     1.256 r  usb_sync_i/ft2232_bus_oe_mode[1]_i_2/O
                         net (fo=2, routed)           0.150     1.406    usb_sync_i/ft2232_bus_oe_mode[1]_i_2_n_0
    SLICE_X28Y57         LUT3 (Prop_lut3_I2_O)        0.045     1.451 r  usb_sync_i/ft2232_bus_oe_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.451    usb_sync_i/ft2232_bus_oe_mode[0]_i_1_n_0
    SLICE_X28Y57         FDRE                                         r  usb_sync_i/ft2232_bus_oe_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.828     1.995    usb_sync_i/wr_clk
    SLICE_X28Y57         FDRE                                         r  usb_sync_i/ft2232_bus_oe_mode_reg[0]/C

Slack:                    inf
  Source:                 usb_rxf
                            (input port)
  Destination:            usb_sync_i/ft2232_bus_oe_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.371ns (25.550%)  route 1.082ns (74.450%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 f  usb_rxf (IN)
                         net (fo=0)                   0.000     0.000    usb_rxf
    B16                  IBUF (Prop_ibuf_I_O)         0.278     0.278 f  usb_rxf_IBUF_inst/O
                         net (fo=4, routed)           0.932     1.211    usb_sync_i/usb_rxf_IBUF
    SLICE_X28Y58         LUT5 (Prop_lut5_I1_O)        0.045     1.256 r  usb_sync_i/ft2232_bus_oe_mode[1]_i_2/O
                         net (fo=2, routed)           0.150     1.406    usb_sync_i/ft2232_bus_oe_mode[1]_i_2_n_0
    SLICE_X28Y57         LUT3 (Prop_lut3_I2_O)        0.048     1.454 r  usb_sync_i/ft2232_bus_oe_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.454    usb_sync_i/ft2232_bus_oe_mode[1]_i_1_n_0
    SLICE_X28Y57         FDRE                                         r  usb_sync_i/ft2232_bus_oe_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.828     1.995    usb_sync_i/wr_clk
    SLICE_X28Y57         FDRE                                         r  usb_sync_i/ft2232_bus_oe_mode_reg[1]/C

Slack:                    inf
  Source:                 usb_txe
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.588ns  (logic 0.370ns (23.290%)  route 1.218ns (76.710%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  usb_txe (IN)
                         net (fo=0)                   0.000     0.000    usb_txe
    B15                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  usb_txe_IBUF_inst/O
                         net (fo=6, routed)           1.076     1.353    usb_sync_i/usb_txe_IBUF
    SLICE_X28Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.398 r  usb_sync_i/rx_dcfifo_i_9/O
                         net (fo=2, routed)           0.142     1.540    <hidden>
    SLICE_X29Y57         LUT4 (Prop_lut4_I1_O)        0.048     1.588 r  <hidden>
                         net (fo=2, routed)           0.000     1.588    <hidden>
    SLICE_X29Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.828     1.995    <hidden>
    SLICE_X29Y57         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 usb_txe
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.710ns  (logic 0.365ns (21.338%)  route 1.345ns (78.662%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 f  usb_txe (IN)
                         net (fo=0)                   0.000     0.000    usb_txe
    B15                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  usb_txe_IBUF_inst/O
                         net (fo=6, routed)           1.058     1.335    usb_sync_i/usb_txe_IBUF
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.045     1.380 r  usb_sync_i/tx_dcfifo_i_1/O
                         net (fo=2, routed)           0.288     1.667    <hidden>
    SLICE_X28Y58         LUT4 (Prop_lut4_I1_O)        0.043     1.710 r  <hidden>
                         net (fo=2, routed)           0.000     1.710    <hidden>
    SLICE_X28Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.828     1.995    <hidden>
    SLICE_X28Y58         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 usb_txe
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.768ns  (logic 0.370ns (20.923%)  route 1.398ns (79.077%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  usb_txe (IN)
                         net (fo=0)                   0.000     0.000    usb_txe
    B15                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  usb_txe_IBUF_inst/O
                         net (fo=6, routed)           1.076     1.353    usb_sync_i/usb_txe_IBUF
    SLICE_X28Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.398 r  usb_sync_i/rx_dcfifo_i_9/O
                         net (fo=2, routed)           0.142     1.540    <hidden>
    SLICE_X29Y57         LUT4 (Prop_lut4_I1_O)        0.048     1.588 r  <hidden>
                         net (fo=2, routed)           0.180     1.768    <hidden>
    SLICE_X28Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.828     1.995    <hidden>
    SLICE_X28Y57         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 usb_txe
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.776ns  (logic 0.367ns (20.661%)  route 1.409ns (79.339%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  usb_txe (IN)
                         net (fo=0)                   0.000     0.000    usb_txe
    B15                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  usb_txe_IBUF_inst/O
                         net (fo=6, routed)           1.076     1.353    usb_sync_i/usb_txe_IBUF
    SLICE_X28Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.398 r  usb_sync_i/rx_dcfifo_i_9/O
                         net (fo=2, routed)           0.142     1.540    <hidden>
    SLICE_X29Y57         LUT2 (Prop_lut2_I0_O)        0.045     1.585 r  <hidden>
                         net (fo=30, routed)          0.191     1.776    <hidden>
    SLICE_X31Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.827     1.995    <hidden>
    SLICE_X31Y56         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 usb_txe
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.776ns  (logic 0.367ns (20.661%)  route 1.409ns (79.339%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  usb_txe (IN)
                         net (fo=0)                   0.000     0.000    usb_txe
    B15                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  usb_txe_IBUF_inst/O
                         net (fo=6, routed)           1.076     1.353    usb_sync_i/usb_txe_IBUF
    SLICE_X28Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.398 r  usb_sync_i/rx_dcfifo_i_9/O
                         net (fo=2, routed)           0.142     1.540    <hidden>
    SLICE_X29Y57         LUT2 (Prop_lut2_I0_O)        0.045     1.585 r  <hidden>
                         net (fo=30, routed)          0.191     1.776    <hidden>
    SLICE_X31Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.827     1.995    <hidden>
    SLICE_X31Y56         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 usb_txe
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.785ns  (logic 0.367ns (20.562%)  route 1.418ns (79.438%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  usb_txe (IN)
                         net (fo=0)                   0.000     0.000    usb_txe
    B15                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  usb_txe_IBUF_inst/O
                         net (fo=6, routed)           1.076     1.353    usb_sync_i/usb_txe_IBUF
    SLICE_X28Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.398 r  usb_sync_i/rx_dcfifo_i_9/O
                         net (fo=2, routed)           0.142     1.540    <hidden>
    SLICE_X29Y57         LUT2 (Prop_lut2_I0_O)        0.045     1.585 r  <hidden>
                         net (fo=30, routed)          0.199     1.785    <hidden>
    SLICE_X33Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.827     1.995    <hidden>
    SLICE_X33Y56         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 usb_txe
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.785ns  (logic 0.367ns (20.562%)  route 1.418ns (79.438%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  usb_txe (IN)
                         net (fo=0)                   0.000     0.000    usb_txe
    B15                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  usb_txe_IBUF_inst/O
                         net (fo=6, routed)           1.076     1.353    usb_sync_i/usb_txe_IBUF
    SLICE_X28Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.398 r  usb_sync_i/rx_dcfifo_i_9/O
                         net (fo=2, routed)           0.142     1.540    <hidden>
    SLICE_X29Y57         LUT2 (Prop_lut2_I0_O)        0.045     1.585 r  <hidden>
                         net (fo=30, routed)          0.199     1.785    <hidden>
    SLICE_X33Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    D13                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  usb_clkout_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.827     1.995    <hidden>
    SLICE_X33Y56         FDRE                                         r  <hidden>





