# do sim.do 
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_sdram_partner_module
# 
# Top level modules:
# 	altera_sdram_partner_module
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sdram_system_new_sdram_controller_0_input_efifo_module
# -- Compiling module sdram_system_new_sdram_controller_0
# 
# Top level modules:
# 	sdram_system_new_sdram_controller_0
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sdram_system_up_clocks_0
# 
# Top level modules:
# 	sdram_system_up_clocks_0
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testbench_top
# 
# Top level modules:
# 	testbench_top
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -voptargs=\"+acc\" -t 1ps rtl_work.testbench_top 
# Loading rtl_work.testbench_top
# Loading rtl_work.sdram_system_up_clocks_0
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading rtl_work.altera_sdram_partner_module
# Loading rtl_work.sdram_system_new_sdram_controller_0
# Loading rtl_work.sdram_system_new_sdram_controller_0_input_efifo_module
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Warning: (vsim-3017) ../rtl/sdram_system_up_clocks_0.v(162): [TFMPC] - Too few port connections. Expected 37, found 25.
#         Region: /testbench_top/up_clocks_0/DE_Clock_Generator_System
# ** Warning: (vsim-3015) ../rtl/sdram_system_up_clocks_0.v(162): [PCDPC] - Port size (6 or 6) does not match connection size (3) for port 'clk'. The port definition is at: /home/oliver/altera/13.0sp1/quartus//eda/sim_lib/altera_mf.v(21706).
#         Region: /testbench_top/up_clocks_0/DE_Clock_Generator_System
# ** Warning: (vsim-3722) ../rtl/sdram_system_up_clocks_0.v(162): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) ../rtl/sdram_system_up_clocks_0.v(162): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) ../rtl/sdram_system_up_clocks_0.v(162): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) ../rtl/sdram_system_up_clocks_0.v(162): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) ../rtl/sdram_system_up_clocks_0.v(162): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) ../rtl/sdram_system_up_clocks_0.v(162): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) ../rtl/sdram_system_up_clocks_0.v(162): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) ../rtl/sdram_system_up_clocks_0.v(162): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) ../rtl/sdram_system_up_clocks_0.v(162): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) ../rtl/sdram_system_up_clocks_0.v(162): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) ../rtl/sdram_system_up_clocks_0.v(162): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) ../rtl/sdram_system_up_clocks_0.v(162): [TFMPC] - Missing connection for port 'icdrclk'.
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# ************************************************************
# MEM INIT. Note : Cyclone II PLL is enabled
# Time: 0  Instance: testbench_top.up_clocks_0.DE_Clock_Generator_System.stratixii_pll.pll1
# Starting wait for init_done...
#  Note : Cyclone II PLL locked to incoming clock
# Time: 220000  Instance: testbench_top.up_clocks_0.DE_Clock_Generator_System.stratixii_pll.pll1
# Ended wait for init_done.
# Starting write of data    54 to address       0 at time            201580000...
run 100ns
run 100ns
run 100ns
# Ending write at time            201860000.
# Starting write of data    55 to address       1 at time            201860000...
run 100ns
run 100ns
run 100ns
# Ending write at time            202140000.
# Starting write of data    56 to address       2 at time            202140000...
run 100ns
run 100ns
run 100ns
# Ending write at time            202420000.
# Break in Module testbench_top at ../rtl/testbench_top.v line 118
