OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef
[INFO ODB-0223]     Created 24 technology layers
[INFO ODB-0224]     Created 9 technology vias
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef
[INFO ODB-0225]     Created 212 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
Warning: There is 1 unconstrained endpoint.
number instances in verilog is 54052
[WARNING IFP-0028] Core area lower left (2.000, 2.000) snapped to (2.052, 2.160).
[INFO IFP-0001] Added 537 rows of 2687 site asap7sc7p5t with height 1.
[INFO RSZ-0026] Removed 2027 buffers.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um

==========================================================================
floorplan final check_setup
--------------------------------------------------------------------------
Warning: There is 1 unconstrained endpoint.

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -57493808.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -29485.56

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -29485.56

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _114288_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        220.00  220.00 ^ input external delay
    65   58.65    0.00    0.00  220.00 ^ rst (in)
                                         rst (net)
                  0.00    0.00  220.00 ^ _114288_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                220.00   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _114288_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         25.79   25.79   library removal time
                                 25.79   data required time
-----------------------------------------------------------------------------
                                 25.79   data required time
                               -220.00   data arrival time
-----------------------------------------------------------------------------
                                194.21   slack (MET)


Startpoint: _113500_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _117871_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _113500_/CLK (DFFHQNx1_ASAP7_75t_R)
     1    0.51   11.24   31.22   31.22 ^ _113500_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _012583_ (net)
                 11.24    0.00   31.22 ^ _070418_/A (INVx1_ASAP7_75t_R)
     2    0.93    7.69    6.71   37.93 v _070418_/Y (INVx1_ASAP7_75t_R)
                                         rle.dstrb (net)
                  7.69    0.00   37.93 v _117871_/D (DFFHQNx1_ASAP7_75t_R)
                                 37.93   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _117871_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.50    8.50   library hold time
                                  8.50   data required time
-----------------------------------------------------------------------------
                                  8.50   data required time
                                -37.93   data arrival time
-----------------------------------------------------------------------------
                                 29.43   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _114288_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        220.00  220.00 ^ input external delay
    65   74.82    0.00    0.00  220.00 ^ rst (in)
                                         rst (net)
                  0.00    0.00  220.00 ^ _114288_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                220.00   data arrival time

                  0.00 1100.00 1100.00   clock clk (rise edge)
                          0.00 1100.00   clock network delay (ideal)
                          0.00 1100.00   clock reconvergence pessimism
                               1100.00 ^ _114288_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          6.99 1106.99   library recovery time
                               1106.99   data required time
-----------------------------------------------------------------------------
                               1106.99   data required time
                               -220.00   data arrival time
-----------------------------------------------------------------------------
                                886.99   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _117683_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        220.00  220.00 v input external delay
  4694 3968.78    0.00    0.00  220.00 v ena (in)
                                         ena (net)
                  0.00    0.00  220.00 v _077413_/A (INVx1_ASAP7_75t_R)
  2873 2325.94 13734.43 6075.23 6295.23 ^ _077413_/Y (INVx1_ASAP7_75t_R)
                                         _025078_ (net)
               13734.43    0.00 6295.23 ^ _077513_/B (NOR2x1_ASAP7_75t_R)
   781  391.87 2112.46 24092.26 30387.49 v _077513_/Y (NOR2x1_ASAP7_75t_R)
                                         _025153_ (net)
               2112.46    0.00 30387.49 v _092981_/B (AO21x1_ASAP7_75t_R)
     1    0.62  165.27  173.53 30561.02 v _092981_/Y (AO21x1_ASAP7_75t_R)
                                         _020601_ (net)
                165.27    0.00 30561.02 v _117683_/D (DFFASRHQNx1_ASAP7_75t_R)
                               30561.02   data arrival time

                  0.00 1100.00 1100.00   clock clk (rise edge)
                          0.00 1100.00   clock network delay (ideal)
                          0.00 1100.00   clock reconvergence pessimism
                               1100.00 ^ _117683_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -24.55 1075.45   library setup time
                               1075.45   data required time
-----------------------------------------------------------------------------
                               1075.45   data required time
                               -30561.02   data arrival time
-----------------------------------------------------------------------------
                               -29485.56   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _114288_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        220.00  220.00 ^ input external delay
    65   74.82    0.00    0.00  220.00 ^ rst (in)
                                         rst (net)
                  0.00    0.00  220.00 ^ _114288_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                220.00   data arrival time

                  0.00 1100.00 1100.00   clock clk (rise edge)
                          0.00 1100.00   clock network delay (ideal)
                          0.00 1100.00   clock reconvergence pessimism
                               1100.00 ^ _114288_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          6.99 1106.99   library recovery time
                               1106.99   data required time
-----------------------------------------------------------------------------
                               1106.99   data required time
                               -220.00   data arrival time
-----------------------------------------------------------------------------
                                886.99   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _117683_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        220.00  220.00 v input external delay
  4694 3968.78    0.00    0.00  220.00 v ena (in)
                                         ena (net)
                  0.00    0.00  220.00 v _077413_/A (INVx1_ASAP7_75t_R)
  2873 2325.94 13734.43 6075.23 6295.23 ^ _077413_/Y (INVx1_ASAP7_75t_R)
                                         _025078_ (net)
               13734.43    0.00 6295.23 ^ _077513_/B (NOR2x1_ASAP7_75t_R)
   781  391.87 2112.46 24092.26 30387.49 v _077513_/Y (NOR2x1_ASAP7_75t_R)
                                         _025153_ (net)
               2112.46    0.00 30387.49 v _092981_/B (AO21x1_ASAP7_75t_R)
     1    0.62  165.27  173.53 30561.02 v _092981_/Y (AO21x1_ASAP7_75t_R)
                                         _020601_ (net)
                165.27    0.00 30561.02 v _117683_/D (DFFASRHQNx1_ASAP7_75t_R)
                               30561.02   data arrival time

                  0.00 1100.00 1100.00   clock clk (rise edge)
                          0.00 1100.00   clock network delay (ideal)
                          0.00 1100.00   clock reconvergence pessimism
                               1100.00 ^ _117683_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -24.55 1075.45   library setup time
                               1075.45   data required time
-----------------------------------------------------------------------------
                               1075.45   data required time
                               -30561.02   data arrival time
-----------------------------------------------------------------------------
                               -29485.56   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.17e-02   1.84e-03   6.58e-07   1.35e-02  21.2%
Combinational          2.70e-02   2.32e-02   6.39e-06   5.02e-02  78.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.87e-02   2.50e-02   7.05e-06   6.37e-02 100.0%
                          60.7%      39.3%       0.0%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 6172 u^2 29% utilization.

Elapsed time: 0:06.91[h:]min:sec. CPU time: user 6.83 sys 0.08 (99%). Peak memory: 380888KB.
