
ExtremePong.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e78  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006c4  0800305c  0800305c  0001305c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003720  08003720  000200a4  2**0
                  CONTENTS
  4 .ARM          00000000  08003720  08003720  000200a4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003720  08003720  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003720  08003720  00013720  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003724  08003724  00013724  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  08003728  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000078  200000a4  080037cc  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000011c  080037cc  0002011c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008f7b  00000000  00000000  000200cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002529  00000000  00000000  00029048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000840  00000000  00000000  0002b578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000730  00000000  00000000  0002bdb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bb4d  00000000  00000000  0002c4e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008c46  00000000  00000000  00048035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000953f0  00000000  00000000  00050c7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e606b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002150  00000000  00000000  000e60bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	200000a4 	.word	0x200000a4
 8000200:	00000000 	.word	0x00000000
 8000204:	08003044 	.word	0x08003044

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	200000a8 	.word	0x200000a8
 8000220:	08003044 	.word	0x08003044

08000224 <__aeabi_dmul>:
 8000224:	b570      	push	{r4, r5, r6, lr}
 8000226:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800022a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800022e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000232:	bf1d      	ittte	ne
 8000234:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000238:	ea94 0f0c 	teqne	r4, ip
 800023c:	ea95 0f0c 	teqne	r5, ip
 8000240:	f000 f8de 	bleq	8000400 <__aeabi_dmul+0x1dc>
 8000244:	442c      	add	r4, r5
 8000246:	ea81 0603 	eor.w	r6, r1, r3
 800024a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800024e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000252:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000256:	bf18      	it	ne
 8000258:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800025c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000260:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000264:	d038      	beq.n	80002d8 <__aeabi_dmul+0xb4>
 8000266:	fba0 ce02 	umull	ip, lr, r0, r2
 800026a:	f04f 0500 	mov.w	r5, #0
 800026e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000272:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000276:	fbe0 e503 	umlal	lr, r5, r0, r3
 800027a:	f04f 0600 	mov.w	r6, #0
 800027e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000282:	f09c 0f00 	teq	ip, #0
 8000286:	bf18      	it	ne
 8000288:	f04e 0e01 	orrne.w	lr, lr, #1
 800028c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000290:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000294:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000298:	d204      	bcs.n	80002a4 <__aeabi_dmul+0x80>
 800029a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800029e:	416d      	adcs	r5, r5
 80002a0:	eb46 0606 	adc.w	r6, r6, r6
 80002a4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002a8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002ac:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002b0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002b4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002b8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80002bc:	bf88      	it	hi
 80002be:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80002c2:	d81e      	bhi.n	8000302 <__aeabi_dmul+0xde>
 80002c4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80002c8:	bf08      	it	eq
 80002ca:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002ce:	f150 0000 	adcs.w	r0, r0, #0
 80002d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002d6:	bd70      	pop	{r4, r5, r6, pc}
 80002d8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80002dc:	ea46 0101 	orr.w	r1, r6, r1
 80002e0:	ea40 0002 	orr.w	r0, r0, r2
 80002e4:	ea81 0103 	eor.w	r1, r1, r3
 80002e8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002ec:	bfc2      	ittt	gt
 80002ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002f6:	bd70      	popgt	{r4, r5, r6, pc}
 80002f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002fc:	f04f 0e00 	mov.w	lr, #0
 8000300:	3c01      	subs	r4, #1
 8000302:	f300 80ab 	bgt.w	800045c <__aeabi_dmul+0x238>
 8000306:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800030a:	bfde      	ittt	le
 800030c:	2000      	movle	r0, #0
 800030e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000312:	bd70      	pople	{r4, r5, r6, pc}
 8000314:	f1c4 0400 	rsb	r4, r4, #0
 8000318:	3c20      	subs	r4, #32
 800031a:	da35      	bge.n	8000388 <__aeabi_dmul+0x164>
 800031c:	340c      	adds	r4, #12
 800031e:	dc1b      	bgt.n	8000358 <__aeabi_dmul+0x134>
 8000320:	f104 0414 	add.w	r4, r4, #20
 8000324:	f1c4 0520 	rsb	r5, r4, #32
 8000328:	fa00 f305 	lsl.w	r3, r0, r5
 800032c:	fa20 f004 	lsr.w	r0, r0, r4
 8000330:	fa01 f205 	lsl.w	r2, r1, r5
 8000334:	ea40 0002 	orr.w	r0, r0, r2
 8000338:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800033c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000340:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000344:	fa21 f604 	lsr.w	r6, r1, r4
 8000348:	eb42 0106 	adc.w	r1, r2, r6
 800034c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000350:	bf08      	it	eq
 8000352:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000356:	bd70      	pop	{r4, r5, r6, pc}
 8000358:	f1c4 040c 	rsb	r4, r4, #12
 800035c:	f1c4 0520 	rsb	r5, r4, #32
 8000360:	fa00 f304 	lsl.w	r3, r0, r4
 8000364:	fa20 f005 	lsr.w	r0, r0, r5
 8000368:	fa01 f204 	lsl.w	r2, r1, r4
 800036c:	ea40 0002 	orr.w	r0, r0, r2
 8000370:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000374:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000378:	f141 0100 	adc.w	r1, r1, #0
 800037c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000380:	bf08      	it	eq
 8000382:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000386:	bd70      	pop	{r4, r5, r6, pc}
 8000388:	f1c4 0520 	rsb	r5, r4, #32
 800038c:	fa00 f205 	lsl.w	r2, r0, r5
 8000390:	ea4e 0e02 	orr.w	lr, lr, r2
 8000394:	fa20 f304 	lsr.w	r3, r0, r4
 8000398:	fa01 f205 	lsl.w	r2, r1, r5
 800039c:	ea43 0302 	orr.w	r3, r3, r2
 80003a0:	fa21 f004 	lsr.w	r0, r1, r4
 80003a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003a8:	fa21 f204 	lsr.w	r2, r1, r4
 80003ac:	ea20 0002 	bic.w	r0, r0, r2
 80003b0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003b8:	bf08      	it	eq
 80003ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003be:	bd70      	pop	{r4, r5, r6, pc}
 80003c0:	f094 0f00 	teq	r4, #0
 80003c4:	d10f      	bne.n	80003e6 <__aeabi_dmul+0x1c2>
 80003c6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80003ca:	0040      	lsls	r0, r0, #1
 80003cc:	eb41 0101 	adc.w	r1, r1, r1
 80003d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003d4:	bf08      	it	eq
 80003d6:	3c01      	subeq	r4, #1
 80003d8:	d0f7      	beq.n	80003ca <__aeabi_dmul+0x1a6>
 80003da:	ea41 0106 	orr.w	r1, r1, r6
 80003de:	f095 0f00 	teq	r5, #0
 80003e2:	bf18      	it	ne
 80003e4:	4770      	bxne	lr
 80003e6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80003ea:	0052      	lsls	r2, r2, #1
 80003ec:	eb43 0303 	adc.w	r3, r3, r3
 80003f0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003f4:	bf08      	it	eq
 80003f6:	3d01      	subeq	r5, #1
 80003f8:	d0f7      	beq.n	80003ea <__aeabi_dmul+0x1c6>
 80003fa:	ea43 0306 	orr.w	r3, r3, r6
 80003fe:	4770      	bx	lr
 8000400:	ea94 0f0c 	teq	r4, ip
 8000404:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000408:	bf18      	it	ne
 800040a:	ea95 0f0c 	teqne	r5, ip
 800040e:	d00c      	beq.n	800042a <__aeabi_dmul+0x206>
 8000410:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000414:	bf18      	it	ne
 8000416:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800041a:	d1d1      	bne.n	80003c0 <__aeabi_dmul+0x19c>
 800041c:	ea81 0103 	eor.w	r1, r1, r3
 8000420:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd70      	pop	{r4, r5, r6, pc}
 800042a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800042e:	bf06      	itte	eq
 8000430:	4610      	moveq	r0, r2
 8000432:	4619      	moveq	r1, r3
 8000434:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000438:	d019      	beq.n	800046e <__aeabi_dmul+0x24a>
 800043a:	ea94 0f0c 	teq	r4, ip
 800043e:	d102      	bne.n	8000446 <__aeabi_dmul+0x222>
 8000440:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000444:	d113      	bne.n	800046e <__aeabi_dmul+0x24a>
 8000446:	ea95 0f0c 	teq	r5, ip
 800044a:	d105      	bne.n	8000458 <__aeabi_dmul+0x234>
 800044c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000450:	bf1c      	itt	ne
 8000452:	4610      	movne	r0, r2
 8000454:	4619      	movne	r1, r3
 8000456:	d10a      	bne.n	800046e <__aeabi_dmul+0x24a>
 8000458:	ea81 0103 	eor.w	r1, r1, r3
 800045c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000460:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000464:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000468:	f04f 0000 	mov.w	r0, #0
 800046c:	bd70      	pop	{r4, r5, r6, pc}
 800046e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000472:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000476:	bd70      	pop	{r4, r5, r6, pc}

08000478 <__aeabi_drsub>:
 8000478:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e002      	b.n	8000484 <__adddf3>
 800047e:	bf00      	nop

08000480 <__aeabi_dsub>:
 8000480:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000484 <__adddf3>:
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800048a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800048e:	ea94 0f05 	teq	r4, r5
 8000492:	bf08      	it	eq
 8000494:	ea90 0f02 	teqeq	r0, r2
 8000498:	bf1f      	itttt	ne
 800049a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800049e:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004a2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004a6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004aa:	f000 80e2 	beq.w	8000672 <__adddf3+0x1ee>
 80004ae:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004b2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004b6:	bfb8      	it	lt
 80004b8:	426d      	neglt	r5, r5
 80004ba:	dd0c      	ble.n	80004d6 <__adddf3+0x52>
 80004bc:	442c      	add	r4, r5
 80004be:	ea80 0202 	eor.w	r2, r0, r2
 80004c2:	ea81 0303 	eor.w	r3, r1, r3
 80004c6:	ea82 0000 	eor.w	r0, r2, r0
 80004ca:	ea83 0101 	eor.w	r1, r3, r1
 80004ce:	ea80 0202 	eor.w	r2, r0, r2
 80004d2:	ea81 0303 	eor.w	r3, r1, r3
 80004d6:	2d36      	cmp	r5, #54	; 0x36
 80004d8:	bf88      	it	hi
 80004da:	bd30      	pophi	{r4, r5, pc}
 80004dc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80004e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004e4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004e8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004ec:	d002      	beq.n	80004f4 <__adddf3+0x70>
 80004ee:	4240      	negs	r0, r0
 80004f0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004f8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004fc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000500:	d002      	beq.n	8000508 <__adddf3+0x84>
 8000502:	4252      	negs	r2, r2
 8000504:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000508:	ea94 0f05 	teq	r4, r5
 800050c:	f000 80a7 	beq.w	800065e <__adddf3+0x1da>
 8000510:	f1a4 0401 	sub.w	r4, r4, #1
 8000514:	f1d5 0e20 	rsbs	lr, r5, #32
 8000518:	db0d      	blt.n	8000536 <__adddf3+0xb2>
 800051a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800051e:	fa22 f205 	lsr.w	r2, r2, r5
 8000522:	1880      	adds	r0, r0, r2
 8000524:	f141 0100 	adc.w	r1, r1, #0
 8000528:	fa03 f20e 	lsl.w	r2, r3, lr
 800052c:	1880      	adds	r0, r0, r2
 800052e:	fa43 f305 	asr.w	r3, r3, r5
 8000532:	4159      	adcs	r1, r3
 8000534:	e00e      	b.n	8000554 <__adddf3+0xd0>
 8000536:	f1a5 0520 	sub.w	r5, r5, #32
 800053a:	f10e 0e20 	add.w	lr, lr, #32
 800053e:	2a01      	cmp	r2, #1
 8000540:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000544:	bf28      	it	cs
 8000546:	f04c 0c02 	orrcs.w	ip, ip, #2
 800054a:	fa43 f305 	asr.w	r3, r3, r5
 800054e:	18c0      	adds	r0, r0, r3
 8000550:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000554:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000558:	d507      	bpl.n	800056a <__adddf3+0xe6>
 800055a:	f04f 0e00 	mov.w	lr, #0
 800055e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000562:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000566:	eb6e 0101 	sbc.w	r1, lr, r1
 800056a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800056e:	d31b      	bcc.n	80005a8 <__adddf3+0x124>
 8000570:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000574:	d30c      	bcc.n	8000590 <__adddf3+0x10c>
 8000576:	0849      	lsrs	r1, r1, #1
 8000578:	ea5f 0030 	movs.w	r0, r0, rrx
 800057c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000580:	f104 0401 	add.w	r4, r4, #1
 8000584:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000588:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800058c:	f080 809a 	bcs.w	80006c4 <__adddf3+0x240>
 8000590:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000594:	bf08      	it	eq
 8000596:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800059a:	f150 0000 	adcs.w	r0, r0, #0
 800059e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005a2:	ea41 0105 	orr.w	r1, r1, r5
 80005a6:	bd30      	pop	{r4, r5, pc}
 80005a8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005ac:	4140      	adcs	r0, r0
 80005ae:	eb41 0101 	adc.w	r1, r1, r1
 80005b2:	3c01      	subs	r4, #1
 80005b4:	bf28      	it	cs
 80005b6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80005ba:	d2e9      	bcs.n	8000590 <__adddf3+0x10c>
 80005bc:	f091 0f00 	teq	r1, #0
 80005c0:	bf04      	itt	eq
 80005c2:	4601      	moveq	r1, r0
 80005c4:	2000      	moveq	r0, #0
 80005c6:	fab1 f381 	clz	r3, r1
 80005ca:	bf08      	it	eq
 80005cc:	3320      	addeq	r3, #32
 80005ce:	f1a3 030b 	sub.w	r3, r3, #11
 80005d2:	f1b3 0220 	subs.w	r2, r3, #32
 80005d6:	da0c      	bge.n	80005f2 <__adddf3+0x16e>
 80005d8:	320c      	adds	r2, #12
 80005da:	dd08      	ble.n	80005ee <__adddf3+0x16a>
 80005dc:	f102 0c14 	add.w	ip, r2, #20
 80005e0:	f1c2 020c 	rsb	r2, r2, #12
 80005e4:	fa01 f00c 	lsl.w	r0, r1, ip
 80005e8:	fa21 f102 	lsr.w	r1, r1, r2
 80005ec:	e00c      	b.n	8000608 <__adddf3+0x184>
 80005ee:	f102 0214 	add.w	r2, r2, #20
 80005f2:	bfd8      	it	le
 80005f4:	f1c2 0c20 	rsble	ip, r2, #32
 80005f8:	fa01 f102 	lsl.w	r1, r1, r2
 80005fc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000600:	bfdc      	itt	le
 8000602:	ea41 010c 	orrle.w	r1, r1, ip
 8000606:	4090      	lslle	r0, r2
 8000608:	1ae4      	subs	r4, r4, r3
 800060a:	bfa2      	ittt	ge
 800060c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000610:	4329      	orrge	r1, r5
 8000612:	bd30      	popge	{r4, r5, pc}
 8000614:	ea6f 0404 	mvn.w	r4, r4
 8000618:	3c1f      	subs	r4, #31
 800061a:	da1c      	bge.n	8000656 <__adddf3+0x1d2>
 800061c:	340c      	adds	r4, #12
 800061e:	dc0e      	bgt.n	800063e <__adddf3+0x1ba>
 8000620:	f104 0414 	add.w	r4, r4, #20
 8000624:	f1c4 0220 	rsb	r2, r4, #32
 8000628:	fa20 f004 	lsr.w	r0, r0, r4
 800062c:	fa01 f302 	lsl.w	r3, r1, r2
 8000630:	ea40 0003 	orr.w	r0, r0, r3
 8000634:	fa21 f304 	lsr.w	r3, r1, r4
 8000638:	ea45 0103 	orr.w	r1, r5, r3
 800063c:	bd30      	pop	{r4, r5, pc}
 800063e:	f1c4 040c 	rsb	r4, r4, #12
 8000642:	f1c4 0220 	rsb	r2, r4, #32
 8000646:	fa20 f002 	lsr.w	r0, r0, r2
 800064a:	fa01 f304 	lsl.w	r3, r1, r4
 800064e:	ea40 0003 	orr.w	r0, r0, r3
 8000652:	4629      	mov	r1, r5
 8000654:	bd30      	pop	{r4, r5, pc}
 8000656:	fa21 f004 	lsr.w	r0, r1, r4
 800065a:	4629      	mov	r1, r5
 800065c:	bd30      	pop	{r4, r5, pc}
 800065e:	f094 0f00 	teq	r4, #0
 8000662:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000666:	bf06      	itte	eq
 8000668:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800066c:	3401      	addeq	r4, #1
 800066e:	3d01      	subne	r5, #1
 8000670:	e74e      	b.n	8000510 <__adddf3+0x8c>
 8000672:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000676:	bf18      	it	ne
 8000678:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800067c:	d029      	beq.n	80006d2 <__adddf3+0x24e>
 800067e:	ea94 0f05 	teq	r4, r5
 8000682:	bf08      	it	eq
 8000684:	ea90 0f02 	teqeq	r0, r2
 8000688:	d005      	beq.n	8000696 <__adddf3+0x212>
 800068a:	ea54 0c00 	orrs.w	ip, r4, r0
 800068e:	bf04      	itt	eq
 8000690:	4619      	moveq	r1, r3
 8000692:	4610      	moveq	r0, r2
 8000694:	bd30      	pop	{r4, r5, pc}
 8000696:	ea91 0f03 	teq	r1, r3
 800069a:	bf1e      	ittt	ne
 800069c:	2100      	movne	r1, #0
 800069e:	2000      	movne	r0, #0
 80006a0:	bd30      	popne	{r4, r5, pc}
 80006a2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006a6:	d105      	bne.n	80006b4 <__adddf3+0x230>
 80006a8:	0040      	lsls	r0, r0, #1
 80006aa:	4149      	adcs	r1, r1
 80006ac:	bf28      	it	cs
 80006ae:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80006b2:	bd30      	pop	{r4, r5, pc}
 80006b4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80006b8:	bf3c      	itt	cc
 80006ba:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80006be:	bd30      	popcc	{r4, r5, pc}
 80006c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006c4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80006c8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80006cc:	f04f 0000 	mov.w	r0, #0
 80006d0:	bd30      	pop	{r4, r5, pc}
 80006d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d6:	bf1a      	itte	ne
 80006d8:	4619      	movne	r1, r3
 80006da:	4610      	movne	r0, r2
 80006dc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006e0:	bf1c      	itt	ne
 80006e2:	460b      	movne	r3, r1
 80006e4:	4602      	movne	r2, r0
 80006e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006ea:	bf06      	itte	eq
 80006ec:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006f0:	ea91 0f03 	teqeq	r1, r3
 80006f4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006f8:	bd30      	pop	{r4, r5, pc}
 80006fa:	bf00      	nop

080006fc <__aeabi_ui2d>:
 80006fc:	f090 0f00 	teq	r0, #0
 8000700:	bf04      	itt	eq
 8000702:	2100      	moveq	r1, #0
 8000704:	4770      	bxeq	lr
 8000706:	b530      	push	{r4, r5, lr}
 8000708:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800070c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000710:	f04f 0500 	mov.w	r5, #0
 8000714:	f04f 0100 	mov.w	r1, #0
 8000718:	e750      	b.n	80005bc <__adddf3+0x138>
 800071a:	bf00      	nop

0800071c <__aeabi_i2d>:
 800071c:	f090 0f00 	teq	r0, #0
 8000720:	bf04      	itt	eq
 8000722:	2100      	moveq	r1, #0
 8000724:	4770      	bxeq	lr
 8000726:	b530      	push	{r4, r5, lr}
 8000728:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800072c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000730:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000734:	bf48      	it	mi
 8000736:	4240      	negmi	r0, r0
 8000738:	f04f 0100 	mov.w	r1, #0
 800073c:	e73e      	b.n	80005bc <__adddf3+0x138>
 800073e:	bf00      	nop

08000740 <__aeabi_f2d>:
 8000740:	0042      	lsls	r2, r0, #1
 8000742:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000746:	ea4f 0131 	mov.w	r1, r1, rrx
 800074a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800074e:	bf1f      	itttt	ne
 8000750:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000754:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000758:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800075c:	4770      	bxne	lr
 800075e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000762:	bf08      	it	eq
 8000764:	4770      	bxeq	lr
 8000766:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800076a:	bf04      	itt	eq
 800076c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000778:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800077c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000780:	e71c      	b.n	80005bc <__adddf3+0x138>
 8000782:	bf00      	nop

08000784 <__aeabi_ul2d>:
 8000784:	ea50 0201 	orrs.w	r2, r0, r1
 8000788:	bf08      	it	eq
 800078a:	4770      	bxeq	lr
 800078c:	b530      	push	{r4, r5, lr}
 800078e:	f04f 0500 	mov.w	r5, #0
 8000792:	e00a      	b.n	80007aa <__aeabi_l2d+0x16>

08000794 <__aeabi_l2d>:
 8000794:	ea50 0201 	orrs.w	r2, r0, r1
 8000798:	bf08      	it	eq
 800079a:	4770      	bxeq	lr
 800079c:	b530      	push	{r4, r5, lr}
 800079e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007a2:	d502      	bpl.n	80007aa <__aeabi_l2d+0x16>
 80007a4:	4240      	negs	r0, r0
 80007a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007b6:	f43f aed8 	beq.w	800056a <__adddf3+0xe6>
 80007ba:	f04f 0203 	mov.w	r2, #3
 80007be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007c2:	bf18      	it	ne
 80007c4:	3203      	addne	r2, #3
 80007c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007ca:	bf18      	it	ne
 80007cc:	3203      	addne	r2, #3
 80007ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007d2:	f1c2 0320 	rsb	r3, r2, #32
 80007d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80007da:	fa20 f002 	lsr.w	r0, r0, r2
 80007de:	fa01 fe03 	lsl.w	lr, r1, r3
 80007e2:	ea40 000e 	orr.w	r0, r0, lr
 80007e6:	fa21 f102 	lsr.w	r1, r1, r2
 80007ea:	4414      	add	r4, r2
 80007ec:	e6bd      	b.n	800056a <__adddf3+0xe6>
 80007ee:	bf00      	nop

080007f0 <__aeabi_d2uiz>:
 80007f0:	004a      	lsls	r2, r1, #1
 80007f2:	d211      	bcs.n	8000818 <__aeabi_d2uiz+0x28>
 80007f4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80007f8:	d211      	bcs.n	800081e <__aeabi_d2uiz+0x2e>
 80007fa:	d50d      	bpl.n	8000818 <__aeabi_d2uiz+0x28>
 80007fc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000800:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000804:	d40e      	bmi.n	8000824 <__aeabi_d2uiz+0x34>
 8000806:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800080a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800080e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000812:	fa23 f002 	lsr.w	r0, r3, r2
 8000816:	4770      	bx	lr
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	4770      	bx	lr
 800081e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000822:	d102      	bne.n	800082a <__aeabi_d2uiz+0x3a>
 8000824:	f04f 30ff 	mov.w	r0, #4294967295
 8000828:	4770      	bx	lr
 800082a:	f04f 0000 	mov.w	r0, #0
 800082e:	4770      	bx	lr

08000830 <_ZN4BallC1Ev>:
#include <Ball.h>
#include "lcd.h"
Ball::Ball() {
 8000830:	b480      	push	{r7}
 8000832:	b083      	sub	sp, #12
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
 8000838:	4a0a      	ldr	r2, [pc, #40]	; (8000864 <_ZN4BallC1Ev+0x34>)
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	601a      	str	r2, [r3, #0]
	x = LCD_DispWindow_COLUMN / 2;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	2278      	movs	r2, #120	; 0x78
 8000842:	605a      	str	r2, [r3, #4]
	y = LCD_DispWindow_PAGE / 2;
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	22a0      	movs	r2, #160	; 0xa0
 8000848:	609a      	str	r2, [r3, #8]
	dx = 1;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	2201      	movs	r2, #1
 800084e:	60da      	str	r2, [r3, #12]
	dy = 1;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	2201      	movs	r2, #1
 8000854:	611a      	str	r2, [r3, #16]
}
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	4618      	mov	r0, r3
 800085a:	370c      	adds	r7, #12
 800085c:	46bd      	mov	sp, r7
 800085e:	bc80      	pop	{r7}
 8000860:	4770      	bx	lr
 8000862:	bf00      	nop
 8000864:	080030b4 	.word	0x080030b4

08000868 <_ZN4BallD1Ev>:
	x = LCD_DispWindow_COLUMN / 2;
	y = LCD_DispWindow_PAGE / 2;
	dx = 1;
	dy = 1;
}
Ball::~Ball() {}
 8000868:	b480      	push	{r7}
 800086a:	b083      	sub	sp, #12
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
 8000870:	4a04      	ldr	r2, [pc, #16]	; (8000884 <_ZN4BallD1Ev+0x1c>)
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	601a      	str	r2, [r3, #0]
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	4618      	mov	r0, r3
 800087a:	370c      	adds	r7, #12
 800087c:	46bd      	mov	sp, r7
 800087e:	bc80      	pop	{r7}
 8000880:	4770      	bx	lr
 8000882:	bf00      	nop
 8000884:	080030b4 	.word	0x080030b4

08000888 <_ZN4BallD0Ev>:
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
 8000890:	6878      	ldr	r0, [r7, #4]
 8000892:	f7ff ffe9 	bl	8000868 <_ZN4BallD1Ev>
 8000896:	2114      	movs	r1, #20
 8000898:	6878      	ldr	r0, [r7, #4]
 800089a:	f002 fb45 	bl	8002f28 <_ZdlPvj>
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	4618      	mov	r0, r3
 80008a2:	3708      	adds	r7, #8
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}

080008a8 <_ZN4GameC1Ev>:
#include <Game.h>

Game::Game(){
 80008a8:	b590      	push	{r4, r7, lr}
 80008aa:	b083      	sub	sp, #12
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
 80008b0:	4a10      	ldr	r2, [pc, #64]	; (80008f4 <_ZN4GameC1Ev+0x4c>)
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	601a      	str	r2, [r3, #0]
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	f103 0408 	add.w	r4, r3, #8
 80008bc:	2101      	movs	r1, #1
 80008be:	4620      	mov	r0, r4
 80008c0:	f000 f978 	bl	8000bb4 <_ZN6PlayerC1Ei>
 80008c4:	f104 0320 	add.w	r3, r4, #32
 80008c8:	2102      	movs	r1, #2
 80008ca:	4618      	mov	r0, r3
 80008cc:	f000 f972 	bl	8000bb4 <_ZN6PlayerC1Ei>
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	3348      	adds	r3, #72	; 0x48
 80008d4:	4618      	mov	r0, r3
 80008d6:	f000 f849 	bl	800096c <_ZN4MenuC1Ev>
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	3360      	adds	r3, #96	; 0x60
 80008de:	4618      	mov	r0, r3
 80008e0:	f7ff ffa6 	bl	8000830 <_ZN4BallC1Ev>
	start = false;
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	2200      	movs	r2, #0
 80008e8:	711a      	strb	r2, [r3, #4]
}
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	4618      	mov	r0, r3
 80008ee:	370c      	adds	r7, #12
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd90      	pop	{r4, r7, pc}
 80008f4:	080030c4 	.word	0x080030c4

080008f8 <_ZN4GameD1Ev>:
}
void Game::restart(){
	//Todo: reset ball and score

}
Game::~Game(){
 80008f8:	b590      	push	{r4, r7, lr}
 80008fa:	b083      	sub	sp, #12
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
 8000900:	4a11      	ldr	r2, [pc, #68]	; (8000948 <_ZN4GameD1Ev+0x50>)
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	601a      	str	r2, [r3, #0]
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	3360      	adds	r3, #96	; 0x60
 800090a:	4618      	mov	r0, r3
 800090c:	f7ff ffac 	bl	8000868 <_ZN4BallD1Ev>
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	3348      	adds	r3, #72	; 0x48
 8000914:	4618      	mov	r0, r3
 8000916:	f000 f929 	bl	8000b6c <_ZN4MenuD1Ev>
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	3308      	adds	r3, #8
 800091e:	2b00      	cmp	r3, #0
 8000920:	d00d      	beq.n	800093e <_ZN4GameD1Ev+0x46>
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	3308      	adds	r3, #8
 8000926:	f103 0440 	add.w	r4, r3, #64	; 0x40
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	3308      	adds	r3, #8
 800092e:	429c      	cmp	r4, r3
 8000930:	d005      	beq.n	800093e <_ZN4GameD1Ev+0x46>
 8000932:	3c20      	subs	r4, #32
 8000934:	6823      	ldr	r3, [r4, #0]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4620      	mov	r0, r4
 800093a:	4798      	blx	r3
 800093c:	e7f5      	b.n	800092a <_ZN4GameD1Ev+0x32>

}
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	4618      	mov	r0, r3
 8000942:	370c      	adds	r7, #12
 8000944:	46bd      	mov	sp, r7
 8000946:	bd90      	pop	{r4, r7, pc}
 8000948:	080030c4 	.word	0x080030c4

0800094c <_ZN4GameD0Ev>:
Game::~Game(){
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
}
 8000954:	6878      	ldr	r0, [r7, #4]
 8000956:	f7ff ffcf 	bl	80008f8 <_ZN4GameD1Ev>
 800095a:	2178      	movs	r1, #120	; 0x78
 800095c:	6878      	ldr	r0, [r7, #4]
 800095e:	f002 fae3 	bl	8002f28 <_ZdlPvj>
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	4618      	mov	r0, r3
 8000966:	3708      	adds	r7, #8
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}

0800096c <_ZN4MenuC1Ev>:
#include <Menu.h>
#include "lcd.h"
#include "xpt2046.h"
Menu::Menu() {
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
 8000974:	4a07      	ldr	r2, [pc, #28]	; (8000994 <_ZN4MenuC1Ev+0x28>)
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	601a      	str	r2, [r3, #0]
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	3308      	adds	r3, #8
 800097e:	4618      	mov	r0, r3
 8000980:	f000 f98a 	bl	8000c98 <_ZN8SettingsC1Ev>
	currentMenu = homeScreen;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	2200      	movs	r2, #0
 8000988:	605a      	str	r2, [r3, #4]
}
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	4618      	mov	r0, r3
 800098e:	3708      	adds	r7, #8
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	080030d4 	.word	0x080030d4

08000998 <_ZN4Menu18displayCurrentMenuEv>:
int Menu::getCurrentMenu() {
	return currentMenu;
}
void Menu::displayCurrentMenu() {
 8000998:	b580      	push	{r7, lr}
 800099a:	b084      	sub	sp, #16
 800099c:	af02      	add	r7, sp, #8
 800099e:	6078      	str	r0, [r7, #4]
	//TODO
	switch (currentMenu) {
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	685b      	ldr	r3, [r3, #4]
 80009a4:	2b05      	cmp	r3, #5
 80009a6:	f200 8086 	bhi.w	8000ab6 <_ZN4Menu18displayCurrentMenuEv+0x11e>
 80009aa:	a201      	add	r2, pc, #4	; (adr r2, 80009b0 <_ZN4Menu18displayCurrentMenuEv+0x18>)
 80009ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009b0:	080009c9 	.word	0x080009c9
 80009b4:	08000a3f 	.word	0x08000a3f
 80009b8:	08000ab5 	.word	0x08000ab5
 80009bc:	08000ab5 	.word	0x08000ab5
 80009c0:	08000ab5 	.word	0x08000ab5
 80009c4:	08000ab5 	.word	0x08000ab5
	case homeScreen:
		LCD_Clear(LCD_DispWindow_Start_COLUMN, LCD_DispWindow_Start_PAGE,
 80009c8:	2300      	movs	r3, #0
 80009ca:	9300      	str	r3, [sp, #0]
 80009cc:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80009d0:	22f0      	movs	r2, #240	; 0xf0
 80009d2:	2100      	movs	r1, #0
 80009d4:	2000      	movs	r0, #0
 80009d6:	f000 fba5 	bl	8001124 <_Z9LCD_Clearttttt>
		LCD_DispWindow_COLUMN, LCD_DispWindow_PAGE, BLACK);
		LCD_DrawString(70, 40, "Extreme Pong");
 80009da:	4a39      	ldr	r2, [pc, #228]	; (8000ac0 <_ZN4Menu18displayCurrentMenuEv+0x128>)
 80009dc:	2128      	movs	r1, #40	; 0x28
 80009de:	2046      	movs	r0, #70	; 0x46
 80009e0:	f000 fcee 	bl	80013c0 <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 80, 220, 130, WHITE);
 80009e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80009e8:	9300      	str	r3, [sp, #0]
 80009ea:	2382      	movs	r3, #130	; 0x82
 80009ec:	22dc      	movs	r2, #220	; 0xdc
 80009ee:	2150      	movs	r1, #80	; 0x50
 80009f0:	2014      	movs	r0, #20
 80009f2:	f000 fc3e 	bl	8001272 <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(70, 100, "Single Player");
 80009f6:	4a33      	ldr	r2, [pc, #204]	; (8000ac4 <_ZN4Menu18displayCurrentMenuEv+0x12c>)
 80009f8:	2164      	movs	r1, #100	; 0x64
 80009fa:	2046      	movs	r0, #70	; 0x46
 80009fc:	f000 fce0 	bl	80013c0 <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 160, 220, 210, WHITE);
 8000a00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a04:	9300      	str	r3, [sp, #0]
 8000a06:	23d2      	movs	r3, #210	; 0xd2
 8000a08:	22dc      	movs	r2, #220	; 0xdc
 8000a0a:	21a0      	movs	r1, #160	; 0xa0
 8000a0c:	2014      	movs	r0, #20
 8000a0e:	f000 fc30 	bl	8001272 <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(70, 180, "Two Player");
 8000a12:	4a2d      	ldr	r2, [pc, #180]	; (8000ac8 <_ZN4Menu18displayCurrentMenuEv+0x130>)
 8000a14:	21b4      	movs	r1, #180	; 0xb4
 8000a16:	2046      	movs	r0, #70	; 0x46
 8000a18:	f000 fcd2 	bl	80013c0 <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 240, 220, 290, WHITE);
 8000a1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a20:	9300      	str	r3, [sp, #0]
 8000a22:	f44f 7391 	mov.w	r3, #290	; 0x122
 8000a26:	22dc      	movs	r2, #220	; 0xdc
 8000a28:	21f0      	movs	r1, #240	; 0xf0
 8000a2a:	2014      	movs	r0, #20
 8000a2c:	f000 fc21 	bl	8001272 <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(70, 260, "Settings");
 8000a30:	4a26      	ldr	r2, [pc, #152]	; (8000acc <_ZN4Menu18displayCurrentMenuEv+0x134>)
 8000a32:	f44f 7182 	mov.w	r1, #260	; 0x104
 8000a36:	2046      	movs	r0, #70	; 0x46
 8000a38:	f000 fcc2 	bl	80013c0 <_Z14LCD_DrawStringttPKc>
		break;
 8000a3c:	e03b      	b.n	8000ab6 <_ZN4Menu18displayCurrentMenuEv+0x11e>
	case singlePlayerOptionsScreen:
		LCD_Clear(LCD_DispWindow_Start_COLUMN, LCD_DispWindow_Start_PAGE,
 8000a3e:	2300      	movs	r3, #0
 8000a40:	9300      	str	r3, [sp, #0]
 8000a42:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000a46:	22f0      	movs	r2, #240	; 0xf0
 8000a48:	2100      	movs	r1, #0
 8000a4a:	2000      	movs	r0, #0
 8000a4c:	f000 fb6a 	bl	8001124 <_Z9LCD_Clearttttt>
		LCD_DispWindow_COLUMN, LCD_DispWindow_PAGE, BLACK);
		LCD_DrawString(70, 40, "Extreme Pong");
 8000a50:	4a1b      	ldr	r2, [pc, #108]	; (8000ac0 <_ZN4Menu18displayCurrentMenuEv+0x128>)
 8000a52:	2128      	movs	r1, #40	; 0x28
 8000a54:	2046      	movs	r0, #70	; 0x46
 8000a56:	f000 fcb3 	bl	80013c0 <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 80, 220, 130, WHITE);
 8000a5a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a5e:	9300      	str	r3, [sp, #0]
 8000a60:	2382      	movs	r3, #130	; 0x82
 8000a62:	22dc      	movs	r2, #220	; 0xdc
 8000a64:	2150      	movs	r1, #80	; 0x50
 8000a66:	2014      	movs	r0, #20
 8000a68:	f000 fc03 	bl	8001272 <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(70, 100, "Vs Bot");
 8000a6c:	4a18      	ldr	r2, [pc, #96]	; (8000ad0 <_ZN4Menu18displayCurrentMenuEv+0x138>)
 8000a6e:	2164      	movs	r1, #100	; 0x64
 8000a70:	2046      	movs	r0, #70	; 0x46
 8000a72:	f000 fca5 	bl	80013c0 <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 160, 220, 210, WHITE);
 8000a76:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a7a:	9300      	str	r3, [sp, #0]
 8000a7c:	23d2      	movs	r3, #210	; 0xd2
 8000a7e:	22dc      	movs	r2, #220	; 0xdc
 8000a80:	21a0      	movs	r1, #160	; 0xa0
 8000a82:	2014      	movs	r0, #20
 8000a84:	f000 fbf5 	bl	8001272 <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(70, 180, "Vs Wall");
 8000a88:	4a12      	ldr	r2, [pc, #72]	; (8000ad4 <_ZN4Menu18displayCurrentMenuEv+0x13c>)
 8000a8a:	21b4      	movs	r1, #180	; 0xb4
 8000a8c:	2046      	movs	r0, #70	; 0x46
 8000a8e:	f000 fc97 	bl	80013c0 <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 240, 220, 290, WHITE);
 8000a92:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a96:	9300      	str	r3, [sp, #0]
 8000a98:	f44f 7391 	mov.w	r3, #290	; 0x122
 8000a9c:	22dc      	movs	r2, #220	; 0xdc
 8000a9e:	21f0      	movs	r1, #240	; 0xf0
 8000aa0:	2014      	movs	r0, #20
 8000aa2:	f000 fbe6 	bl	8001272 <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(70, 260, "Back");
 8000aa6:	4a0c      	ldr	r2, [pc, #48]	; (8000ad8 <_ZN4Menu18displayCurrentMenuEv+0x140>)
 8000aa8:	f44f 7182 	mov.w	r1, #260	; 0x104
 8000aac:	2046      	movs	r0, #70	; 0x46
 8000aae:	f000 fc87 	bl	80013c0 <_Z14LCD_DrawStringttPKc>
		break;
 8000ab2:	e000      	b.n	8000ab6 <_ZN4Menu18displayCurrentMenuEv+0x11e>
	case settingsScreen:

		break;
 8000ab4:	bf00      	nop

		break;
	default:
		;
	}
}
 8000ab6:	bf00      	nop
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	0800305c 	.word	0x0800305c
 8000ac4:	0800306c 	.word	0x0800306c
 8000ac8:	0800307c 	.word	0x0800307c
 8000acc:	08003088 	.word	0x08003088
 8000ad0:	08003094 	.word	0x08003094
 8000ad4:	0800309c 	.word	0x0800309c
 8000ad8:	080030a4 	.word	0x080030a4

08000adc <_ZN4Menu14setCurrentMenuEi>:
void Menu::setCurrentMenu(int menu) {
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
 8000ae4:	6039      	str	r1, [r7, #0]
	currentMenu = menu;
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	683a      	ldr	r2, [r7, #0]
 8000aea:	605a      	str	r2, [r3, #4]
	displayCurrentMenu();
 8000aec:	6878      	ldr	r0, [r7, #4]
 8000aee:	f7ff ff53 	bl	8000998 <_ZN4Menu18displayCurrentMenuEv>
}
 8000af2:	bf00      	nop
 8000af4:	3708      	adds	r7, #8
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
	...

08000afc <_ZN4Menu16onClickListienerEv>:
// TODO onClickListiener
void Menu::onClickListiener() {
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b084      	sub	sp, #16
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
	strType_XPT2046_Coordinate strDisplayCoordinate;
	if (!XPT2046_Get_TouchedPoint(&strDisplayCoordinate,
 8000b04:	f107 030c 	add.w	r3, r7, #12
 8000b08:	4917      	ldr	r1, [pc, #92]	; (8000b68 <_ZN4Menu16onClickListienerEv+0x6c>)
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f001 f8de 	bl	8001ccc <_Z24XPT2046_Get_TouchedPointP26strType_XPT2046_CoordinateP25strType_XPT2046_TouchPara>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	bf0c      	ite	eq
 8000b16:	2301      	moveq	r3, #1
 8000b18:	2300      	movne	r3, #0
 8000b1a:	b2db      	uxtb	r3, r3
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d11a      	bne.n	8000b56 <_ZN4Menu16onClickListienerEv+0x5a>
			&strXPT2046_TouchPara)) {
		return;
	}
	switch (currentMenu) {
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	685b      	ldr	r3, [r3, #4]
 8000b24:	2b02      	cmp	r3, #2
 8000b26:	d018      	beq.n	8000b5a <_ZN4Menu16onClickListienerEv+0x5e>
 8000b28:	2b02      	cmp	r3, #2
 8000b2a:	dc19      	bgt.n	8000b60 <_ZN4Menu16onClickListienerEv+0x64>
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <_ZN4Menu16onClickListienerEv+0x38>
 8000b30:	2b01      	cmp	r3, #1
		}

		break;
	case singlePlayerOptionsScreen:

		break;
 8000b32:	e015      	b.n	8000b60 <_ZN4Menu16onClickListienerEv+0x64>
		if ((strDisplayCoordinate.y > 80) && (strDisplayCoordinate.y < 130)) {
 8000b34:	89fb      	ldrh	r3, [r7, #14]
 8000b36:	2b50      	cmp	r3, #80	; 0x50
 8000b38:	d911      	bls.n	8000b5e <_ZN4Menu16onClickListienerEv+0x62>
 8000b3a:	89fb      	ldrh	r3, [r7, #14]
 8000b3c:	2b81      	cmp	r3, #129	; 0x81
 8000b3e:	d80e      	bhi.n	8000b5e <_ZN4Menu16onClickListienerEv+0x62>
			if ((strDisplayCoordinate.x > 20)
 8000b40:	89bb      	ldrh	r3, [r7, #12]
 8000b42:	2b14      	cmp	r3, #20
 8000b44:	d90b      	bls.n	8000b5e <_ZN4Menu16onClickListienerEv+0x62>
					&& (strDisplayCoordinate.x < 220)) {
 8000b46:	89bb      	ldrh	r3, [r7, #12]
 8000b48:	2bdb      	cmp	r3, #219	; 0xdb
 8000b4a:	d808      	bhi.n	8000b5e <_ZN4Menu16onClickListienerEv+0x62>
				setCurrentMenu(singlePlayerOptionsScreen);
 8000b4c:	2101      	movs	r1, #1
 8000b4e:	6878      	ldr	r0, [r7, #4]
 8000b50:	f7ff ffc4 	bl	8000adc <_ZN4Menu14setCurrentMenuEi>
		break;
 8000b54:	e003      	b.n	8000b5e <_ZN4Menu16onClickListienerEv+0x62>
		return;
 8000b56:	bf00      	nop
 8000b58:	e002      	b.n	8000b60 <_ZN4Menu16onClickListienerEv+0x64>
	case settingsScreen:

		break;
 8000b5a:	bf00      	nop
 8000b5c:	e000      	b.n	8000b60 <_ZN4Menu16onClickListienerEv+0x64>
		break;
 8000b5e:	bf00      	nop
	default:
		;
	}
}
 8000b60:	3710      	adds	r7, #16
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	20000008 	.word	0x20000008

08000b6c <_ZN4MenuD1Ev>:
Menu::~Menu() {
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
 8000b74:	4a06      	ldr	r2, [pc, #24]	; (8000b90 <_ZN4MenuD1Ev+0x24>)
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	601a      	str	r2, [r3, #0]
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	3308      	adds	r3, #8
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f000 f8a2 	bl	8000cc8 <_ZN8SettingsD1Ev>
}
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	4618      	mov	r0, r3
 8000b88:	3708      	adds	r7, #8
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	080030d4 	.word	0x080030d4

08000b94 <_ZN4MenuD0Ev>:
Menu::~Menu() {
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
}
 8000b9c:	6878      	ldr	r0, [r7, #4]
 8000b9e:	f7ff ffe5 	bl	8000b6c <_ZN4MenuD1Ev>
 8000ba2:	2118      	movs	r1, #24
 8000ba4:	6878      	ldr	r0, [r7, #4]
 8000ba6:	f002 f9bf 	bl	8002f28 <_ZdlPvj>
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	4618      	mov	r0, r3
 8000bae:	3708      	adds	r7, #8
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}

08000bb4 <_ZN6PlayerC1Ei>:
#include <Player.h>

Player::Player(int playerNumber): score(playerNumber){
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
 8000bbc:	6039      	str	r1, [r7, #0]
 8000bbe:	4a08      	ldr	r2, [pc, #32]	; (8000be0 <_ZN6PlayerC1Ei+0x2c>)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	601a      	str	r2, [r3, #0]
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	3310      	adds	r3, #16
 8000bc8:	6839      	ldr	r1, [r7, #0]
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f000 f82e 	bl	8000c2c <_ZN5ScoreC1Ei>
this->playerNumber=playerNumber;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	683a      	ldr	r2, [r7, #0]
 8000bd4:	605a      	str	r2, [r3, #4]
}
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	4618      	mov	r0, r3
 8000bda:	3708      	adds	r7, #8
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	080030e4 	.word	0x080030e4

08000be4 <_ZN6PlayerD1Ev>:
	displayPlayerLocation();
}
double Player::getLocation(){
	return location;
}
Player::~Player() {}
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
 8000bec:	4a06      	ldr	r2, [pc, #24]	; (8000c08 <_ZN6PlayerD1Ev+0x24>)
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	601a      	str	r2, [r3, #0]
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	3310      	adds	r3, #16
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f000 f82e 	bl	8000c58 <_ZN5ScoreD1Ev>
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	4618      	mov	r0, r3
 8000c00:	3708      	adds	r7, #8
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	080030e4 	.word	0x080030e4

08000c0c <_ZN6PlayerD0Ev>:
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
 8000c14:	6878      	ldr	r0, [r7, #4]
 8000c16:	f7ff ffe5 	bl	8000be4 <_ZN6PlayerD1Ev>
 8000c1a:	2120      	movs	r1, #32
 8000c1c:	6878      	ldr	r0, [r7, #4]
 8000c1e:	f002 f983 	bl	8002f28 <_ZdlPvj>
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	4618      	mov	r0, r3
 8000c26:	3708      	adds	r7, #8
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}

08000c2c <_ZN5ScoreC1Ei>:
#include <Score.h>

Score::Score(int playerNumber){
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
 8000c34:	6039      	str	r1, [r7, #0]
 8000c36:	4a07      	ldr	r2, [pc, #28]	; (8000c54 <_ZN5ScoreC1Ei+0x28>)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub
this->playerNumber=playerNumber;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	683a      	ldr	r2, [r7, #0]
 8000c40:	609a      	str	r2, [r3, #8]
point=0;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	2200      	movs	r2, #0
 8000c46:	605a      	str	r2, [r3, #4]
}
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	370c      	adds	r7, #12
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bc80      	pop	{r7}
 8000c52:	4770      	bx	lr
 8000c54:	080030f4 	.word	0x080030f4

08000c58 <_ZN5ScoreD1Ev>:
}
void Score::endGame(){
	//TODO end game

}
Score::~Score() {}
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	4a04      	ldr	r2, [pc, #16]	; (8000c74 <_ZN5ScoreD1Ev+0x1c>)
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	601a      	str	r2, [r3, #0]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	4618      	mov	r0, r3
 8000c6a:	370c      	adds	r7, #12
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bc80      	pop	{r7}
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop
 8000c74:	080030f4 	.word	0x080030f4

08000c78 <_ZN5ScoreD0Ev>:
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
 8000c80:	6878      	ldr	r0, [r7, #4]
 8000c82:	f7ff ffe9 	bl	8000c58 <_ZN5ScoreD1Ev>
 8000c86:	210c      	movs	r1, #12
 8000c88:	6878      	ldr	r0, [r7, #4]
 8000c8a:	f002 f94d 	bl	8002f28 <_ZdlPvj>
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	4618      	mov	r0, r3
 8000c92:	3708      	adds	r7, #8
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <_ZN8SettingsC1Ev>:
#include <Settings.h>

Settings::Settings() {
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
 8000ca0:	4a08      	ldr	r2, [pc, #32]	; (8000cc4 <_ZN8SettingsC1Ev+0x2c>)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	601a      	str	r2, [r3, #0]
	pointsNeeded = 2;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2202      	movs	r2, #2
 8000caa:	605a      	str	r2, [r3, #4]
	ballSpeedIncreaseRate = 10;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	220a      	movs	r2, #10
 8000cb0:	609a      	str	r2, [r3, #8]
	knockback = true;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	731a      	strb	r2, [r3, #12]
}
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	4618      	mov	r0, r3
 8000cbc:	370c      	adds	r7, #12
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bc80      	pop	{r7}
 8000cc2:	4770      	bx	lr
 8000cc4:	08003104 	.word	0x08003104

08000cc8 <_ZN8SettingsD1Ev>:
	knockback = !knockback;
}
bool Settings::getKnockback(){
	return knockback;
}
Settings::~Settings() {}
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	4a04      	ldr	r2, [pc, #16]	; (8000ce4 <_ZN8SettingsD1Ev+0x1c>)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	601a      	str	r2, [r3, #0]
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	4618      	mov	r0, r3
 8000cda:	370c      	adds	r7, #12
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bc80      	pop	{r7}
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	08003104 	.word	0x08003104

08000ce8 <_ZN8SettingsD0Ev>:
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
 8000cf0:	6878      	ldr	r0, [r7, #4]
 8000cf2:	f7ff ffe9 	bl	8000cc8 <_ZN8SettingsD1Ev>
 8000cf6:	2110      	movs	r1, #16
 8000cf8:	6878      	ldr	r0, [r7, #4]
 8000cfa:	f002 f915 	bl	8002f28 <_ZdlPvj>
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	4618      	mov	r0, r3
 8000d02:	3708      	adds	r7, #8
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}

08000d08 <_Z5Delaym>:
void		LCD_FillColor           ( uint32_t ulAmout_Point, uint16_t usColor );
uint16_t	LCD_Read_PixelData      ( void );



void Delay ( __IO uint32_t nCount ){  for ( ; nCount != 0; nCount -- );}
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	bf14      	ite	ne
 8000d16:	2301      	movne	r3, #1
 8000d18:	2300      	moveq	r3, #0
 8000d1a:	b2db      	uxtb	r3, r3
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d003      	beq.n	8000d28 <_Z5Delaym+0x20>
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	3b01      	subs	r3, #1
 8000d24:	607b      	str	r3, [r7, #4]
 8000d26:	e7f3      	b.n	8000d10 <_Z5Delaym+0x8>
 8000d28:	bf00      	nop
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bc80      	pop	{r7}
 8000d30:	4770      	bx	lr

08000d32 <_Z8LCD_INITv>:

void LCD_INIT ( void )
{
 8000d32:	b580      	push	{r7, lr}
 8000d34:	b082      	sub	sp, #8
 8000d36:	af02      	add	r7, sp, #8
	LCD_BackLed_Control(ENABLE);      
 8000d38:	2001      	movs	r0, #1
 8000d3a:	f000 f829 	bl	8000d90 <_Z19LCD_BackLed_Control15FunctionalState>
	LCD_Rst();
 8000d3e:	f000 f80f 	bl	8000d60 <_Z7LCD_Rstv>
	LCD_REG_Config();
 8000d42:	f000 f85f 	bl	8000e04 <_Z14LCD_REG_Configv>
	LCD_Clear (0, 0, 240, 320, BACKGROUND);
 8000d46:	2300      	movs	r3, #0
 8000d48:	9300      	str	r3, [sp, #0]
 8000d4a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000d4e:	22f0      	movs	r2, #240	; 0xf0
 8000d50:	2100      	movs	r1, #0
 8000d52:	2000      	movs	r0, #0
 8000d54:	f000 f9e6 	bl	8001124 <_Z9LCD_Clearttttt>
}
 8000d58:	bf00      	nop
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
	...

08000d60 <_Z7LCD_Rstv>:



void LCD_Rst ( void )
{			
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_RESET);
 8000d64:	2200      	movs	r2, #0
 8000d66:	2102      	movs	r1, #2
 8000d68:	4807      	ldr	r0, [pc, #28]	; (8000d88 <_Z7LCD_Rstv+0x28>)
 8000d6a:	f001 fba0 	bl	80024ae <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 					   
 8000d6e:	4807      	ldr	r0, [pc, #28]	; (8000d8c <_Z7LCD_Rstv+0x2c>)
 8000d70:	f7ff ffca 	bl	8000d08 <_Z5Delaym>
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_SET);
 8000d74:	2201      	movs	r2, #1
 8000d76:	2102      	movs	r1, #2
 8000d78:	4803      	ldr	r0, [pc, #12]	; (8000d88 <_Z7LCD_Rstv+0x28>)
 8000d7a:	f001 fb98 	bl	80024ae <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 	
 8000d7e:	4803      	ldr	r0, [pc, #12]	; (8000d8c <_Z7LCD_Rstv+0x2c>)
 8000d80:	f7ff ffc2 	bl	8000d08 <_Z5Delaym>
}
 8000d84:	bf00      	nop
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	40011800 	.word	0x40011800
 8000d8c:	0002bffc 	.word	0x0002bffc

08000d90 <_Z19LCD_BackLed_Control15FunctionalState>:


void LCD_BackLed_Control ( FunctionalState enumState )
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	71fb      	strb	r3, [r7, #7]
	if ( enumState )
 8000d9a:	79fb      	ldrb	r3, [r7, #7]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d006      	beq.n	8000dae <_Z19LCD_BackLed_Control15FunctionalState+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_RESET);	
 8000da0:	2200      	movs	r2, #0
 8000da2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000da6:	4807      	ldr	r0, [pc, #28]	; (8000dc4 <_Z19LCD_BackLed_Control15FunctionalState+0x34>)
 8000da8:	f001 fb81 	bl	80024ae <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
}
 8000dac:	e005      	b.n	8000dba <_Z19LCD_BackLed_Control15FunctionalState+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
 8000dae:	2201      	movs	r2, #1
 8000db0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000db4:	4803      	ldr	r0, [pc, #12]	; (8000dc4 <_Z19LCD_BackLed_Control15FunctionalState+0x34>)
 8000db6:	f001 fb7a 	bl	80024ae <HAL_GPIO_WritePin>
}
 8000dba:	bf00      	nop
 8000dbc:	3708      	adds	r7, #8
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	40011400 	.word	0x40011400

08000dc8 <_Z13LCD_Write_Cmdt>:




void LCD_Write_Cmd ( uint16_t usCmd )
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8000dd2:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000dd6:	88fb      	ldrh	r3, [r7, #6]
 8000dd8:	8013      	strh	r3, [r2, #0]
}
 8000dda:	bf00      	nop
 8000ddc:	370c      	adds	r7, #12
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bc80      	pop	{r7}
 8000de2:	4770      	bx	lr

08000de4 <_Z14LCD_Write_Datat>:




void LCD_Write_Data ( uint16_t usData )
{
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8000dee:	4a04      	ldr	r2, [pc, #16]	; (8000e00 <_Z14LCD_Write_Datat+0x1c>)
 8000df0:	88fb      	ldrh	r3, [r7, #6]
 8000df2:	8013      	strh	r3, [r2, #0]
}
 8000df4:	bf00      	nop
 8000df6:	370c      	adds	r7, #12
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bc80      	pop	{r7}
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	60020000 	.word	0x60020000

08000e04 <_Z14LCD_REG_Configv>:
	return ( * ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) );	
}


void LCD_REG_Config ( void )
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY  ();
	LCD_Write_Cmd ( 0xCF  );
 8000e08:	20cf      	movs	r0, #207	; 0xcf
 8000e0a:	f7ff ffdd 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x00  );
 8000e0e:	2000      	movs	r0, #0
 8000e10:	f7ff ffe8 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x81  );
 8000e14:	2081      	movs	r0, #129	; 0x81
 8000e16:	f7ff ffe5 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x30  );
 8000e1a:	2030      	movs	r0, #48	; 0x30
 8000e1c:	f7ff ffe2 	bl	8000de4 <_Z14LCD_Write_Datat>
	
	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xED );
 8000e20:	20ed      	movs	r0, #237	; 0xed
 8000e22:	f7ff ffd1 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x64 );
 8000e26:	2064      	movs	r0, #100	; 0x64
 8000e28:	f7ff ffdc 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x03 );
 8000e2c:	2003      	movs	r0, #3
 8000e2e:	f7ff ffd9 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x12 );
 8000e32:	2012      	movs	r0, #18
 8000e34:	f7ff ffd6 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x81 );
 8000e38:	2081      	movs	r0, #129	; 0x81
 8000e3a:	f7ff ffd3 	bl	8000de4 <_Z14LCD_Write_Datat>
	
	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xE8 );
 8000e3e:	20e8      	movs	r0, #232	; 0xe8
 8000e40:	f7ff ffc2 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x85 );
 8000e44:	2085      	movs	r0, #133	; 0x85
 8000e46:	f7ff ffcd 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x10 );
 8000e4a:	2010      	movs	r0, #16
 8000e4c:	f7ff ffca 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x78 );
 8000e50:	2078      	movs	r0, #120	; 0x78
 8000e52:	f7ff ffc7 	bl	8000de4 <_Z14LCD_Write_Datat>
	
	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xCB );
 8000e56:	20cb      	movs	r0, #203	; 0xcb
 8000e58:	f7ff ffb6 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x39 );
 8000e5c:	2039      	movs	r0, #57	; 0x39
 8000e5e:	f7ff ffc1 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x2C );
 8000e62:	202c      	movs	r0, #44	; 0x2c
 8000e64:	f7ff ffbe 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x00 );
 8000e68:	2000      	movs	r0, #0
 8000e6a:	f7ff ffbb 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x34 );
 8000e6e:	2034      	movs	r0, #52	; 0x34
 8000e70:	f7ff ffb8 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x02 );
 8000e74:	2002      	movs	r0, #2
 8000e76:	f7ff ffb5 	bl	8000de4 <_Z14LCD_Write_Datat>
	
	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xF7 );
 8000e7a:	20f7      	movs	r0, #247	; 0xf7
 8000e7c:	f7ff ffa4 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x20 );
 8000e80:	2020      	movs	r0, #32
 8000e82:	f7ff ffaf 	bl	8000de4 <_Z14LCD_Write_Datat>
	
	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xEA );
 8000e86:	20ea      	movs	r0, #234	; 0xea
 8000e88:	f7ff ff9e 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x00 );
 8000e8c:	2000      	movs	r0, #0
 8000e8e:	f7ff ffa9 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x00 );
 8000e92:	2000      	movs	r0, #0
 8000e94:	f7ff ffa6 	bl	8000de4 <_Z14LCD_Write_Datat>
	
	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB1 );
 8000e98:	20b1      	movs	r0, #177	; 0xb1
 8000e9a:	f7ff ff95 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x00 );
 8000e9e:	2000      	movs	r0, #0
 8000ea0:	f7ff ffa0 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x1B );
 8000ea4:	201b      	movs	r0, #27
 8000ea6:	f7ff ff9d 	bl	8000de4 <_Z14LCD_Write_Datat>
	
	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB6 );
 8000eaa:	20b6      	movs	r0, #182	; 0xb6
 8000eac:	f7ff ff8c 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x0A );
 8000eb0:	200a      	movs	r0, #10
 8000eb2:	f7ff ff97 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0xA2 );
 8000eb6:	20a2      	movs	r0, #162	; 0xa2
 8000eb8:	f7ff ff94 	bl	8000de4 <_Z14LCD_Write_Datat>
	
	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC0 );
 8000ebc:	20c0      	movs	r0, #192	; 0xc0
 8000ebe:	f7ff ff83 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x35 );
 8000ec2:	2035      	movs	r0, #53	; 0x35
 8000ec4:	f7ff ff8e 	bl	8000de4 <_Z14LCD_Write_Datat>
	
	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC1 );
 8000ec8:	20c1      	movs	r0, #193	; 0xc1
 8000eca:	f7ff ff7d 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x11 );
 8000ece:	2011      	movs	r0, #17
 8000ed0:	f7ff ff88 	bl	8000de4 <_Z14LCD_Write_Datat>
	
	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd ( 0xC5 );
 8000ed4:	20c5      	movs	r0, #197	; 0xc5
 8000ed6:	f7ff ff77 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x45 );
 8000eda:	2045      	movs	r0, #69	; 0x45
 8000edc:	f7ff ff82 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x45 );
 8000ee0:	2045      	movs	r0, #69	; 0x45
 8000ee2:	f7ff ff7f 	bl	8000de4 <_Z14LCD_Write_Datat>
	
	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd ( 0xC7 );
 8000ee6:	20c7      	movs	r0, #199	; 0xc7
 8000ee8:	f7ff ff6e 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0xA2 );
 8000eec:	20a2      	movs	r0, #162	; 0xa2
 8000eee:	f7ff ff79 	bl	8000de4 <_Z14LCD_Write_Datat>
	
	/* Enable 3G (F2h) */
	LCD_Write_Cmd ( 0xF2 );
 8000ef2:	20f2      	movs	r0, #242	; 0xf2
 8000ef4:	f7ff ff68 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x00 );
 8000ef8:	2000      	movs	r0, #0
 8000efa:	f7ff ff73 	bl	8000de4 <_Z14LCD_Write_Datat>
	
	/* Gamma Set (26h) */
	LCD_Write_Cmd ( 0x26 );
 8000efe:	2026      	movs	r0, #38	; 0x26
 8000f00:	f7ff ff62 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x01 );
 8000f04:	2001      	movs	r0, #1
 8000f06:	f7ff ff6d 	bl	8000de4 <_Z14LCD_Write_Datat>
	DEBUG_DELAY ();
	
	/* Positive Gamma Correction */
	LCD_Write_Cmd ( 0xE0 ); //Set Gamma
 8000f0a:	20e0      	movs	r0, #224	; 0xe0
 8000f0c:	f7ff ff5c 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x0F );
 8000f10:	200f      	movs	r0, #15
 8000f12:	f7ff ff67 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x26 );
 8000f16:	2026      	movs	r0, #38	; 0x26
 8000f18:	f7ff ff64 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x24 );
 8000f1c:	2024      	movs	r0, #36	; 0x24
 8000f1e:	f7ff ff61 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x0B );
 8000f22:	200b      	movs	r0, #11
 8000f24:	f7ff ff5e 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x0E );
 8000f28:	200e      	movs	r0, #14
 8000f2a:	f7ff ff5b 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x09 );
 8000f2e:	2009      	movs	r0, #9
 8000f30:	f7ff ff58 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x54 );
 8000f34:	2054      	movs	r0, #84	; 0x54
 8000f36:	f7ff ff55 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0xA8 );
 8000f3a:	20a8      	movs	r0, #168	; 0xa8
 8000f3c:	f7ff ff52 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x46 );
 8000f40:	2046      	movs	r0, #70	; 0x46
 8000f42:	f7ff ff4f 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x0C );
 8000f46:	200c      	movs	r0, #12
 8000f48:	f7ff ff4c 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x17 );
 8000f4c:	2017      	movs	r0, #23
 8000f4e:	f7ff ff49 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x09 );
 8000f52:	2009      	movs	r0, #9
 8000f54:	f7ff ff46 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x0F );
 8000f58:	200f      	movs	r0, #15
 8000f5a:	f7ff ff43 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x07 );
 8000f5e:	2007      	movs	r0, #7
 8000f60:	f7ff ff40 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x00 );
 8000f64:	2000      	movs	r0, #0
 8000f66:	f7ff ff3d 	bl	8000de4 <_Z14LCD_Write_Datat>
	
	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd ( 0XE1 ); //Set Gamma
 8000f6a:	20e1      	movs	r0, #225	; 0xe1
 8000f6c:	f7ff ff2c 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x00 );
 8000f70:	2000      	movs	r0, #0
 8000f72:	f7ff ff37 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x19 );
 8000f76:	2019      	movs	r0, #25
 8000f78:	f7ff ff34 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x1B );
 8000f7c:	201b      	movs	r0, #27
 8000f7e:	f7ff ff31 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x04 );
 8000f82:	2004      	movs	r0, #4
 8000f84:	f7ff ff2e 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x10 );
 8000f88:	2010      	movs	r0, #16
 8000f8a:	f7ff ff2b 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x07 );
 8000f8e:	2007      	movs	r0, #7
 8000f90:	f7ff ff28 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x2A );
 8000f94:	202a      	movs	r0, #42	; 0x2a
 8000f96:	f7ff ff25 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x47 );
 8000f9a:	2047      	movs	r0, #71	; 0x47
 8000f9c:	f7ff ff22 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x39 );
 8000fa0:	2039      	movs	r0, #57	; 0x39
 8000fa2:	f7ff ff1f 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x03 );
 8000fa6:	2003      	movs	r0, #3
 8000fa8:	f7ff ff1c 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x06 );
 8000fac:	2006      	movs	r0, #6
 8000fae:	f7ff ff19 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x06 );
 8000fb2:	2006      	movs	r0, #6
 8000fb4:	f7ff ff16 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x30 );
 8000fb8:	2030      	movs	r0, #48	; 0x30
 8000fba:	f7ff ff13 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x38 );
 8000fbe:	2038      	movs	r0, #56	; 0x38
 8000fc0:	f7ff ff10 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x0F );
 8000fc4:	200f      	movs	r0, #15
 8000fc6:	f7ff ff0d 	bl	8000de4 <_Z14LCD_Write_Datat>
	
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 8000fca:	2036      	movs	r0, #54	; 0x36
 8000fcc:	f7ff fefc 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0xC8 );  // Version 1
 8000fd0:	20c8      	movs	r0, #200	; 0xc8
 8000fd2:	f7ff ff07 	bl	8000de4 <_Z14LCD_Write_Datat>
	/* display inversion */
//	LCD_Write_Cmd ( 0x21 );   // Version 2
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 8000fd6:	202a      	movs	r0, #42	; 0x2a
 8000fd8:	f7ff fef6 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x00 );
 8000fdc:	2000      	movs	r0, #0
 8000fde:	f7ff ff01 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x00 );
 8000fe2:	2000      	movs	r0, #0
 8000fe4:	f7ff fefe 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x00 );
 8000fe8:	2000      	movs	r0, #0
 8000fea:	f7ff fefb 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0xEF );
 8000fee:	20ef      	movs	r0, #239	; 0xef
 8000ff0:	f7ff fef8 	bl	8000de4 <_Z14LCD_Write_Datat>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 8000ff4:	202b      	movs	r0, #43	; 0x2b
 8000ff6:	f7ff fee7 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x00 );
 8000ffa:	2000      	movs	r0, #0
 8000ffc:	f7ff fef2 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x00 );
 8001000:	2000      	movs	r0, #0
 8001002:	f7ff feef 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x01 );
 8001006:	2001      	movs	r0, #1
 8001008:	f7ff feec 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x3F );
 800100c:	203f      	movs	r0, #63	; 0x3f
 800100e:	f7ff fee9 	bl	8000de4 <_Z14LCD_Write_Datat>
	
	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x3a ); 
 8001012:	203a      	movs	r0, #58	; 0x3a
 8001014:	f7ff fed8 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x55 );
 8001018:	2055      	movs	r0, #85	; 0x55
 800101a:	f7ff fee3 	bl	8000de4 <_Z14LCD_Write_Datat>
	
	/* Sleep Out (11h)  */
	LCD_Write_Cmd ( 0x11 );	
 800101e:	2011      	movs	r0, #17
 8001020:	f7ff fed2 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	Delay ( 0xAFFf<<2 );
 8001024:	4803      	ldr	r0, [pc, #12]	; (8001034 <_Z14LCD_REG_Configv+0x230>)
 8001026:	f7ff fe6f 	bl	8000d08 <_Z5Delaym>
	DEBUG_DELAY ();
	
	/* Display ON (29h) */
	LCD_Write_Cmd ( 0x29 ); 
 800102a:	2029      	movs	r0, #41	; 0x29
 800102c:	f7ff fecc 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	
	
}
 8001030:	bf00      	nop
 8001032:	bd80      	pop	{r7, pc}
 8001034:	0002bffc 	.word	0x0002bffc

08001038 <_Z14LCD_OpenWindowtttt>:



void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{	
 8001038:	b590      	push	{r4, r7, lr}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0
 800103e:	4604      	mov	r4, r0
 8001040:	4608      	mov	r0, r1
 8001042:	4611      	mov	r1, r2
 8001044:	461a      	mov	r2, r3
 8001046:	4623      	mov	r3, r4
 8001048:	80fb      	strh	r3, [r7, #6]
 800104a:	4603      	mov	r3, r0
 800104c:	80bb      	strh	r3, [r7, #4]
 800104e:	460b      	mov	r3, r1
 8001050:	807b      	strh	r3, [r7, #2]
 8001052:	4613      	mov	r3, r2
 8001054:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 				
 8001056:	202a      	movs	r0, #42	; 0x2a
 8001058:	f7ff feb6 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( usCOLUMN >> 8  );	 
 800105c:	88fb      	ldrh	r3, [r7, #6]
 800105e:	0a1b      	lsrs	r3, r3, #8
 8001060:	b29b      	uxth	r3, r3
 8001062:	4618      	mov	r0, r3
 8001064:	f7ff febe 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( usCOLUMN & 0xff  );	 
 8001068:	88fb      	ldrh	r3, [r7, #6]
 800106a:	b2db      	uxtb	r3, r3
 800106c:	b29b      	uxth	r3, r3
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff feb8 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) >> 8  );
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	4413      	add	r3, r2
 800107a:	3b01      	subs	r3, #1
 800107c:	121b      	asrs	r3, r3, #8
 800107e:	b29b      	uxth	r3, r3
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff feaf 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) & 0xff  );
 8001086:	88fa      	ldrh	r2, [r7, #6]
 8001088:	887b      	ldrh	r3, [r7, #2]
 800108a:	4413      	add	r3, r2
 800108c:	b29b      	uxth	r3, r3
 800108e:	3b01      	subs	r3, #1
 8001090:	b29b      	uxth	r3, r3
 8001092:	b2db      	uxtb	r3, r3
 8001094:	b29b      	uxth	r3, r3
 8001096:	4618      	mov	r0, r3
 8001098:	f7ff fea4 	bl	8000de4 <_Z14LCD_Write_Datat>

	LCD_Write_Cmd ( CMD_Set_PAGE ); 			     
 800109c:	202b      	movs	r0, #43	; 0x2b
 800109e:	f7ff fe93 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( usPAGE >> 8  );
 80010a2:	88bb      	ldrh	r3, [r7, #4]
 80010a4:	0a1b      	lsrs	r3, r3, #8
 80010a6:	b29b      	uxth	r3, r3
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff fe9b 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( usPAGE & 0xff  );
 80010ae:	88bb      	ldrh	r3, [r7, #4]
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	b29b      	uxth	r3, r3
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff fe95 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( ( usPAGE + usHeight - 1 ) >> 8 );
 80010ba:	88ba      	ldrh	r2, [r7, #4]
 80010bc:	883b      	ldrh	r3, [r7, #0]
 80010be:	4413      	add	r3, r2
 80010c0:	3b01      	subs	r3, #1
 80010c2:	121b      	asrs	r3, r3, #8
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	4618      	mov	r0, r3
 80010c8:	f7ff fe8c 	bl	8000de4 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( ( usPAGE + usHeight - 1) & 0xff );
 80010cc:	88ba      	ldrh	r2, [r7, #4]
 80010ce:	883b      	ldrh	r3, [r7, #0]
 80010d0:	4413      	add	r3, r2
 80010d2:	b29b      	uxth	r3, r3
 80010d4:	3b01      	subs	r3, #1
 80010d6:	b29b      	uxth	r3, r3
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	b29b      	uxth	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff fe81 	bl	8000de4 <_Z14LCD_Write_Datat>
	
}
 80010e2:	bf00      	nop
 80010e4:	370c      	adds	r7, #12
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd90      	pop	{r4, r7, pc}

080010ea <_Z13LCD_FillColormt>:


void LCD_FillColor ( uint32_t usPoint, uint16_t usColor )
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b084      	sub	sp, #16
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
 80010f2:	460b      	mov	r3, r1
 80010f4:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
	
	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );	
 80010fa:	202c      	movs	r0, #44	; 0x2c
 80010fc:	f7ff fe64 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
		
	for ( i = 0; i < usPoint; i ++ )
 8001100:	2300      	movs	r3, #0
 8001102:	60fb      	str	r3, [r7, #12]
 8001104:	68fa      	ldr	r2, [r7, #12]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	429a      	cmp	r2, r3
 800110a:	d207      	bcs.n	800111c <_Z13LCD_FillColormt+0x32>
		LCD_Write_Data ( usColor );
 800110c:	887b      	ldrh	r3, [r7, #2]
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff fe68 	bl	8000de4 <_Z14LCD_Write_Datat>
	for ( i = 0; i < usPoint; i ++ )
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	3301      	adds	r3, #1
 8001118:	60fb      	str	r3, [r7, #12]
 800111a:	e7f3      	b.n	8001104 <_Z13LCD_FillColormt+0x1a>
		
}
 800111c:	bf00      	nop
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <_Z9LCD_Clearttttt>:




void LCD_Clear ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor )
{
 8001124:	b590      	push	{r4, r7, lr}
 8001126:	b083      	sub	sp, #12
 8001128:	af00      	add	r7, sp, #0
 800112a:	4604      	mov	r4, r0
 800112c:	4608      	mov	r0, r1
 800112e:	4611      	mov	r1, r2
 8001130:	461a      	mov	r2, r3
 8001132:	4623      	mov	r3, r4
 8001134:	80fb      	strh	r3, [r7, #6]
 8001136:	4603      	mov	r3, r0
 8001138:	80bb      	strh	r3, [r7, #4]
 800113a:	460b      	mov	r3, r1
 800113c:	807b      	strh	r3, [r7, #2]
 800113e:	4613      	mov	r3, r2
 8001140:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 8001142:	883b      	ldrh	r3, [r7, #0]
 8001144:	887a      	ldrh	r2, [r7, #2]
 8001146:	88b9      	ldrh	r1, [r7, #4]
 8001148:	88f8      	ldrh	r0, [r7, #6]
 800114a:	f7ff ff75 	bl	8001038 <_Z14LCD_OpenWindowtttt>
	LCD_FillColor ( usWidth * usHeight, usColor );		
 800114e:	887b      	ldrh	r3, [r7, #2]
 8001150:	883a      	ldrh	r2, [r7, #0]
 8001152:	fb02 f303 	mul.w	r3, r2, r3
 8001156:	461a      	mov	r2, r3
 8001158:	8b3b      	ldrh	r3, [r7, #24]
 800115a:	4619      	mov	r1, r3
 800115c:	4610      	mov	r0, r2
 800115e:	f7ff ffc4 	bl	80010ea <_Z13LCD_FillColormt>
	
}
 8001162:	bf00      	nop
 8001164:	370c      	adds	r7, #12
 8001166:	46bd      	mov	sp, r7
 8001168:	bd90      	pop	{r4, r7, pc}

0800116a <_Z12LCD_DrawLinettttt>:
}



void LCD_DrawLine ( uint16_t usC1, uint16_t usP1, uint16_t usC2, uint16_t usP2, uint16_t usColor )
{
 800116a:	b590      	push	{r4, r7, lr}
 800116c:	b08d      	sub	sp, #52	; 0x34
 800116e:	af00      	add	r7, sp, #0
 8001170:	4604      	mov	r4, r0
 8001172:	4608      	mov	r0, r1
 8001174:	4611      	mov	r1, r2
 8001176:	461a      	mov	r2, r3
 8001178:	4623      	mov	r3, r4
 800117a:	80fb      	strh	r3, [r7, #6]
 800117c:	4603      	mov	r3, r0
 800117e:	80bb      	strh	r3, [r7, #4]
 8001180:	460b      	mov	r3, r1
 8001182:	807b      	strh	r3, [r7, #2]
 8001184:	4613      	mov	r3, r2
 8001186:	803b      	strh	r3, [r7, #0]
	uint16_t us; 
	uint16_t usC_Current, usP_Current;
	
	int32_t lError_C = 0, lError_P = 0, lDelta_C, lDelta_P, lDistance; 
 8001188:	2300      	movs	r3, #0
 800118a:	627b      	str	r3, [r7, #36]	; 0x24
 800118c:	2300      	movs	r3, #0
 800118e:	623b      	str	r3, [r7, #32]
	int32_t lIncrease_C, lIncrease_P; 	
	
	
	lDelta_C = usC2 - usC1;
 8001190:	887a      	ldrh	r2, [r7, #2]
 8001192:	88fb      	ldrh	r3, [r7, #6]
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	61fb      	str	r3, [r7, #28]
	lDelta_P = usP2 - usP1; 
 8001198:	883a      	ldrh	r2, [r7, #0]
 800119a:	88bb      	ldrh	r3, [r7, #4]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	61bb      	str	r3, [r7, #24]
	
	usC_Current = usC1; 
 80011a0:	88fb      	ldrh	r3, [r7, #6]
 80011a2:	85bb      	strh	r3, [r7, #44]	; 0x2c
	usP_Current = usP1; 
 80011a4:	88bb      	ldrh	r3, [r7, #4]
 80011a6:	857b      	strh	r3, [r7, #42]	; 0x2a
	
	
	if ( lDelta_C > 0 ) 
 80011a8:	69fb      	ldr	r3, [r7, #28]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	dd02      	ble.n	80011b4 <_Z12LCD_DrawLinettttt+0x4a>
		lIncrease_C = 1;  
 80011ae:	2301      	movs	r3, #1
 80011b0:	613b      	str	r3, [r7, #16]
 80011b2:	e00b      	b.n	80011cc <_Z12LCD_DrawLinettttt+0x62>
	
	else if ( lDelta_C == 0 ) 
 80011b4:	69fb      	ldr	r3, [r7, #28]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d102      	bne.n	80011c0 <_Z12LCD_DrawLinettttt+0x56>
		lIncrease_C = 0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	613b      	str	r3, [r7, #16]
 80011be:	e005      	b.n	80011cc <_Z12LCD_DrawLinettttt+0x62>
	
	else 
  	{ 
    		lIncrease_C = -1;
 80011c0:	f04f 33ff 	mov.w	r3, #4294967295
 80011c4:	613b      	str	r3, [r7, #16]
    		lDelta_C = - lDelta_C;
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	425b      	negs	r3, r3
 80011ca:	61fb      	str	r3, [r7, #28]
  	} 

	
	if ( lDelta_P > 0 )
 80011cc:	69bb      	ldr	r3, [r7, #24]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	dd02      	ble.n	80011d8 <_Z12LCD_DrawLinettttt+0x6e>
		lIncrease_P = 1; 
 80011d2:	2301      	movs	r3, #1
 80011d4:	60fb      	str	r3, [r7, #12]
 80011d6:	e00b      	b.n	80011f0 <_Z12LCD_DrawLinettttt+0x86>
	
	else if ( lDelta_P == 0 )
 80011d8:	69bb      	ldr	r3, [r7, #24]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d102      	bne.n	80011e4 <_Z12LCD_DrawLinettttt+0x7a>
		lIncrease_P = 0;
 80011de:	2300      	movs	r3, #0
 80011e0:	60fb      	str	r3, [r7, #12]
 80011e2:	e005      	b.n	80011f0 <_Z12LCD_DrawLinettttt+0x86>
	else 
	{
  		lIncrease_P = -1;
 80011e4:	f04f 33ff 	mov.w	r3, #4294967295
 80011e8:	60fb      	str	r3, [r7, #12]
    		lDelta_P = - lDelta_P;
 80011ea:	69bb      	ldr	r3, [r7, #24]
 80011ec:	425b      	negs	r3, r3
 80011ee:	61bb      	str	r3, [r7, #24]
 	} 

	if (  lDelta_C > lDelta_P )
 80011f0:	69fa      	ldr	r2, [r7, #28]
 80011f2:	69bb      	ldr	r3, [r7, #24]
 80011f4:	429a      	cmp	r2, r3
 80011f6:	dd02      	ble.n	80011fe <_Z12LCD_DrawLinettttt+0x94>
		lDistance = lDelta_C; 
 80011f8:	69fb      	ldr	r3, [r7, #28]
 80011fa:	617b      	str	r3, [r7, #20]
 80011fc:	e001      	b.n	8001202 <_Z12LCD_DrawLinettttt+0x98>
	
	else 
		lDistance = lDelta_P; 
 80011fe:	69bb      	ldr	r3, [r7, #24]
 8001200:	617b      	str	r3, [r7, #20]
	
	
	for ( us = 0; us <= lDistance + 1; us ++ ) 
 8001202:	2300      	movs	r3, #0
 8001204:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001206:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	3301      	adds	r3, #1
 800120c:	429a      	cmp	r2, r3
 800120e:	dc2c      	bgt.n	800126a <_Z12LCD_DrawLinettttt+0x100>
	{  
		LCD_DrawDot ( usC_Current, usP_Current, usColor );
 8001210:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8001214:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 8001216:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001218:	4618      	mov	r0, r3
 800121a:	f000 f8ff 	bl	800141c <_Z11LCD_DrawDotttt>
		
		lError_C += lDelta_C ; 
 800121e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001220:	69fb      	ldr	r3, [r7, #28]
 8001222:	4413      	add	r3, r2
 8001224:	627b      	str	r3, [r7, #36]	; 0x24
		lError_P += lDelta_P ; 
 8001226:	6a3a      	ldr	r2, [r7, #32]
 8001228:	69bb      	ldr	r3, [r7, #24]
 800122a:	4413      	add	r3, r2
 800122c:	623b      	str	r3, [r7, #32]
		
		if ( lError_C > lDistance ) 
 800122e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	429a      	cmp	r2, r3
 8001234:	dd08      	ble.n	8001248 <_Z12LCD_DrawLinettttt+0xde>
		{ 
			lError_C -= lDistance; 
 8001236:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	1ad3      	subs	r3, r2, r3
 800123c:	627b      	str	r3, [r7, #36]	; 0x24
			usC_Current += lIncrease_C; 
 800123e:	693b      	ldr	r3, [r7, #16]
 8001240:	b29a      	uxth	r2, r3
 8001242:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001244:	4413      	add	r3, r2
 8001246:	85bb      	strh	r3, [r7, #44]	; 0x2c
		}  
		
		if ( lError_P > lDistance ) 
 8001248:	6a3a      	ldr	r2, [r7, #32]
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	429a      	cmp	r2, r3
 800124e:	dd08      	ble.n	8001262 <_Z12LCD_DrawLinettttt+0xf8>
		{ 
			lError_P -= lDistance; 
 8001250:	6a3a      	ldr	r2, [r7, #32]
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	1ad3      	subs	r3, r2, r3
 8001256:	623b      	str	r3, [r7, #32]
			usP_Current += lIncrease_P; 
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	b29a      	uxth	r2, r3
 800125c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800125e:	4413      	add	r3, r2
 8001260:	857b      	strh	r3, [r7, #42]	; 0x2a
	for ( us = 0; us <= lDistance + 1; us ++ ) 
 8001262:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001264:	3301      	adds	r3, #1
 8001266:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001268:	e7cd      	b.n	8001206 <_Z12LCD_DrawLinettttt+0x9c>
		} 
		
	}  
	
	
}   
 800126a:	bf00      	nop
 800126c:	3734      	adds	r7, #52	; 0x34
 800126e:	46bd      	mov	sp, r7
 8001270:	bd90      	pop	{r4, r7, pc}

08001272 <_Z22LCD_DrawEmptyRectanglettttt>:
void LCD_DrawEmptyRectangle (uint16_t usC1, uint16_t usP1, uint16_t usC2, uint16_t usP2, uint16_t usColor){
 8001272:	b590      	push	{r4, r7, lr}
 8001274:	b087      	sub	sp, #28
 8001276:	af02      	add	r7, sp, #8
 8001278:	4604      	mov	r4, r0
 800127a:	4608      	mov	r0, r1
 800127c:	4611      	mov	r1, r2
 800127e:	461a      	mov	r2, r3
 8001280:	4623      	mov	r3, r4
 8001282:	80fb      	strh	r3, [r7, #6]
 8001284:	4603      	mov	r3, r0
 8001286:	80bb      	strh	r3, [r7, #4]
 8001288:	460b      	mov	r3, r1
 800128a:	807b      	strh	r3, [r7, #2]
 800128c:	4613      	mov	r3, r2
 800128e:	803b      	strh	r3, [r7, #0]
for(int i =0;i<=3;i++){
 8001290:	2300      	movs	r3, #0
 8001292:	60fb      	str	r3, [r7, #12]
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	2b03      	cmp	r3, #3
 8001298:	dc47      	bgt.n	800132a <_Z22LCD_DrawEmptyRectanglettttt+0xb8>
	LCD_DrawLine(usC1,usP1+i,usC2,usP1+i,usColor);
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	b29a      	uxth	r2, r3
 800129e:	88bb      	ldrh	r3, [r7, #4]
 80012a0:	4413      	add	r3, r2
 80012a2:	b299      	uxth	r1, r3
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	b29a      	uxth	r2, r3
 80012a8:	88bb      	ldrh	r3, [r7, #4]
 80012aa:	4413      	add	r3, r2
 80012ac:	b29c      	uxth	r4, r3
 80012ae:	887a      	ldrh	r2, [r7, #2]
 80012b0:	88f8      	ldrh	r0, [r7, #6]
 80012b2:	8c3b      	ldrh	r3, [r7, #32]
 80012b4:	9300      	str	r3, [sp, #0]
 80012b6:	4623      	mov	r3, r4
 80012b8:	f7ff ff57 	bl	800116a <_Z12LCD_DrawLinettttt>
	LCD_DrawLine(usC1,usP2+i,usC2,usP2+i,usColor);
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	b29a      	uxth	r2, r3
 80012c0:	883b      	ldrh	r3, [r7, #0]
 80012c2:	4413      	add	r3, r2
 80012c4:	b299      	uxth	r1, r3
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	b29a      	uxth	r2, r3
 80012ca:	883b      	ldrh	r3, [r7, #0]
 80012cc:	4413      	add	r3, r2
 80012ce:	b29c      	uxth	r4, r3
 80012d0:	887a      	ldrh	r2, [r7, #2]
 80012d2:	88f8      	ldrh	r0, [r7, #6]
 80012d4:	8c3b      	ldrh	r3, [r7, #32]
 80012d6:	9300      	str	r3, [sp, #0]
 80012d8:	4623      	mov	r3, r4
 80012da:	f7ff ff46 	bl	800116a <_Z12LCD_DrawLinettttt>
	LCD_DrawLine(usC1+i,usP1,usC1+i,usP2,usColor);
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	b29a      	uxth	r2, r3
 80012e2:	88fb      	ldrh	r3, [r7, #6]
 80012e4:	4413      	add	r3, r2
 80012e6:	b298      	uxth	r0, r3
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	b29a      	uxth	r2, r3
 80012ec:	88fb      	ldrh	r3, [r7, #6]
 80012ee:	4413      	add	r3, r2
 80012f0:	b29a      	uxth	r2, r3
 80012f2:	883c      	ldrh	r4, [r7, #0]
 80012f4:	88b9      	ldrh	r1, [r7, #4]
 80012f6:	8c3b      	ldrh	r3, [r7, #32]
 80012f8:	9300      	str	r3, [sp, #0]
 80012fa:	4623      	mov	r3, r4
 80012fc:	f7ff ff35 	bl	800116a <_Z12LCD_DrawLinettttt>
	LCD_DrawLine(usC2-i,usP1,usC2-i,usP2,usColor);
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	b29b      	uxth	r3, r3
 8001304:	887a      	ldrh	r2, [r7, #2]
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	b298      	uxth	r0, r3
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	b29b      	uxth	r3, r3
 800130e:	887a      	ldrh	r2, [r7, #2]
 8001310:	1ad3      	subs	r3, r2, r3
 8001312:	b29a      	uxth	r2, r3
 8001314:	883c      	ldrh	r4, [r7, #0]
 8001316:	88b9      	ldrh	r1, [r7, #4]
 8001318:	8c3b      	ldrh	r3, [r7, #32]
 800131a:	9300      	str	r3, [sp, #0]
 800131c:	4623      	mov	r3, r4
 800131e:	f7ff ff24 	bl	800116a <_Z12LCD_DrawLinettttt>
for(int i =0;i<=3;i++){
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	3301      	adds	r3, #1
 8001326:	60fb      	str	r3, [r7, #12]
 8001328:	e7b4      	b.n	8001294 <_Z22LCD_DrawEmptyRectanglettttt+0x22>
}
}
 800132a:	bf00      	nop
 800132c:	3714      	adds	r7, #20
 800132e:	46bd      	mov	sp, r7
 8001330:	bd90      	pop	{r4, r7, pc}
	...

08001334 <_Z12LCD_DrawCharttc>:

void LCD_DrawChar ( uint16_t usC, uint16_t usP, const char cChar )
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	80fb      	strh	r3, [r7, #6]
 800133e:	460b      	mov	r3, r1
 8001340:	80bb      	strh	r3, [r7, #4]
 8001342:	4613      	mov	r3, r2
 8001344:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	
	ucRelativePositon = cChar - ' ';
 8001346:	78fb      	ldrb	r3, [r7, #3]
 8001348:	3b20      	subs	r3, #32
 800134a:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 800134c:	88b9      	ldrh	r1, [r7, #4]
 800134e:	88f8      	ldrh	r0, [r7, #6]
 8001350:	2310      	movs	r3, #16
 8001352:	2208      	movs	r2, #8
 8001354:	f7ff fe70 	bl	8001038 <_Z14LCD_OpenWindowtttt>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 8001358:	202c      	movs	r0, #44	; 0x2c
 800135a:	f7ff fd35 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 800135e:	2300      	movs	r3, #0
 8001360:	73bb      	strb	r3, [r7, #14]
 8001362:	7bbb      	ldrb	r3, [r7, #14]
 8001364:	2b0f      	cmp	r3, #15
 8001366:	d824      	bhi.n	80013b2 <_Z12LCD_DrawCharttc+0x7e>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 8001368:	7b3a      	ldrb	r2, [r7, #12]
 800136a:	7bbb      	ldrb	r3, [r7, #14]
 800136c:	4913      	ldr	r1, [pc, #76]	; (80013bc <_Z12LCD_DrawCharttc+0x88>)
 800136e:	0112      	lsls	r2, r2, #4
 8001370:	440a      	add	r2, r1
 8001372:	4413      	add	r3, r2
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8001378:	2300      	movs	r3, #0
 800137a:	737b      	strb	r3, [r7, #13]
 800137c:	7b7b      	ldrb	r3, [r7, #13]
 800137e:	2b07      	cmp	r3, #7
 8001380:	d813      	bhi.n	80013aa <_Z12LCD_DrawCharttc+0x76>
		{
			if ( ucTemp & 0x01 )
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	f003 0301 	and.w	r3, r3, #1
 8001388:	2b00      	cmp	r3, #0
 800138a:	d004      	beq.n	8001396 <_Z12LCD_DrawCharttc+0x62>
				LCD_Write_Data ( WHITE );
 800138c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001390:	f7ff fd28 	bl	8000de4 <_Z14LCD_Write_Datat>
 8001394:	e002      	b.n	800139c <_Z12LCD_DrawCharttc+0x68>
			
			else
				LCD_Write_Data (  BLACK );
 8001396:	2000      	movs	r0, #0
 8001398:	f7ff fd24 	bl	8000de4 <_Z14LCD_Write_Datat>
			
			ucTemp >>= 1;		
 800139c:	7bfb      	ldrb	r3, [r7, #15]
 800139e:	085b      	lsrs	r3, r3, #1
 80013a0:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80013a2:	7b7b      	ldrb	r3, [r7, #13]
 80013a4:	3301      	adds	r3, #1
 80013a6:	737b      	strb	r3, [r7, #13]
 80013a8:	e7e8      	b.n	800137c <_Z12LCD_DrawCharttc+0x48>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80013aa:	7bbb      	ldrb	r3, [r7, #14]
 80013ac:	3301      	adds	r3, #1
 80013ae:	73bb      	strb	r3, [r7, #14]
 80013b0:	e7d7      	b.n	8001362 <_Z12LCD_DrawCharttc+0x2e>
			
		}
		
	}
	
}
 80013b2:	bf00      	nop
 80013b4:	3710      	adds	r7, #16
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	0800310c 	.word	0x0800310c

080013c0 <_Z14LCD_DrawStringttPKc>:




void LCD_DrawString ( uint16_t usC, uint16_t usP, const char * pStr )
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	4603      	mov	r3, r0
 80013c8:	603a      	str	r2, [r7, #0]
 80013ca:	80fb      	strh	r3, [r7, #6]
 80013cc:	460b      	mov	r3, r1
 80013ce:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d01d      	beq.n	8001414 <_Z14LCD_DrawStringttPKc+0x54>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 80013d8:	88fb      	ldrh	r3, [r7, #6]
 80013da:	2be8      	cmp	r3, #232	; 0xe8
 80013dc:	d904      	bls.n	80013e8 <_Z14LCD_DrawStringttPKc+0x28>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80013de:	2300      	movs	r3, #0
 80013e0:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 80013e2:	88bb      	ldrh	r3, [r7, #4]
 80013e4:	3310      	adds	r3, #16
 80013e6:	80bb      	strh	r3, [r7, #4]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 80013e8:	88bb      	ldrh	r3, [r7, #4]
 80013ea:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 80013ee:	d903      	bls.n	80013f8 <_Z14LCD_DrawStringttPKc+0x38>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80013f0:	2300      	movs	r3, #0
 80013f2:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 80013f4:	2300      	movs	r3, #0
 80013f6:	80bb      	strh	r3, [r7, #4]
		}
		
		LCD_DrawChar ( usC, usP, * pStr );
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	781a      	ldrb	r2, [r3, #0]
 80013fc:	88b9      	ldrh	r1, [r7, #4]
 80013fe:	88fb      	ldrh	r3, [r7, #6]
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff ff97 	bl	8001334 <_Z12LCD_DrawCharttc>
		
		pStr ++;
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	3301      	adds	r3, #1
 800140a:	603b      	str	r3, [r7, #0]
		
		usC += WIDTH_EN_CHAR;
 800140c:	88fb      	ldrh	r3, [r7, #6]
 800140e:	3308      	adds	r3, #8
 8001410:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 8001412:	e7dd      	b.n	80013d0 <_Z14LCD_DrawStringttPKc+0x10>
		
	}
	
}
 8001414:	bf00      	nop
 8001416:	3708      	adds	r7, #8
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}

0800141c <_Z11LCD_DrawDotttt>:


//Task 2
void LCD_DrawDot(uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usColor)	
{	
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	4603      	mov	r3, r0
 8001424:	80fb      	strh	r3, [r7, #6]
 8001426:	460b      	mov	r3, r1
 8001428:	80bb      	strh	r3, [r7, #4]
 800142a:	4613      	mov	r3, r2
 800142c:	807b      	strh	r3, [r7, #2]
	/*
	 *  Task 2 : Implement the LCD_DrawDot to turn on a particular dot on the LCD.
	 */
	LCD_OpenWindow ( usCOLUMN, usPAGE, 1, 1);
 800142e:	88b9      	ldrh	r1, [r7, #4]
 8001430:	88f8      	ldrh	r0, [r7, #6]
 8001432:	2301      	movs	r3, #1
 8001434:	2201      	movs	r2, #1
 8001436:	f7ff fdff 	bl	8001038 <_Z14LCD_OpenWindowtttt>
	LCD_Write_Cmd ( CMD_SetPixel );
 800143a:	202c      	movs	r0, #44	; 0x2c
 800143c:	f7ff fcc4 	bl	8000dc8 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( usColor );
 8001440:	887b      	ldrh	r3, [r7, #2]
 8001442:	4618      	mov	r0, r3
 8001444:	f7ff fcce 	bl	8000de4 <_Z14LCD_Write_Datat>
}
 8001448:	bf00      	nop
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}

08001450 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b09e      	sub	sp, #120	; 0x78
 8001454:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001456:	f000 fceb 	bl	8001e30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800145a:	f000 f82f 	bl	80014bc <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800145e:	f000 f87d 	bl	800155c <_ZL12MX_GPIO_Initv>
  MX_FSMC_Init();
 8001462:	f000 f909 	bl	8001678 <_ZL12MX_FSMC_Initv>
  /* USER CODE BEGIN 2 */
  macXPT2046_CS_DISABLE();
 8001466:	2200      	movs	r2, #0
 8001468:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800146c:	4811      	ldr	r0, [pc, #68]	; (80014b4 <main+0x64>)
 800146e:	f001 f81e 	bl	80024ae <HAL_GPIO_WritePin>
  LCD_INIT();
 8001472:	f7ff fc5e 	bl	8000d32 <_Z8LCD_INITv>
Game game;
 8001476:	463b      	mov	r3, r7
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff fa15 	bl	80008a8 <_ZN4GameC1Ev>
game.menu.displayCurrentMenu();
 800147e:	463b      	mov	r3, r7
 8001480:	3348      	adds	r3, #72	; 0x48
 8001482:	4618      	mov	r0, r3
 8001484:	f7ff fa88 	bl	8000998 <_ZN4Menu18displayCurrentMenuEv>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if ( ucXPT2046_TouchFlag == 1 )
 8001488:	4b0b      	ldr	r3, [pc, #44]	; (80014b8 <main+0x68>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	b2db      	uxtb	r3, r3
 800148e:	2b01      	cmp	r3, #1
 8001490:	bf0c      	ite	eq
 8001492:	2301      	moveq	r3, #1
 8001494:	2300      	movne	r3, #0
 8001496:	b2db      	uxtb	r3, r3
 8001498:	2b00      	cmp	r3, #0
 800149a:	d007      	beq.n	80014ac <main+0x5c>
	      {
	  		game.menu.onClickListiener();
 800149c:	463b      	mov	r3, r7
 800149e:	3348      	adds	r3, #72	; 0x48
 80014a0:	4618      	mov	r0, r3
 80014a2:	f7ff fb2b 	bl	8000afc <_ZN4Menu16onClickListienerEv>
	        ucXPT2046_TouchFlag = 0;
 80014a6:	4b04      	ldr	r3, [pc, #16]	; (80014b8 <main+0x68>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	701a      	strb	r2, [r3, #0]
	      }
	  HAL_Delay(50);
 80014ac:	2032      	movs	r0, #50	; 0x32
 80014ae:	f000 fd21 	bl	8001ef4 <HAL_Delay>
	  if ( ucXPT2046_TouchFlag == 1 )
 80014b2:	e7e9      	b.n	8001488 <main+0x38>
 80014b4:	40011400 	.word	0x40011400
 80014b8:	2000010c 	.word	0x2000010c

080014bc <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b090      	sub	sp, #64	; 0x40
 80014c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014c2:	f107 0318 	add.w	r3, r7, #24
 80014c6:	2228      	movs	r2, #40	; 0x28
 80014c8:	2100      	movs	r1, #0
 80014ca:	4618      	mov	r0, r3
 80014cc:	f001 fd5c 	bl	8002f88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014d0:	1d3b      	adds	r3, r7, #4
 80014d2:	2200      	movs	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	605a      	str	r2, [r3, #4]
 80014d8:	609a      	str	r2, [r3, #8]
 80014da:	60da      	str	r2, [r3, #12]
 80014dc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014de:	2301      	movs	r3, #1
 80014e0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014e6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80014e8:	2300      	movs	r3, #0
 80014ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014ec:	2301      	movs	r3, #1
 80014ee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014f0:	2302      	movs	r3, #2
 80014f2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014f8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80014fa:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80014fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001500:	f107 0318 	add.w	r3, r7, #24
 8001504:	4618      	mov	r0, r3
 8001506:	f001 f80d 	bl	8002524 <HAL_RCC_OscConfig>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	bf14      	ite	ne
 8001510:	2301      	movne	r3, #1
 8001512:	2300      	moveq	r3, #0
 8001514:	b2db      	uxtb	r3, r3
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 800151a:	f000 f917 	bl	800174c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800151e:	230f      	movs	r3, #15
 8001520:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001522:	2302      	movs	r3, #2
 8001524:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001526:	2300      	movs	r3, #0
 8001528:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800152a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800152e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001530:	2300      	movs	r3, #0
 8001532:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001534:	1d3b      	adds	r3, r7, #4
 8001536:	2102      	movs	r1, #2
 8001538:	4618      	mov	r0, r3
 800153a:	f001 fa75 	bl	8002a28 <HAL_RCC_ClockConfig>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	bf14      	ite	ne
 8001544:	2301      	movne	r3, #1
 8001546:	2300      	moveq	r3, #0
 8001548:	b2db      	uxtb	r3, r3
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 800154e:	f000 f8fd 	bl	800174c <Error_Handler>
  }
}
 8001552:	bf00      	nop
 8001554:	3740      	adds	r7, #64	; 0x40
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
	...

0800155c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b088      	sub	sp, #32
 8001560:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001562:	f107 0310 	add.w	r3, r7, #16
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	605a      	str	r2, [r3, #4]
 800156c:	609a      	str	r2, [r3, #8]
 800156e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001570:	4b3d      	ldr	r3, [pc, #244]	; (8001668 <_ZL12MX_GPIO_Initv+0x10c>)
 8001572:	699b      	ldr	r3, [r3, #24]
 8001574:	4a3c      	ldr	r2, [pc, #240]	; (8001668 <_ZL12MX_GPIO_Initv+0x10c>)
 8001576:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800157a:	6193      	str	r3, [r2, #24]
 800157c:	4b3a      	ldr	r3, [pc, #232]	; (8001668 <_ZL12MX_GPIO_Initv+0x10c>)
 800157e:	699b      	ldr	r3, [r3, #24]
 8001580:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001584:	60fb      	str	r3, [r7, #12]
 8001586:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001588:	4b37      	ldr	r3, [pc, #220]	; (8001668 <_ZL12MX_GPIO_Initv+0x10c>)
 800158a:	699b      	ldr	r3, [r3, #24]
 800158c:	4a36      	ldr	r2, [pc, #216]	; (8001668 <_ZL12MX_GPIO_Initv+0x10c>)
 800158e:	f043 0310 	orr.w	r3, r3, #16
 8001592:	6193      	str	r3, [r2, #24]
 8001594:	4b34      	ldr	r3, [pc, #208]	; (8001668 <_ZL12MX_GPIO_Initv+0x10c>)
 8001596:	699b      	ldr	r3, [r3, #24]
 8001598:	f003 0310 	and.w	r3, r3, #16
 800159c:	60bb      	str	r3, [r7, #8]
 800159e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015a0:	4b31      	ldr	r3, [pc, #196]	; (8001668 <_ZL12MX_GPIO_Initv+0x10c>)
 80015a2:	699b      	ldr	r3, [r3, #24]
 80015a4:	4a30      	ldr	r2, [pc, #192]	; (8001668 <_ZL12MX_GPIO_Initv+0x10c>)
 80015a6:	f043 0320 	orr.w	r3, r3, #32
 80015aa:	6193      	str	r3, [r2, #24]
 80015ac:	4b2e      	ldr	r3, [pc, #184]	; (8001668 <_ZL12MX_GPIO_Initv+0x10c>)
 80015ae:	699b      	ldr	r3, [r3, #24]
 80015b0:	f003 0320 	and.w	r3, r3, #32
 80015b4:	607b      	str	r3, [r7, #4]
 80015b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b8:	4b2b      	ldr	r3, [pc, #172]	; (8001668 <_ZL12MX_GPIO_Initv+0x10c>)
 80015ba:	699b      	ldr	r3, [r3, #24]
 80015bc:	4a2a      	ldr	r2, [pc, #168]	; (8001668 <_ZL12MX_GPIO_Initv+0x10c>)
 80015be:	f043 0304 	orr.w	r3, r3, #4
 80015c2:	6193      	str	r3, [r2, #24]
 80015c4:	4b28      	ldr	r3, [pc, #160]	; (8001668 <_ZL12MX_GPIO_Initv+0x10c>)
 80015c6:	699b      	ldr	r3, [r3, #24]
 80015c8:	f003 0304 	and.w	r3, r3, #4
 80015cc:	603b      	str	r3, [r7, #0]
 80015ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80015d0:	2200      	movs	r2, #0
 80015d2:	2107      	movs	r1, #7
 80015d4:	4825      	ldr	r0, [pc, #148]	; (800166c <_ZL12MX_GPIO_Initv+0x110>)
 80015d6:	f000 ff6a 	bl	80024ae <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80015da:	2200      	movs	r2, #0
 80015dc:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80015e0:	4823      	ldr	r0, [pc, #140]	; (8001670 <_ZL12MX_GPIO_Initv+0x114>)
 80015e2:	f000 ff64 	bl	80024ae <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
 80015e6:	2307      	movs	r3, #7
 80015e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ea:	2301      	movs	r3, #1
 80015ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015f2:	2303      	movs	r3, #3
 80015f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015f6:	f107 0310 	add.w	r3, r7, #16
 80015fa:	4619      	mov	r1, r3
 80015fc:	481b      	ldr	r0, [pc, #108]	; (800166c <_ZL12MX_GPIO_Initv+0x110>)
 80015fe:	f000 fdab 	bl	8002158 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001602:	2308      	movs	r3, #8
 8001604:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001606:	2300      	movs	r3, #0
 8001608:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800160a:	2301      	movs	r3, #1
 800160c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800160e:	f107 0310 	add.w	r3, r7, #16
 8001612:	4619      	mov	r1, r3
 8001614:	4815      	ldr	r0, [pc, #84]	; (800166c <_ZL12MX_GPIO_Initv+0x110>)
 8001616:	f000 fd9f 	bl	8002158 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800161a:	2310      	movs	r3, #16
 800161c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800161e:	4b15      	ldr	r3, [pc, #84]	; (8001674 <_ZL12MX_GPIO_Initv+0x118>)
 8001620:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001622:	2301      	movs	r3, #1
 8001624:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001626:	f107 0310 	add.w	r3, r7, #16
 800162a:	4619      	mov	r1, r3
 800162c:	480f      	ldr	r0, [pc, #60]	; (800166c <_ZL12MX_GPIO_Initv+0x110>)
 800162e:	f000 fd93 	bl	8002158 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001632:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001636:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001638:	2301      	movs	r3, #1
 800163a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163c:	2300      	movs	r3, #0
 800163e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001640:	2303      	movs	r3, #3
 8001642:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001644:	f107 0310 	add.w	r3, r7, #16
 8001648:	4619      	mov	r1, r3
 800164a:	4809      	ldr	r0, [pc, #36]	; (8001670 <_ZL12MX_GPIO_Initv+0x114>)
 800164c:	f000 fd84 	bl	8002158 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001650:	2200      	movs	r2, #0
 8001652:	2100      	movs	r1, #0
 8001654:	200a      	movs	r0, #10
 8001656:	f000 fd48 	bl	80020ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800165a:	200a      	movs	r0, #10
 800165c:	f000 fd61 	bl	8002122 <HAL_NVIC_EnableIRQ>

}
 8001660:	bf00      	nop
 8001662:	3720      	adds	r7, #32
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	40021000 	.word	0x40021000
 800166c:	40011800 	.word	0x40011800
 8001670:	40011400 	.word	0x40011400
 8001674:	10210000 	.word	0x10210000

08001678 <_ZL12MX_FSMC_Initv>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b088      	sub	sp, #32
 800167c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800167e:	1d3b      	adds	r3, r7, #4
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	605a      	str	r2, [r3, #4]
 8001686:	609a      	str	r2, [r3, #8]
 8001688:	60da      	str	r2, [r3, #12]
 800168a:	611a      	str	r2, [r3, #16]
 800168c:	615a      	str	r2, [r3, #20]
 800168e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001690:	4b2b      	ldr	r3, [pc, #172]	; (8001740 <_ZL12MX_FSMC_Initv+0xc8>)
 8001692:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8001696:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001698:	4b29      	ldr	r3, [pc, #164]	; (8001740 <_ZL12MX_FSMC_Initv+0xc8>)
 800169a:	4a2a      	ldr	r2, [pc, #168]	; (8001744 <_ZL12MX_FSMC_Initv+0xcc>)
 800169c:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800169e:	4b28      	ldr	r3, [pc, #160]	; (8001740 <_ZL12MX_FSMC_Initv+0xc8>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80016a4:	4b26      	ldr	r3, [pc, #152]	; (8001740 <_ZL12MX_FSMC_Initv+0xc8>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80016aa:	4b25      	ldr	r3, [pc, #148]	; (8001740 <_ZL12MX_FSMC_Initv+0xc8>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80016b0:	4b23      	ldr	r3, [pc, #140]	; (8001740 <_ZL12MX_FSMC_Initv+0xc8>)
 80016b2:	2210      	movs	r2, #16
 80016b4:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80016b6:	4b22      	ldr	r3, [pc, #136]	; (8001740 <_ZL12MX_FSMC_Initv+0xc8>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80016bc:	4b20      	ldr	r3, [pc, #128]	; (8001740 <_ZL12MX_FSMC_Initv+0xc8>)
 80016be:	2200      	movs	r2, #0
 80016c0:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80016c2:	4b1f      	ldr	r3, [pc, #124]	; (8001740 <_ZL12MX_FSMC_Initv+0xc8>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80016c8:	4b1d      	ldr	r3, [pc, #116]	; (8001740 <_ZL12MX_FSMC_Initv+0xc8>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80016ce:	4b1c      	ldr	r3, [pc, #112]	; (8001740 <_ZL12MX_FSMC_Initv+0xc8>)
 80016d0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80016d4:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80016d6:	4b1a      	ldr	r3, [pc, #104]	; (8001740 <_ZL12MX_FSMC_Initv+0xc8>)
 80016d8:	2200      	movs	r2, #0
 80016da:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 80016dc:	4b18      	ldr	r3, [pc, #96]	; (8001740 <_ZL12MX_FSMC_Initv+0xc8>)
 80016de:	2200      	movs	r2, #0
 80016e0:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80016e2:	4b17      	ldr	r3, [pc, #92]	; (8001740 <_ZL12MX_FSMC_Initv+0xc8>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80016e8:	4b15      	ldr	r3, [pc, #84]	; (8001740 <_ZL12MX_FSMC_Initv+0xc8>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 80016ee:	230f      	movs	r3, #15
 80016f0:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 80016f2:	230f      	movs	r3, #15
 80016f4:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 80016f6:	23ff      	movs	r3, #255	; 0xff
 80016f8:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 80016fa:	230f      	movs	r3, #15
 80016fc:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80016fe:	2310      	movs	r3, #16
 8001700:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001702:	2311      	movs	r3, #17
 8001704:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001706:	2300      	movs	r3, #0
 8001708:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800170a:	1d3b      	adds	r3, r7, #4
 800170c:	2200      	movs	r2, #0
 800170e:	4619      	mov	r1, r3
 8001710:	480b      	ldr	r0, [pc, #44]	; (8001740 <_ZL12MX_FSMC_Initv+0xc8>)
 8001712:	f001 fae5 	bl	8002ce0 <HAL_SRAM_Init>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	bf14      	ite	ne
 800171c:	2301      	movne	r3, #1
 800171e:	2300      	moveq	r3, #0
 8001720:	b2db      	uxtb	r3, r3
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <_ZL12MX_FSMC_Initv+0xb2>
  {
    Error_Handler( );
 8001726:	f000 f811 	bl	800174c <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 800172a:	4b07      	ldr	r3, [pc, #28]	; (8001748 <_ZL12MX_FSMC_Initv+0xd0>)
 800172c:	69db      	ldr	r3, [r3, #28]
 800172e:	4a06      	ldr	r2, [pc, #24]	; (8001748 <_ZL12MX_FSMC_Initv+0xd0>)
 8001730:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001734:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001736:	bf00      	nop
 8001738:	3720      	adds	r7, #32
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	200000c0 	.word	0x200000c0
 8001744:	a0000104 	.word	0xa0000104
 8001748:	40010000 	.word	0x40010000

0800174c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001750:	b672      	cpsid	i
}
 8001752:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001754:	e7fe      	b.n	8001754 <Error_Handler+0x8>
	...

08001758 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001758:	b480      	push	{r7}
 800175a:	b085      	sub	sp, #20
 800175c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800175e:	4b15      	ldr	r3, [pc, #84]	; (80017b4 <HAL_MspInit+0x5c>)
 8001760:	699b      	ldr	r3, [r3, #24]
 8001762:	4a14      	ldr	r2, [pc, #80]	; (80017b4 <HAL_MspInit+0x5c>)
 8001764:	f043 0301 	orr.w	r3, r3, #1
 8001768:	6193      	str	r3, [r2, #24]
 800176a:	4b12      	ldr	r3, [pc, #72]	; (80017b4 <HAL_MspInit+0x5c>)
 800176c:	699b      	ldr	r3, [r3, #24]
 800176e:	f003 0301 	and.w	r3, r3, #1
 8001772:	60bb      	str	r3, [r7, #8]
 8001774:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001776:	4b0f      	ldr	r3, [pc, #60]	; (80017b4 <HAL_MspInit+0x5c>)
 8001778:	69db      	ldr	r3, [r3, #28]
 800177a:	4a0e      	ldr	r2, [pc, #56]	; (80017b4 <HAL_MspInit+0x5c>)
 800177c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001780:	61d3      	str	r3, [r2, #28]
 8001782:	4b0c      	ldr	r3, [pc, #48]	; (80017b4 <HAL_MspInit+0x5c>)
 8001784:	69db      	ldr	r3, [r3, #28]
 8001786:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800178a:	607b      	str	r3, [r7, #4]
 800178c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800178e:	4b0a      	ldr	r3, [pc, #40]	; (80017b8 <HAL_MspInit+0x60>)
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800179a:	60fb      	str	r3, [r7, #12]
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	4a04      	ldr	r2, [pc, #16]	; (80017b8 <HAL_MspInit+0x60>)
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017aa:	bf00      	nop
 80017ac:	3714      	adds	r7, #20
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bc80      	pop	{r7}
 80017b2:	4770      	bx	lr
 80017b4:	40021000 	.word	0x40021000
 80017b8:	40010000 	.word	0x40010000

080017bc <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80017bc:	b580      	push	{r7, lr}
 80017be:	b086      	sub	sp, #24
 80017c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80017c2:	f107 0308 	add.w	r3, r7, #8
 80017c6:	2200      	movs	r2, #0
 80017c8:	601a      	str	r2, [r3, #0]
 80017ca:	605a      	str	r2, [r3, #4]
 80017cc:	609a      	str	r2, [r3, #8]
 80017ce:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 80017d0:	4b18      	ldr	r3, [pc, #96]	; (8001834 <HAL_FSMC_MspInit+0x78>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d129      	bne.n	800182c <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 80017d8:	4b16      	ldr	r3, [pc, #88]	; (8001834 <HAL_FSMC_MspInit+0x78>)
 80017da:	2201      	movs	r2, #1
 80017dc:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80017de:	4b16      	ldr	r3, [pc, #88]	; (8001838 <HAL_FSMC_MspInit+0x7c>)
 80017e0:	695b      	ldr	r3, [r3, #20]
 80017e2:	4a15      	ldr	r2, [pc, #84]	; (8001838 <HAL_FSMC_MspInit+0x7c>)
 80017e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017e8:	6153      	str	r3, [r2, #20]
 80017ea:	4b13      	ldr	r3, [pc, #76]	; (8001838 <HAL_FSMC_MspInit+0x7c>)
 80017ec:	695b      	ldr	r3, [r3, #20]
 80017ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017f2:	607b      	str	r3, [r7, #4]
 80017f4:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80017f6:	f64f 7380 	movw	r3, #65408	; 0xff80
 80017fa:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017fc:	2302      	movs	r3, #2
 80017fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001800:	2303      	movs	r3, #3
 8001802:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001804:	f107 0308 	add.w	r3, r7, #8
 8001808:	4619      	mov	r1, r3
 800180a:	480c      	ldr	r0, [pc, #48]	; (800183c <HAL_FSMC_MspInit+0x80>)
 800180c:	f000 fca4 	bl	8002158 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001810:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 8001814:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001816:	2302      	movs	r3, #2
 8001818:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800181a:	2303      	movs	r3, #3
 800181c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800181e:	f107 0308 	add.w	r3, r7, #8
 8001822:	4619      	mov	r1, r3
 8001824:	4806      	ldr	r0, [pc, #24]	; (8001840 <HAL_FSMC_MspInit+0x84>)
 8001826:	f000 fc97 	bl	8002158 <HAL_GPIO_Init>
 800182a:	e000      	b.n	800182e <HAL_FSMC_MspInit+0x72>
    return;
 800182c:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800182e:	3718      	adds	r7, #24
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	20000108 	.word	0x20000108
 8001838:	40021000 	.word	0x40021000
 800183c:	40011800 	.word	0x40011800
 8001840:	40011400 	.word	0x40011400

08001844 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 800184c:	f7ff ffb6 	bl	80017bc <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001850:	bf00      	nop
 8001852:	3708      	adds	r7, #8
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}

08001858 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800185c:	e7fe      	b.n	800185c <NMI_Handler+0x4>

0800185e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800185e:	b480      	push	{r7}
 8001860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001862:	e7fe      	b.n	8001862 <HardFault_Handler+0x4>

08001864 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001868:	e7fe      	b.n	8001868 <MemManage_Handler+0x4>

0800186a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800186a:	b480      	push	{r7}
 800186c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800186e:	e7fe      	b.n	800186e <BusFault_Handler+0x4>

08001870 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001874:	e7fe      	b.n	8001874 <UsageFault_Handler+0x4>

08001876 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001876:	b480      	push	{r7}
 8001878:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800187a:	bf00      	nop
 800187c:	46bd      	mov	sp, r7
 800187e:	bc80      	pop	{r7}
 8001880:	4770      	bx	lr

08001882 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001882:	b480      	push	{r7}
 8001884:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001886:	bf00      	nop
 8001888:	46bd      	mov	sp, r7
 800188a:	bc80      	pop	{r7}
 800188c:	4770      	bx	lr

0800188e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800188e:	b480      	push	{r7}
 8001890:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001892:	bf00      	nop
 8001894:	46bd      	mov	sp, r7
 8001896:	bc80      	pop	{r7}
 8001898:	4770      	bx	lr

0800189a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800189a:	b580      	push	{r7, lr}
 800189c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800189e:	f000 fb0d 	bl	8001ebc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018a2:	bf00      	nop
 80018a4:	bd80      	pop	{r7, pc}
	...

080018a8 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_4) != RESET)
 80018ac:	4b09      	ldr	r3, [pc, #36]	; (80018d4 <EXTI4_IRQHandler+0x2c>)
 80018ae:	695b      	ldr	r3, [r3, #20]
 80018b0:	f003 0310 	and.w	r3, r3, #16
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d008      	beq.n	80018ca <EXTI4_IRQHandler+0x22>
	  {
			  ucXPT2046_TouchFlag = 1;
 80018b8:	4b07      	ldr	r3, [pc, #28]	; (80018d8 <EXTI4_IRQHandler+0x30>)
 80018ba:	2201      	movs	r2, #1
 80018bc:	701a      	strb	r2, [r3, #0]

	    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_4);
 80018be:	4b05      	ldr	r3, [pc, #20]	; (80018d4 <EXTI4_IRQHandler+0x2c>)
 80018c0:	2210      	movs	r2, #16
 80018c2:	615a      	str	r2, [r3, #20]
	    HAL_GPIO_EXTI_Callback(GPIO_PIN_4);
 80018c4:	2010      	movs	r0, #16
 80018c6:	f000 fe23 	bl	8002510 <HAL_GPIO_EXTI_Callback>
	  }
  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80018ca:	2010      	movs	r0, #16
 80018cc:	f000 fe08 	bl	80024e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80018d0:	bf00      	nop
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	40010400 	.word	0x40010400
 80018d8:	2000010c 	.word	0x2000010c

080018dc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018e0:	bf00      	nop
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bc80      	pop	{r7}
 80018e6:	4770      	bx	lr

080018e8 <_ZL15XPT2046_DelayUSm>:



	
static void XPT2046_DelayUS ( __IO uint32_t ulCount )
{
 80018e8:	b480      	push	{r7}
 80018ea:	b085      	sub	sp, #20
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
	uint32_t i;


	for ( i = 0; i < ulCount; i ++ )
 80018f0:	2300      	movs	r3, #0
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	68fa      	ldr	r2, [r7, #12]
 80018f8:	429a      	cmp	r2, r3
 80018fa:	bf34      	ite	cc
 80018fc:	2301      	movcc	r3, #1
 80018fe:	2300      	movcs	r3, #0
 8001900:	b2db      	uxtb	r3, r3
 8001902:	2b00      	cmp	r3, #0
 8001904:	d010      	beq.n	8001928 <_ZL15XPT2046_DelayUSm+0x40>
	{
		uint8_t uc = 12;     
 8001906:	230c      	movs	r3, #12
 8001908:	72fb      	strb	r3, [r7, #11]
	      
		while ( uc -- );     
 800190a:	7afb      	ldrb	r3, [r7, #11]
 800190c:	1e5a      	subs	r2, r3, #1
 800190e:	72fa      	strb	r2, [r7, #11]
 8001910:	2b00      	cmp	r3, #0
 8001912:	bf14      	ite	ne
 8001914:	2301      	movne	r3, #1
 8001916:	2300      	moveq	r3, #0
 8001918:	b2db      	uxtb	r3, r3
 800191a:	2b00      	cmp	r3, #0
 800191c:	d000      	beq.n	8001920 <_ZL15XPT2046_DelayUSm+0x38>
 800191e:	e7f4      	b.n	800190a <_ZL15XPT2046_DelayUSm+0x22>
	for ( i = 0; i < ulCount; i ++ )
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	3301      	adds	r3, #1
 8001924:	60fb      	str	r3, [r7, #12]
 8001926:	e7e5      	b.n	80018f4 <_ZL15XPT2046_DelayUSm+0xc>

	}
	
}
 8001928:	bf00      	nop
 800192a:	3714      	adds	r7, #20
 800192c:	46bd      	mov	sp, r7
 800192e:	bc80      	pop	{r7}
 8001930:	4770      	bx	lr
	...

08001934 <_ZL16XPT2046_WriteCMDh>:


static void XPT2046_WriteCMD ( uint8_t ucCmd ) 
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	4603      	mov	r3, r0
 800193c:	71fb      	strb	r3, [r7, #7]
	uint8_t i;


	macXPT2046_MOSI_0();
 800193e:	2200      	movs	r2, #0
 8001940:	2104      	movs	r1, #4
 8001942:	481d      	ldr	r0, [pc, #116]	; (80019b8 <_ZL16XPT2046_WriteCMDh+0x84>)
 8001944:	f000 fdb3 	bl	80024ae <HAL_GPIO_WritePin>
	
	macXPT2046_CLK_LOW();
 8001948:	2200      	movs	r2, #0
 800194a:	2101      	movs	r1, #1
 800194c:	481a      	ldr	r0, [pc, #104]	; (80019b8 <_ZL16XPT2046_WriteCMDh+0x84>)
 800194e:	f000 fdae 	bl	80024ae <HAL_GPIO_WritePin>

	for ( i = 0; i < 8; i ++ ) 
 8001952:	2300      	movs	r3, #0
 8001954:	73fb      	strb	r3, [r7, #15]
 8001956:	7bfb      	ldrb	r3, [r7, #15]
 8001958:	2b07      	cmp	r3, #7
 800195a:	d828      	bhi.n	80019ae <_ZL16XPT2046_WriteCMDh+0x7a>
	{
		( ( ucCmd >> ( 7 - i ) ) & 0x01 ) ? macXPT2046_MOSI_1() : macXPT2046_MOSI_0();
 800195c:	79fa      	ldrb	r2, [r7, #7]
 800195e:	7bfb      	ldrb	r3, [r7, #15]
 8001960:	f1c3 0307 	rsb	r3, r3, #7
 8001964:	fa42 f303 	asr.w	r3, r2, r3
 8001968:	f003 0301 	and.w	r3, r3, #1
 800196c:	2b00      	cmp	r3, #0
 800196e:	d005      	beq.n	800197c <_ZL16XPT2046_WriteCMDh+0x48>
 8001970:	2201      	movs	r2, #1
 8001972:	2104      	movs	r1, #4
 8001974:	4810      	ldr	r0, [pc, #64]	; (80019b8 <_ZL16XPT2046_WriteCMDh+0x84>)
 8001976:	f000 fd9a 	bl	80024ae <HAL_GPIO_WritePin>
 800197a:	e004      	b.n	8001986 <_ZL16XPT2046_WriteCMDh+0x52>
 800197c:	2200      	movs	r2, #0
 800197e:	2104      	movs	r1, #4
 8001980:	480d      	ldr	r0, [pc, #52]	; (80019b8 <_ZL16XPT2046_WriteCMDh+0x84>)
 8001982:	f000 fd94 	bl	80024ae <HAL_GPIO_WritePin>
		
	  XPT2046_DelayUS ( 5 );
 8001986:	2005      	movs	r0, #5
 8001988:	f7ff ffae 	bl	80018e8 <_ZL15XPT2046_DelayUSm>
		
		macXPT2046_CLK_HIGH();
 800198c:	2201      	movs	r2, #1
 800198e:	2101      	movs	r1, #1
 8001990:	4809      	ldr	r0, [pc, #36]	; (80019b8 <_ZL16XPT2046_WriteCMDh+0x84>)
 8001992:	f000 fd8c 	bl	80024ae <HAL_GPIO_WritePin>

	  XPT2046_DelayUS ( 5 );
 8001996:	2005      	movs	r0, #5
 8001998:	f7ff ffa6 	bl	80018e8 <_ZL15XPT2046_DelayUSm>

		macXPT2046_CLK_LOW();
 800199c:	2200      	movs	r2, #0
 800199e:	2101      	movs	r1, #1
 80019a0:	4805      	ldr	r0, [pc, #20]	; (80019b8 <_ZL16XPT2046_WriteCMDh+0x84>)
 80019a2:	f000 fd84 	bl	80024ae <HAL_GPIO_WritePin>
	for ( i = 0; i < 8; i ++ ) 
 80019a6:	7bfb      	ldrb	r3, [r7, #15]
 80019a8:	3301      	adds	r3, #1
 80019aa:	73fb      	strb	r3, [r7, #15]
 80019ac:	e7d3      	b.n	8001956 <_ZL16XPT2046_WriteCMDh+0x22>
	}
	
}
 80019ae:	bf00      	nop
 80019b0:	3710      	adds	r7, #16
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40011800 	.word	0x40011800

080019bc <_ZL15XPT2046_ReadCMDv>:


static uint16_t XPT2046_ReadCMD ( void ) 
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
	uint8_t i;
	uint16_t usBuf=0, usTemp;
 80019c2:	2300      	movs	r3, #0
 80019c4:	80bb      	strh	r3, [r7, #4]
	


	macXPT2046_MOSI_0();
 80019c6:	2200      	movs	r2, #0
 80019c8:	2104      	movs	r1, #4
 80019ca:	4819      	ldr	r0, [pc, #100]	; (8001a30 <_ZL15XPT2046_ReadCMDv+0x74>)
 80019cc:	f000 fd6f 	bl	80024ae <HAL_GPIO_WritePin>

	macXPT2046_CLK_HIGH();
 80019d0:	2201      	movs	r2, #1
 80019d2:	2101      	movs	r1, #1
 80019d4:	4816      	ldr	r0, [pc, #88]	; (8001a30 <_ZL15XPT2046_ReadCMDv+0x74>)
 80019d6:	f000 fd6a 	bl	80024ae <HAL_GPIO_WritePin>

	for ( i=0;i<12;i++ ) 
 80019da:	2300      	movs	r3, #0
 80019dc:	71fb      	strb	r3, [r7, #7]
 80019de:	79fb      	ldrb	r3, [r7, #7]
 80019e0:	2b0b      	cmp	r3, #11
 80019e2:	d81f      	bhi.n	8001a24 <_ZL15XPT2046_ReadCMDv+0x68>
	{
		macXPT2046_CLK_LOW();    
 80019e4:	2200      	movs	r2, #0
 80019e6:	2101      	movs	r1, #1
 80019e8:	4811      	ldr	r0, [pc, #68]	; (8001a30 <_ZL15XPT2046_ReadCMDv+0x74>)
 80019ea:	f000 fd60 	bl	80024ae <HAL_GPIO_WritePin>
	
		usTemp = macXPT2046_MISO();
 80019ee:	2108      	movs	r1, #8
 80019f0:	480f      	ldr	r0, [pc, #60]	; (8001a30 <_ZL15XPT2046_ReadCMDv+0x74>)
 80019f2:	f000 fd45 	bl	8002480 <HAL_GPIO_ReadPin>
 80019f6:	4603      	mov	r3, r0
 80019f8:	807b      	strh	r3, [r7, #2]
		
		usBuf |= usTemp << ( 11 - i );
 80019fa:	887a      	ldrh	r2, [r7, #2]
 80019fc:	79fb      	ldrb	r3, [r7, #7]
 80019fe:	f1c3 030b 	rsb	r3, r3, #11
 8001a02:	fa02 f303 	lsl.w	r3, r2, r3
 8001a06:	b21a      	sxth	r2, r3
 8001a08:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	b21b      	sxth	r3, r3
 8001a10:	80bb      	strh	r3, [r7, #4]
	
		macXPT2046_CLK_HIGH();
 8001a12:	2201      	movs	r2, #1
 8001a14:	2101      	movs	r1, #1
 8001a16:	4806      	ldr	r0, [pc, #24]	; (8001a30 <_ZL15XPT2046_ReadCMDv+0x74>)
 8001a18:	f000 fd49 	bl	80024ae <HAL_GPIO_WritePin>
	for ( i=0;i<12;i++ ) 
 8001a1c:	79fb      	ldrb	r3, [r7, #7]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	71fb      	strb	r3, [r7, #7]
 8001a22:	e7dc      	b.n	80019de <_ZL15XPT2046_ReadCMDv+0x22>
		
	}
	
	return usBuf;
 8001a24:	88bb      	ldrh	r3, [r7, #4]

}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	40011800 	.word	0x40011800

08001a34 <_ZL15XPT2046_ReadAdch>:


static uint16_t XPT2046_ReadAdc ( uint8_t ucChannel )
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	71fb      	strb	r3, [r7, #7]
	XPT2046_WriteCMD ( ucChannel );
 8001a3e:	79fb      	ldrb	r3, [r7, #7]
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7ff ff77 	bl	8001934 <_ZL16XPT2046_WriteCMDh>

  return 	XPT2046_ReadCMD ();
 8001a46:	f7ff ffb9 	bl	80019bc <_ZL15XPT2046_ReadCMDv>
 8001a4a:	4603      	mov	r3, r0
	
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	3708      	adds	r7, #8
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}

08001a54 <_ZL18XPT2046_ReadAdc_XYPsS_>:


static void XPT2046_ReadAdc_XY ( int16_t * sX_Ad, int16_t * sY_Ad )  
{ 
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b084      	sub	sp, #16
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
 8001a5c:	6039      	str	r1, [r7, #0]
	int16_t sX_Ad_Temp, sY_Ad_Temp; 

	
	
	sX_Ad_Temp = XPT2046_ReadAdc ( macXPT2046_CHANNEL_X );
 8001a5e:	2090      	movs	r0, #144	; 0x90
 8001a60:	f7ff ffe8 	bl	8001a34 <_ZL15XPT2046_ReadAdch>
 8001a64:	4603      	mov	r3, r0
 8001a66:	81fb      	strh	r3, [r7, #14]

	XPT2046_DelayUS ( 1 ); 
 8001a68:	2001      	movs	r0, #1
 8001a6a:	f7ff ff3d 	bl	80018e8 <_ZL15XPT2046_DelayUSm>

	sY_Ad_Temp = XPT2046_ReadAdc ( macXPT2046_CHANNEL_Y ); 
 8001a6e:	20d0      	movs	r0, #208	; 0xd0
 8001a70:	f7ff ffe0 	bl	8001a34 <_ZL15XPT2046_ReadAdch>
 8001a74:	4603      	mov	r3, r0
 8001a76:	81bb      	strh	r3, [r7, #12]
	
	
	* sX_Ad = sX_Ad_Temp; 
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	89fa      	ldrh	r2, [r7, #14]
 8001a7c:	801a      	strh	r2, [r3, #0]
	* sY_Ad = sY_Ad_Temp; 
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	89ba      	ldrh	r2, [r7, #12]
 8001a82:	801a      	strh	r2, [r3, #0]
	
	
}
 8001a84:	bf00      	nop
 8001a86:	3710      	adds	r7, #16
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}

08001a8c <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate>:
}


#else     
static uint8_t XPT2046_ReadAdc_Smooth_XY ( strType_XPT2046_Coordinate * pScreenCoordinate )
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b092      	sub	sp, #72	; 0x48
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
	uint8_t ucCount = 0, i;
 8001a94:	2300      	movs	r3, #0
 8001a96:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	
	int16_t sAD_X, sAD_Y;
	int16_t sBufferArray [ 2 ] [ 10 ] = { { 0 },{ 0 } };  
 8001a9a:	f107 0308 	add.w	r3, r7, #8
 8001a9e:	2228      	movs	r2, #40	; 0x28
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f001 fa70 	bl	8002f88 <memset>
	int32_t lX_Min, lX_Max, lY_Min, lY_Max;


	do					       				
	{		  
		XPT2046_ReadAdc_XY ( & sAD_X, & sAD_Y );  
 8001aa8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001aac:	f107 0332 	add.w	r3, r7, #50	; 0x32
 8001ab0:	4611      	mov	r1, r2
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7ff ffce 	bl	8001a54 <_ZL18XPT2046_ReadAdc_XYPsS_>
		
		sBufferArray [ 0 ] [ ucCount ] = sAD_X;  
 8001ab8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001abc:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 8001ac0:	005b      	lsls	r3, r3, #1
 8001ac2:	3348      	adds	r3, #72	; 0x48
 8001ac4:	443b      	add	r3, r7
 8001ac6:	f823 2c40 	strh.w	r2, [r3, #-64]
		sBufferArray [ 1 ] [ ucCount ] = sAD_Y;
 8001aca:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001ace:	f9b7 2030 	ldrsh.w	r2, [r7, #48]	; 0x30
 8001ad2:	330a      	adds	r3, #10
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	3348      	adds	r3, #72	; 0x48
 8001ad8:	443b      	add	r3, r7
 8001ada:	f823 2c40 	strh.w	r2, [r3, #-64]
		
		ucCount ++;  
 8001ade:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		
	}	while ( ( macXPT2046_EXTI_Read() == macXPT2046_EXTI_ActiveLevel ) && ( ucCount < 10 ) );
 8001ae8:	2110      	movs	r1, #16
 8001aea:	4876      	ldr	r0, [pc, #472]	; (8001cc4 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x238>)
 8001aec:	f000 fcc8 	bl	8002480 <HAL_GPIO_ReadPin>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d105      	bne.n	8001b02 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x76>
 8001af6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001afa:	2b09      	cmp	r3, #9
 8001afc:	d801      	bhi.n	8001b02 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x76>
 8001afe:	2301      	movs	r3, #1
 8001b00:	e000      	b.n	8001b04 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x78>
 8001b02:	2300      	movs	r3, #0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d000      	beq.n	8001b0a <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x7e>
	do					       				
 8001b08:	e7ce      	b.n	8001aa8 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x1c>
	

	if ( macXPT2046_EXTI_Read() != macXPT2046_EXTI_ActiveLevel )
 8001b0a:	2110      	movs	r1, #16
 8001b0c:	486d      	ldr	r0, [pc, #436]	; (8001cc4 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x238>)
 8001b0e:	f000 fcb7 	bl	8002480 <HAL_GPIO_ReadPin>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	bf14      	ite	ne
 8001b18:	2301      	movne	r3, #1
 8001b1a:	2300      	moveq	r3, #0
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d002      	beq.n	8001b28 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x9c>
		ucXPT2046_TouchFlag = 0;			
 8001b22:	4b69      	ldr	r3, [pc, #420]	; (8001cc8 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x23c>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	701a      	strb	r2, [r3, #0]


	if ( ucCount ==10 )		 					
 8001b28:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001b2c:	2b0a      	cmp	r3, #10
 8001b2e:	f040 80c4 	bne.w	8001cba <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x22e>
	{
		lX_Max = lX_Min = sBufferArray [ 0 ] [ 0 ];
 8001b32:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001b36:	643b      	str	r3, [r7, #64]	; 0x40
 8001b38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b3a:	63fb      	str	r3, [r7, #60]	; 0x3c
		lY_Max = lY_Min = sBufferArray [ 1 ] [ 0 ];       
 8001b3c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001b40:	63bb      	str	r3, [r7, #56]	; 0x38
 8001b42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b44:	637b      	str	r3, [r7, #52]	; 0x34
		
		for ( i = 1; i < 10; i ++ )
 8001b46:	2301      	movs	r3, #1
 8001b48:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8001b4c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001b50:	2b09      	cmp	r3, #9
 8001b52:	d82c      	bhi.n	8001bae <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x122>
		{
			if ( sBufferArray [ 0 ] [ i ] < lX_Min )
 8001b54:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001b58:	005b      	lsls	r3, r3, #1
 8001b5a:	3348      	adds	r3, #72	; 0x48
 8001b5c:	443b      	add	r3, r7
 8001b5e:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8001b62:	461a      	mov	r2, r3
 8001b64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b66:	4293      	cmp	r3, r2
 8001b68:	dd08      	ble.n	8001b7c <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0xf0>
				lX_Min = sBufferArray [ 0 ] [ i ];
 8001b6a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001b6e:	005b      	lsls	r3, r3, #1
 8001b70:	3348      	adds	r3, #72	; 0x48
 8001b72:	443b      	add	r3, r7
 8001b74:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8001b78:	643b      	str	r3, [r7, #64]	; 0x40
 8001b7a:	e012      	b.n	8001ba2 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x116>
			
			else if ( sBufferArray [ 0 ] [ i ] > lX_Max )
 8001b7c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001b80:	005b      	lsls	r3, r3, #1
 8001b82:	3348      	adds	r3, #72	; 0x48
 8001b84:	443b      	add	r3, r7
 8001b86:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	da07      	bge.n	8001ba2 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x116>
				lX_Max = sBufferArray [ 0 ] [ i ];
 8001b92:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001b96:	005b      	lsls	r3, r3, #1
 8001b98:	3348      	adds	r3, #72	; 0x48
 8001b9a:	443b      	add	r3, r7
 8001b9c:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8001ba0:	63fb      	str	r3, [r7, #60]	; 0x3c
		for ( i = 1; i < 10; i ++ )
 8001ba2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8001bac:	e7ce      	b.n	8001b4c <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0xc0>

		}
		
		for ( i = 1; i < 10; i ++ )
 8001bae:	2301      	movs	r3, #1
 8001bb0:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8001bb4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001bb8:	2b09      	cmp	r3, #9
 8001bba:	d830      	bhi.n	8001c1e <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x192>
		{
			if ( sBufferArray [ 1 ] [ i ] < lY_Min )
 8001bbc:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001bc0:	330a      	adds	r3, #10
 8001bc2:	005b      	lsls	r3, r3, #1
 8001bc4:	3348      	adds	r3, #72	; 0x48
 8001bc6:	443b      	add	r3, r7
 8001bc8:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8001bcc:	461a      	mov	r2, r3
 8001bce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	dd09      	ble.n	8001be8 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x15c>
				lY_Min = sBufferArray [ 1 ] [ i ];
 8001bd4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001bd8:	330a      	adds	r3, #10
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	3348      	adds	r3, #72	; 0x48
 8001bde:	443b      	add	r3, r7
 8001be0:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8001be4:	63bb      	str	r3, [r7, #56]	; 0x38
 8001be6:	e014      	b.n	8001c12 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x186>
			
			else if ( sBufferArray [ 1 ] [ i ] > lY_Max )
 8001be8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001bec:	330a      	adds	r3, #10
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	3348      	adds	r3, #72	; 0x48
 8001bf2:	443b      	add	r3, r7
 8001bf4:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	da08      	bge.n	8001c12 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x186>
				lY_Max = sBufferArray [ 1 ] [ i ];
 8001c00:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001c04:	330a      	adds	r3, #10
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	3348      	adds	r3, #72	; 0x48
 8001c0a:	443b      	add	r3, r7
 8001c0c:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8001c10:	637b      	str	r3, [r7, #52]	; 0x34
		for ( i = 1; i < 10; i ++ )
 8001c12:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001c16:	3301      	adds	r3, #1
 8001c18:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8001c1c:	e7ca      	b.n	8001bb4 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x128>

		}
		

		pScreenCoordinate ->x =  ( sBufferArray [ 0 ] [ 0 ] + sBufferArray [ 0 ] [ 1 ] + sBufferArray [ 0 ] [ 2 ] + sBufferArray [ 0 ] [ 3 ] + sBufferArray [ 0 ] [ 4 ] + 
 8001c1e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001c22:	461a      	mov	r2, r3
 8001c24:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001c28:	4413      	add	r3, r2
 8001c2a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001c2e:	4413      	add	r3, r2
 8001c30:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001c34:	4413      	add	r3, r2
 8001c36:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001c3a:	4413      	add	r3, r2
		                           sBufferArray [ 0 ] [ 5 ] + sBufferArray [ 0 ] [ 6 ] + sBufferArray [ 0 ] [ 7 ] + sBufferArray [ 0 ] [ 8 ] + sBufferArray [ 0 ] [ 9 ] - lX_Min-lX_Max ) >> 3;
 8001c3c:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
		pScreenCoordinate ->x =  ( sBufferArray [ 0 ] [ 0 ] + sBufferArray [ 0 ] [ 1 ] + sBufferArray [ 0 ] [ 2 ] + sBufferArray [ 0 ] [ 3 ] + sBufferArray [ 0 ] [ 4 ] + 
 8001c40:	4413      	add	r3, r2
		                           sBufferArray [ 0 ] [ 5 ] + sBufferArray [ 0 ] [ 6 ] + sBufferArray [ 0 ] [ 7 ] + sBufferArray [ 0 ] [ 8 ] + sBufferArray [ 0 ] [ 9 ] - lX_Min-lX_Max ) >> 3;
 8001c42:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001c46:	4413      	add	r3, r2
 8001c48:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001c4c:	4413      	add	r3, r2
 8001c4e:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001c52:	4413      	add	r3, r2
 8001c54:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8001c58:	441a      	add	r2, r3
 8001c5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c5c:	1ad2      	subs	r2, r2, r3
 8001c5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	10db      	asrs	r3, r3, #3
		pScreenCoordinate ->x =  ( sBufferArray [ 0 ] [ 0 ] + sBufferArray [ 0 ] [ 1 ] + sBufferArray [ 0 ] [ 2 ] + sBufferArray [ 0 ] [ 3 ] + sBufferArray [ 0 ] [ 4 ] + 
 8001c64:	b29a      	uxth	r2, r3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	801a      	strh	r2, [r3, #0]
		
		pScreenCoordinate ->y =  ( sBufferArray [ 1 ] [ 0 ] + sBufferArray [ 1 ] [ 1 ] + sBufferArray [ 1 ] [ 2 ] + sBufferArray [ 1 ] [ 3 ] + sBufferArray [ 1 ] [ 4 ] + 
 8001c6a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001c6e:	461a      	mov	r2, r3
 8001c70:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001c74:	4413      	add	r3, r2
 8001c76:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8001c7a:	4413      	add	r3, r2
 8001c7c:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8001c80:	4413      	add	r3, r2
 8001c82:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 8001c86:	4413      	add	r3, r2
		                           sBufferArray [ 1 ] [ 5 ] + sBufferArray [ 1 ] [ 6 ] + sBufferArray [ 1 ] [ 7 ] + sBufferArray [ 1 ] [ 8 ] + sBufferArray [ 1 ] [ 9 ] - lY_Min-lY_Max ) >> 3; 
 8001c88:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
		pScreenCoordinate ->y =  ( sBufferArray [ 1 ] [ 0 ] + sBufferArray [ 1 ] [ 1 ] + sBufferArray [ 1 ] [ 2 ] + sBufferArray [ 1 ] [ 3 ] + sBufferArray [ 1 ] [ 4 ] + 
 8001c8c:	4413      	add	r3, r2
		                           sBufferArray [ 1 ] [ 5 ] + sBufferArray [ 1 ] [ 6 ] + sBufferArray [ 1 ] [ 7 ] + sBufferArray [ 1 ] [ 8 ] + sBufferArray [ 1 ] [ 9 ] - lY_Min-lY_Max ) >> 3; 
 8001c8e:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	; 0x28
 8001c92:	4413      	add	r3, r2
 8001c94:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 8001c98:	4413      	add	r3, r2
 8001c9a:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	; 0x2c
 8001c9e:	4413      	add	r3, r2
 8001ca0:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8001ca4:	441a      	add	r2, r3
 8001ca6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ca8:	1ad2      	subs	r2, r2, r3
 8001caa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cac:	1ad3      	subs	r3, r2, r3
 8001cae:	10db      	asrs	r3, r3, #3
		pScreenCoordinate ->y =  ( sBufferArray [ 1 ] [ 0 ] + sBufferArray [ 1 ] [ 1 ] + sBufferArray [ 1 ] [ 2 ] + sBufferArray [ 1 ] [ 3 ] + sBufferArray [ 1 ] [ 4 ] + 
 8001cb0:	b29a      	uxth	r2, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	805a      	strh	r2, [r3, #2]
		
		
		return 1;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e000      	b.n	8001cbc <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x230>
		

	}   
	
	
	return 0;    
 8001cba:	2300      	movs	r3, #0
	
	
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3748      	adds	r7, #72	; 0x48
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	40011800 	.word	0x40011800
 8001cc8:	2000010c 	.word	0x2000010c

08001ccc <_Z24XPT2046_Get_TouchedPointP26strType_XPT2046_CoordinateP25strType_XPT2046_TouchPara>:
//}

   

uint8_t XPT2046_Get_TouchedPoint ( strType_XPT2046_Coordinate * pDisplayCoordinate, strType_XPT2046_TouchPara * pTouchPara )
{
 8001ccc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001cd0:	b084      	sub	sp, #16
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	6078      	str	r0, [r7, #4]
 8001cd6:	6039      	str	r1, [r7, #0]
	uint8_t ucRet = 1;           
 8001cd8:	2301      	movs	r3, #1
 8001cda:	73fb      	strb	r3, [r7, #15]
	
	strType_XPT2046_Coordinate strScreenCoordinate; 
	

  if ( XPT2046_ReadAdc_Smooth_XY ( & strScreenCoordinate ) )
 8001cdc:	f107 0308 	add.w	r3, r7, #8
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f7ff fed3 	bl	8001a8c <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	bf14      	ite	ne
 8001cec:	2301      	movne	r3, #1
 8001cee:	2300      	moveq	r3, #0
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d06e      	beq.n	8001dd4 <_Z24XPT2046_Get_TouchedPointP26strType_XPT2046_CoordinateP25strType_XPT2046_TouchPara+0x108>
  {    
		pDisplayCoordinate ->x = ( ( pTouchPara ->dX_X * strScreenCoordinate .x ) + ( pTouchPara ->dX_Y * strScreenCoordinate .y ) + pTouchPara ->dX );        
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001cfc:	893b      	ldrh	r3, [r7, #8]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7fe fd0c 	bl	800071c <__aeabi_i2d>
 8001d04:	4602      	mov	r2, r0
 8001d06:	460b      	mov	r3, r1
 8001d08:	4620      	mov	r0, r4
 8001d0a:	4629      	mov	r1, r5
 8001d0c:	f7fe fa8a 	bl	8000224 <__aeabi_dmul>
 8001d10:	4602      	mov	r2, r0
 8001d12:	460b      	mov	r3, r1
 8001d14:	4690      	mov	r8, r2
 8001d16:	4699      	mov	r9, r3
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8001d1e:	897b      	ldrh	r3, [r7, #10]
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7fe fcfb 	bl	800071c <__aeabi_i2d>
 8001d26:	4602      	mov	r2, r0
 8001d28:	460b      	mov	r3, r1
 8001d2a:	4620      	mov	r0, r4
 8001d2c:	4629      	mov	r1, r5
 8001d2e:	f7fe fa79 	bl	8000224 <__aeabi_dmul>
 8001d32:	4602      	mov	r2, r0
 8001d34:	460b      	mov	r3, r1
 8001d36:	4640      	mov	r0, r8
 8001d38:	4649      	mov	r1, r9
 8001d3a:	f7fe fba3 	bl	8000484 <__adddf3>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	460b      	mov	r3, r1
 8001d42:	4610      	mov	r0, r2
 8001d44:	4619      	mov	r1, r3
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001d4c:	f7fe fb9a 	bl	8000484 <__adddf3>
 8001d50:	4602      	mov	r2, r0
 8001d52:	460b      	mov	r3, r1
 8001d54:	4610      	mov	r0, r2
 8001d56:	4619      	mov	r1, r3
 8001d58:	f7fe fd4a 	bl	80007f0 <__aeabi_d2uiz>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	b29a      	uxth	r2, r3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	801a      	strh	r2, [r3, #0]
		pDisplayCoordinate ->y = ( ( pTouchPara ->dY_X * strScreenCoordinate .x ) + ( pTouchPara ->dY_Y * strScreenCoordinate .y ) + pTouchPara ->dY );
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001d6a:	893b      	ldrh	r3, [r7, #8]
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7fe fcd5 	bl	800071c <__aeabi_i2d>
 8001d72:	4602      	mov	r2, r0
 8001d74:	460b      	mov	r3, r1
 8001d76:	4620      	mov	r0, r4
 8001d78:	4629      	mov	r1, r5
 8001d7a:	f7fe fa53 	bl	8000224 <__aeabi_dmul>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	460b      	mov	r3, r1
 8001d82:	4690      	mov	r8, r2
 8001d84:	4699      	mov	r9, r3
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8001d8c:	897b      	ldrh	r3, [r7, #10]
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f7fe fcc4 	bl	800071c <__aeabi_i2d>
 8001d94:	4602      	mov	r2, r0
 8001d96:	460b      	mov	r3, r1
 8001d98:	4620      	mov	r0, r4
 8001d9a:	4629      	mov	r1, r5
 8001d9c:	f7fe fa42 	bl	8000224 <__aeabi_dmul>
 8001da0:	4602      	mov	r2, r0
 8001da2:	460b      	mov	r3, r1
 8001da4:	4640      	mov	r0, r8
 8001da6:	4649      	mov	r1, r9
 8001da8:	f7fe fb6c 	bl	8000484 <__adddf3>
 8001dac:	4602      	mov	r2, r0
 8001dae:	460b      	mov	r3, r1
 8001db0:	4610      	mov	r0, r2
 8001db2:	4619      	mov	r1, r3
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001dba:	f7fe fb63 	bl	8000484 <__adddf3>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	460b      	mov	r3, r1
 8001dc2:	4610      	mov	r0, r2
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	f7fe fd13 	bl	80007f0 <__aeabi_d2uiz>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	b29a      	uxth	r2, r3
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	805a      	strh	r2, [r3, #2]
 8001dd2:	e001      	b.n	8001dd8 <_Z24XPT2046_Get_TouchedPointP26strType_XPT2046_CoordinateP25strType_XPT2046_TouchPara+0x10c>

  }
	 
	else ucRet = 0;            
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	73fb      	strb	r3, [r7, #15]
	
	return ucRet;
 8001dd8:	7bfb      	ldrb	r3, [r7, #15]
	
	
} 
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3710      	adds	r7, #16
 8001dde:	46bd      	mov	sp, r7
 8001de0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08001de4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001de4:	f7ff fd7a 	bl	80018dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001de8:	480b      	ldr	r0, [pc, #44]	; (8001e18 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001dea:	490c      	ldr	r1, [pc, #48]	; (8001e1c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001dec:	4a0c      	ldr	r2, [pc, #48]	; (8001e20 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001dee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001df0:	e002      	b.n	8001df8 <LoopCopyDataInit>

08001df2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001df2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001df4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001df6:	3304      	adds	r3, #4

08001df8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001df8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dfc:	d3f9      	bcc.n	8001df2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dfe:	4a09      	ldr	r2, [pc, #36]	; (8001e24 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001e00:	4c09      	ldr	r4, [pc, #36]	; (8001e28 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e04:	e001      	b.n	8001e0a <LoopFillZerobss>

08001e06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e08:	3204      	adds	r2, #4

08001e0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e0c:	d3fb      	bcc.n	8001e06 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e0e:	f001 f88f 	bl	8002f30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e12:	f7ff fb1d 	bl	8001450 <main>
  bx lr
 8001e16:	4770      	bx	lr
  ldr r0, =_sdata
 8001e18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e1c:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 8001e20:	08003728 	.word	0x08003728
  ldr r2, =_sbss
 8001e24:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 8001e28:	2000011c 	.word	0x2000011c

08001e2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e2c:	e7fe      	b.n	8001e2c <ADC1_2_IRQHandler>
	...

08001e30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e34:	4b08      	ldr	r3, [pc, #32]	; (8001e58 <HAL_Init+0x28>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a07      	ldr	r2, [pc, #28]	; (8001e58 <HAL_Init+0x28>)
 8001e3a:	f043 0310 	orr.w	r3, r3, #16
 8001e3e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e40:	2003      	movs	r0, #3
 8001e42:	f000 f947 	bl	80020d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e46:	200f      	movs	r0, #15
 8001e48:	f000 f808 	bl	8001e5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e4c:	f7ff fc84 	bl	8001758 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e50:	2300      	movs	r3, #0
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	40022000 	.word	0x40022000

08001e5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e64:	4b12      	ldr	r3, [pc, #72]	; (8001eb0 <HAL_InitTick+0x54>)
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	4b12      	ldr	r3, [pc, #72]	; (8001eb4 <HAL_InitTick+0x58>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e72:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f000 f95f 	bl	800213e <HAL_SYSTICK_Config>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e00e      	b.n	8001ea8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2b0f      	cmp	r3, #15
 8001e8e:	d80a      	bhi.n	8001ea6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e90:	2200      	movs	r2, #0
 8001e92:	6879      	ldr	r1, [r7, #4]
 8001e94:	f04f 30ff 	mov.w	r0, #4294967295
 8001e98:	f000 f927 	bl	80020ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e9c:	4a06      	ldr	r2, [pc, #24]	; (8001eb8 <HAL_InitTick+0x5c>)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	e000      	b.n	8001ea8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3708      	adds	r7, #8
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	20000000 	.word	0x20000000
 8001eb4:	2000003c 	.word	0x2000003c
 8001eb8:	20000038 	.word	0x20000038

08001ebc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ec0:	4b05      	ldr	r3, [pc, #20]	; (8001ed8 <HAL_IncTick+0x1c>)
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	4b05      	ldr	r3, [pc, #20]	; (8001edc <HAL_IncTick+0x20>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4413      	add	r3, r2
 8001ecc:	4a03      	ldr	r2, [pc, #12]	; (8001edc <HAL_IncTick+0x20>)
 8001ece:	6013      	str	r3, [r2, #0]
}
 8001ed0:	bf00      	nop
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bc80      	pop	{r7}
 8001ed6:	4770      	bx	lr
 8001ed8:	2000003c 	.word	0x2000003c
 8001edc:	20000110 	.word	0x20000110

08001ee0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ee4:	4b02      	ldr	r3, [pc, #8]	; (8001ef0 <HAL_GetTick+0x10>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bc80      	pop	{r7}
 8001eee:	4770      	bx	lr
 8001ef0:	20000110 	.word	0x20000110

08001ef4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001efc:	f7ff fff0 	bl	8001ee0 <HAL_GetTick>
 8001f00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f0c:	d005      	beq.n	8001f1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f0e:	4b0a      	ldr	r3, [pc, #40]	; (8001f38 <HAL_Delay+0x44>)
 8001f10:	781b      	ldrb	r3, [r3, #0]
 8001f12:	461a      	mov	r2, r3
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	4413      	add	r3, r2
 8001f18:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f1a:	bf00      	nop
 8001f1c:	f7ff ffe0 	bl	8001ee0 <HAL_GetTick>
 8001f20:	4602      	mov	r2, r0
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	68fa      	ldr	r2, [r7, #12]
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d8f7      	bhi.n	8001f1c <HAL_Delay+0x28>
  {
  }
}
 8001f2c:	bf00      	nop
 8001f2e:	bf00      	nop
 8001f30:	3710      	adds	r7, #16
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	2000003c 	.word	0x2000003c

08001f3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b085      	sub	sp, #20
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f003 0307 	and.w	r3, r3, #7
 8001f4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f4c:	4b0c      	ldr	r3, [pc, #48]	; (8001f80 <__NVIC_SetPriorityGrouping+0x44>)
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f52:	68ba      	ldr	r2, [r7, #8]
 8001f54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f58:	4013      	ands	r3, r2
 8001f5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f6e:	4a04      	ldr	r2, [pc, #16]	; (8001f80 <__NVIC_SetPriorityGrouping+0x44>)
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	60d3      	str	r3, [r2, #12]
}
 8001f74:	bf00      	nop
 8001f76:	3714      	adds	r7, #20
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bc80      	pop	{r7}
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	e000ed00 	.word	0xe000ed00

08001f84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f88:	4b04      	ldr	r3, [pc, #16]	; (8001f9c <__NVIC_GetPriorityGrouping+0x18>)
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	0a1b      	lsrs	r3, r3, #8
 8001f8e:	f003 0307 	and.w	r3, r3, #7
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bc80      	pop	{r7}
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	e000ed00 	.word	0xe000ed00

08001fa0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	db0b      	blt.n	8001fca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fb2:	79fb      	ldrb	r3, [r7, #7]
 8001fb4:	f003 021f 	and.w	r2, r3, #31
 8001fb8:	4906      	ldr	r1, [pc, #24]	; (8001fd4 <__NVIC_EnableIRQ+0x34>)
 8001fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fbe:	095b      	lsrs	r3, r3, #5
 8001fc0:	2001      	movs	r0, #1
 8001fc2:	fa00 f202 	lsl.w	r2, r0, r2
 8001fc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001fca:	bf00      	nop
 8001fcc:	370c      	adds	r7, #12
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bc80      	pop	{r7}
 8001fd2:	4770      	bx	lr
 8001fd4:	e000e100 	.word	0xe000e100

08001fd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	4603      	mov	r3, r0
 8001fe0:	6039      	str	r1, [r7, #0]
 8001fe2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fe4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	db0a      	blt.n	8002002 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	b2da      	uxtb	r2, r3
 8001ff0:	490c      	ldr	r1, [pc, #48]	; (8002024 <__NVIC_SetPriority+0x4c>)
 8001ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff6:	0112      	lsls	r2, r2, #4
 8001ff8:	b2d2      	uxtb	r2, r2
 8001ffa:	440b      	add	r3, r1
 8001ffc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002000:	e00a      	b.n	8002018 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	b2da      	uxtb	r2, r3
 8002006:	4908      	ldr	r1, [pc, #32]	; (8002028 <__NVIC_SetPriority+0x50>)
 8002008:	79fb      	ldrb	r3, [r7, #7]
 800200a:	f003 030f 	and.w	r3, r3, #15
 800200e:	3b04      	subs	r3, #4
 8002010:	0112      	lsls	r2, r2, #4
 8002012:	b2d2      	uxtb	r2, r2
 8002014:	440b      	add	r3, r1
 8002016:	761a      	strb	r2, [r3, #24]
}
 8002018:	bf00      	nop
 800201a:	370c      	adds	r7, #12
 800201c:	46bd      	mov	sp, r7
 800201e:	bc80      	pop	{r7}
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	e000e100 	.word	0xe000e100
 8002028:	e000ed00 	.word	0xe000ed00

0800202c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800202c:	b480      	push	{r7}
 800202e:	b089      	sub	sp, #36	; 0x24
 8002030:	af00      	add	r7, sp, #0
 8002032:	60f8      	str	r0, [r7, #12]
 8002034:	60b9      	str	r1, [r7, #8]
 8002036:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	f003 0307 	and.w	r3, r3, #7
 800203e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	f1c3 0307 	rsb	r3, r3, #7
 8002046:	2b04      	cmp	r3, #4
 8002048:	bf28      	it	cs
 800204a:	2304      	movcs	r3, #4
 800204c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	3304      	adds	r3, #4
 8002052:	2b06      	cmp	r3, #6
 8002054:	d902      	bls.n	800205c <NVIC_EncodePriority+0x30>
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	3b03      	subs	r3, #3
 800205a:	e000      	b.n	800205e <NVIC_EncodePriority+0x32>
 800205c:	2300      	movs	r3, #0
 800205e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002060:	f04f 32ff 	mov.w	r2, #4294967295
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	fa02 f303 	lsl.w	r3, r2, r3
 800206a:	43da      	mvns	r2, r3
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	401a      	ands	r2, r3
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002074:	f04f 31ff 	mov.w	r1, #4294967295
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	fa01 f303 	lsl.w	r3, r1, r3
 800207e:	43d9      	mvns	r1, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002084:	4313      	orrs	r3, r2
         );
}
 8002086:	4618      	mov	r0, r3
 8002088:	3724      	adds	r7, #36	; 0x24
 800208a:	46bd      	mov	sp, r7
 800208c:	bc80      	pop	{r7}
 800208e:	4770      	bx	lr

08002090 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	3b01      	subs	r3, #1
 800209c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020a0:	d301      	bcc.n	80020a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020a2:	2301      	movs	r3, #1
 80020a4:	e00f      	b.n	80020c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020a6:	4a0a      	ldr	r2, [pc, #40]	; (80020d0 <SysTick_Config+0x40>)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	3b01      	subs	r3, #1
 80020ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020ae:	210f      	movs	r1, #15
 80020b0:	f04f 30ff 	mov.w	r0, #4294967295
 80020b4:	f7ff ff90 	bl	8001fd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020b8:	4b05      	ldr	r3, [pc, #20]	; (80020d0 <SysTick_Config+0x40>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020be:	4b04      	ldr	r3, [pc, #16]	; (80020d0 <SysTick_Config+0x40>)
 80020c0:	2207      	movs	r2, #7
 80020c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020c4:	2300      	movs	r3, #0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	e000e010 	.word	0xe000e010

080020d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f7ff ff2d 	bl	8001f3c <__NVIC_SetPriorityGrouping>
}
 80020e2:	bf00      	nop
 80020e4:	3708      	adds	r7, #8
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}

080020ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020ea:	b580      	push	{r7, lr}
 80020ec:	b086      	sub	sp, #24
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	4603      	mov	r3, r0
 80020f2:	60b9      	str	r1, [r7, #8]
 80020f4:	607a      	str	r2, [r7, #4]
 80020f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020f8:	2300      	movs	r3, #0
 80020fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020fc:	f7ff ff42 	bl	8001f84 <__NVIC_GetPriorityGrouping>
 8002100:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002102:	687a      	ldr	r2, [r7, #4]
 8002104:	68b9      	ldr	r1, [r7, #8]
 8002106:	6978      	ldr	r0, [r7, #20]
 8002108:	f7ff ff90 	bl	800202c <NVIC_EncodePriority>
 800210c:	4602      	mov	r2, r0
 800210e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002112:	4611      	mov	r1, r2
 8002114:	4618      	mov	r0, r3
 8002116:	f7ff ff5f 	bl	8001fd8 <__NVIC_SetPriority>
}
 800211a:	bf00      	nop
 800211c:	3718      	adds	r7, #24
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}

08002122 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002122:	b580      	push	{r7, lr}
 8002124:	b082      	sub	sp, #8
 8002126:	af00      	add	r7, sp, #0
 8002128:	4603      	mov	r3, r0
 800212a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800212c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002130:	4618      	mov	r0, r3
 8002132:	f7ff ff35 	bl	8001fa0 <__NVIC_EnableIRQ>
}
 8002136:	bf00      	nop
 8002138:	3708      	adds	r7, #8
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}

0800213e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800213e:	b580      	push	{r7, lr}
 8002140:	b082      	sub	sp, #8
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f7ff ffa2 	bl	8002090 <SysTick_Config>
 800214c:	4603      	mov	r3, r0
}
 800214e:	4618      	mov	r0, r3
 8002150:	3708      	adds	r7, #8
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
	...

08002158 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002158:	b480      	push	{r7}
 800215a:	b08b      	sub	sp, #44	; 0x2c
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
 8002160:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002162:	2300      	movs	r3, #0
 8002164:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002166:	2300      	movs	r3, #0
 8002168:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800216a:	e179      	b.n	8002460 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800216c:	2201      	movs	r2, #1
 800216e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	69fa      	ldr	r2, [r7, #28]
 800217c:	4013      	ands	r3, r2
 800217e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002180:	69ba      	ldr	r2, [r7, #24]
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	429a      	cmp	r2, r3
 8002186:	f040 8168 	bne.w	800245a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	4a96      	ldr	r2, [pc, #600]	; (80023e8 <HAL_GPIO_Init+0x290>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d05e      	beq.n	8002252 <HAL_GPIO_Init+0xfa>
 8002194:	4a94      	ldr	r2, [pc, #592]	; (80023e8 <HAL_GPIO_Init+0x290>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d875      	bhi.n	8002286 <HAL_GPIO_Init+0x12e>
 800219a:	4a94      	ldr	r2, [pc, #592]	; (80023ec <HAL_GPIO_Init+0x294>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d058      	beq.n	8002252 <HAL_GPIO_Init+0xfa>
 80021a0:	4a92      	ldr	r2, [pc, #584]	; (80023ec <HAL_GPIO_Init+0x294>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d86f      	bhi.n	8002286 <HAL_GPIO_Init+0x12e>
 80021a6:	4a92      	ldr	r2, [pc, #584]	; (80023f0 <HAL_GPIO_Init+0x298>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d052      	beq.n	8002252 <HAL_GPIO_Init+0xfa>
 80021ac:	4a90      	ldr	r2, [pc, #576]	; (80023f0 <HAL_GPIO_Init+0x298>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d869      	bhi.n	8002286 <HAL_GPIO_Init+0x12e>
 80021b2:	4a90      	ldr	r2, [pc, #576]	; (80023f4 <HAL_GPIO_Init+0x29c>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d04c      	beq.n	8002252 <HAL_GPIO_Init+0xfa>
 80021b8:	4a8e      	ldr	r2, [pc, #568]	; (80023f4 <HAL_GPIO_Init+0x29c>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d863      	bhi.n	8002286 <HAL_GPIO_Init+0x12e>
 80021be:	4a8e      	ldr	r2, [pc, #568]	; (80023f8 <HAL_GPIO_Init+0x2a0>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d046      	beq.n	8002252 <HAL_GPIO_Init+0xfa>
 80021c4:	4a8c      	ldr	r2, [pc, #560]	; (80023f8 <HAL_GPIO_Init+0x2a0>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d85d      	bhi.n	8002286 <HAL_GPIO_Init+0x12e>
 80021ca:	2b12      	cmp	r3, #18
 80021cc:	d82a      	bhi.n	8002224 <HAL_GPIO_Init+0xcc>
 80021ce:	2b12      	cmp	r3, #18
 80021d0:	d859      	bhi.n	8002286 <HAL_GPIO_Init+0x12e>
 80021d2:	a201      	add	r2, pc, #4	; (adr r2, 80021d8 <HAL_GPIO_Init+0x80>)
 80021d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021d8:	08002253 	.word	0x08002253
 80021dc:	0800222d 	.word	0x0800222d
 80021e0:	0800223f 	.word	0x0800223f
 80021e4:	08002281 	.word	0x08002281
 80021e8:	08002287 	.word	0x08002287
 80021ec:	08002287 	.word	0x08002287
 80021f0:	08002287 	.word	0x08002287
 80021f4:	08002287 	.word	0x08002287
 80021f8:	08002287 	.word	0x08002287
 80021fc:	08002287 	.word	0x08002287
 8002200:	08002287 	.word	0x08002287
 8002204:	08002287 	.word	0x08002287
 8002208:	08002287 	.word	0x08002287
 800220c:	08002287 	.word	0x08002287
 8002210:	08002287 	.word	0x08002287
 8002214:	08002287 	.word	0x08002287
 8002218:	08002287 	.word	0x08002287
 800221c:	08002235 	.word	0x08002235
 8002220:	08002249 	.word	0x08002249
 8002224:	4a75      	ldr	r2, [pc, #468]	; (80023fc <HAL_GPIO_Init+0x2a4>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d013      	beq.n	8002252 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800222a:	e02c      	b.n	8002286 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	68db      	ldr	r3, [r3, #12]
 8002230:	623b      	str	r3, [r7, #32]
          break;
 8002232:	e029      	b.n	8002288 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	3304      	adds	r3, #4
 800223a:	623b      	str	r3, [r7, #32]
          break;
 800223c:	e024      	b.n	8002288 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	3308      	adds	r3, #8
 8002244:	623b      	str	r3, [r7, #32]
          break;
 8002246:	e01f      	b.n	8002288 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	330c      	adds	r3, #12
 800224e:	623b      	str	r3, [r7, #32]
          break;
 8002250:	e01a      	b.n	8002288 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d102      	bne.n	8002260 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800225a:	2304      	movs	r3, #4
 800225c:	623b      	str	r3, [r7, #32]
          break;
 800225e:	e013      	b.n	8002288 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	2b01      	cmp	r3, #1
 8002266:	d105      	bne.n	8002274 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002268:	2308      	movs	r3, #8
 800226a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	69fa      	ldr	r2, [r7, #28]
 8002270:	611a      	str	r2, [r3, #16]
          break;
 8002272:	e009      	b.n	8002288 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002274:	2308      	movs	r3, #8
 8002276:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	69fa      	ldr	r2, [r7, #28]
 800227c:	615a      	str	r2, [r3, #20]
          break;
 800227e:	e003      	b.n	8002288 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002280:	2300      	movs	r3, #0
 8002282:	623b      	str	r3, [r7, #32]
          break;
 8002284:	e000      	b.n	8002288 <HAL_GPIO_Init+0x130>
          break;
 8002286:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002288:	69bb      	ldr	r3, [r7, #24]
 800228a:	2bff      	cmp	r3, #255	; 0xff
 800228c:	d801      	bhi.n	8002292 <HAL_GPIO_Init+0x13a>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	e001      	b.n	8002296 <HAL_GPIO_Init+0x13e>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	3304      	adds	r3, #4
 8002296:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002298:	69bb      	ldr	r3, [r7, #24]
 800229a:	2bff      	cmp	r3, #255	; 0xff
 800229c:	d802      	bhi.n	80022a4 <HAL_GPIO_Init+0x14c>
 800229e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	e002      	b.n	80022aa <HAL_GPIO_Init+0x152>
 80022a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a6:	3b08      	subs	r3, #8
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	210f      	movs	r1, #15
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	fa01 f303 	lsl.w	r3, r1, r3
 80022b8:	43db      	mvns	r3, r3
 80022ba:	401a      	ands	r2, r3
 80022bc:	6a39      	ldr	r1, [r7, #32]
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	fa01 f303 	lsl.w	r3, r1, r3
 80022c4:	431a      	orrs	r2, r3
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	f000 80c1 	beq.w	800245a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80022d8:	4b49      	ldr	r3, [pc, #292]	; (8002400 <HAL_GPIO_Init+0x2a8>)
 80022da:	699b      	ldr	r3, [r3, #24]
 80022dc:	4a48      	ldr	r2, [pc, #288]	; (8002400 <HAL_GPIO_Init+0x2a8>)
 80022de:	f043 0301 	orr.w	r3, r3, #1
 80022e2:	6193      	str	r3, [r2, #24]
 80022e4:	4b46      	ldr	r3, [pc, #280]	; (8002400 <HAL_GPIO_Init+0x2a8>)
 80022e6:	699b      	ldr	r3, [r3, #24]
 80022e8:	f003 0301 	and.w	r3, r3, #1
 80022ec:	60bb      	str	r3, [r7, #8]
 80022ee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80022f0:	4a44      	ldr	r2, [pc, #272]	; (8002404 <HAL_GPIO_Init+0x2ac>)
 80022f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022f4:	089b      	lsrs	r3, r3, #2
 80022f6:	3302      	adds	r3, #2
 80022f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022fc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80022fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002300:	f003 0303 	and.w	r3, r3, #3
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	220f      	movs	r2, #15
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	43db      	mvns	r3, r3
 800230e:	68fa      	ldr	r2, [r7, #12]
 8002310:	4013      	ands	r3, r2
 8002312:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	4a3c      	ldr	r2, [pc, #240]	; (8002408 <HAL_GPIO_Init+0x2b0>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d01f      	beq.n	800235c <HAL_GPIO_Init+0x204>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	4a3b      	ldr	r2, [pc, #236]	; (800240c <HAL_GPIO_Init+0x2b4>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d019      	beq.n	8002358 <HAL_GPIO_Init+0x200>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	4a3a      	ldr	r2, [pc, #232]	; (8002410 <HAL_GPIO_Init+0x2b8>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d013      	beq.n	8002354 <HAL_GPIO_Init+0x1fc>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	4a39      	ldr	r2, [pc, #228]	; (8002414 <HAL_GPIO_Init+0x2bc>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d00d      	beq.n	8002350 <HAL_GPIO_Init+0x1f8>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	4a38      	ldr	r2, [pc, #224]	; (8002418 <HAL_GPIO_Init+0x2c0>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d007      	beq.n	800234c <HAL_GPIO_Init+0x1f4>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	4a37      	ldr	r2, [pc, #220]	; (800241c <HAL_GPIO_Init+0x2c4>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d101      	bne.n	8002348 <HAL_GPIO_Init+0x1f0>
 8002344:	2305      	movs	r3, #5
 8002346:	e00a      	b.n	800235e <HAL_GPIO_Init+0x206>
 8002348:	2306      	movs	r3, #6
 800234a:	e008      	b.n	800235e <HAL_GPIO_Init+0x206>
 800234c:	2304      	movs	r3, #4
 800234e:	e006      	b.n	800235e <HAL_GPIO_Init+0x206>
 8002350:	2303      	movs	r3, #3
 8002352:	e004      	b.n	800235e <HAL_GPIO_Init+0x206>
 8002354:	2302      	movs	r3, #2
 8002356:	e002      	b.n	800235e <HAL_GPIO_Init+0x206>
 8002358:	2301      	movs	r3, #1
 800235a:	e000      	b.n	800235e <HAL_GPIO_Init+0x206>
 800235c:	2300      	movs	r3, #0
 800235e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002360:	f002 0203 	and.w	r2, r2, #3
 8002364:	0092      	lsls	r2, r2, #2
 8002366:	4093      	lsls	r3, r2
 8002368:	68fa      	ldr	r2, [r7, #12]
 800236a:	4313      	orrs	r3, r2
 800236c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800236e:	4925      	ldr	r1, [pc, #148]	; (8002404 <HAL_GPIO_Init+0x2ac>)
 8002370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002372:	089b      	lsrs	r3, r3, #2
 8002374:	3302      	adds	r3, #2
 8002376:	68fa      	ldr	r2, [r7, #12]
 8002378:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d006      	beq.n	8002396 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002388:	4b25      	ldr	r3, [pc, #148]	; (8002420 <HAL_GPIO_Init+0x2c8>)
 800238a:	689a      	ldr	r2, [r3, #8]
 800238c:	4924      	ldr	r1, [pc, #144]	; (8002420 <HAL_GPIO_Init+0x2c8>)
 800238e:	69bb      	ldr	r3, [r7, #24]
 8002390:	4313      	orrs	r3, r2
 8002392:	608b      	str	r3, [r1, #8]
 8002394:	e006      	b.n	80023a4 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002396:	4b22      	ldr	r3, [pc, #136]	; (8002420 <HAL_GPIO_Init+0x2c8>)
 8002398:	689a      	ldr	r2, [r3, #8]
 800239a:	69bb      	ldr	r3, [r7, #24]
 800239c:	43db      	mvns	r3, r3
 800239e:	4920      	ldr	r1, [pc, #128]	; (8002420 <HAL_GPIO_Init+0x2c8>)
 80023a0:	4013      	ands	r3, r2
 80023a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d006      	beq.n	80023be <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80023b0:	4b1b      	ldr	r3, [pc, #108]	; (8002420 <HAL_GPIO_Init+0x2c8>)
 80023b2:	68da      	ldr	r2, [r3, #12]
 80023b4:	491a      	ldr	r1, [pc, #104]	; (8002420 <HAL_GPIO_Init+0x2c8>)
 80023b6:	69bb      	ldr	r3, [r7, #24]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	60cb      	str	r3, [r1, #12]
 80023bc:	e006      	b.n	80023cc <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80023be:	4b18      	ldr	r3, [pc, #96]	; (8002420 <HAL_GPIO_Init+0x2c8>)
 80023c0:	68da      	ldr	r2, [r3, #12]
 80023c2:	69bb      	ldr	r3, [r7, #24]
 80023c4:	43db      	mvns	r3, r3
 80023c6:	4916      	ldr	r1, [pc, #88]	; (8002420 <HAL_GPIO_Init+0x2c8>)
 80023c8:	4013      	ands	r3, r2
 80023ca:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d025      	beq.n	8002424 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80023d8:	4b11      	ldr	r3, [pc, #68]	; (8002420 <HAL_GPIO_Init+0x2c8>)
 80023da:	685a      	ldr	r2, [r3, #4]
 80023dc:	4910      	ldr	r1, [pc, #64]	; (8002420 <HAL_GPIO_Init+0x2c8>)
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	4313      	orrs	r3, r2
 80023e2:	604b      	str	r3, [r1, #4]
 80023e4:	e025      	b.n	8002432 <HAL_GPIO_Init+0x2da>
 80023e6:	bf00      	nop
 80023e8:	10320000 	.word	0x10320000
 80023ec:	10310000 	.word	0x10310000
 80023f0:	10220000 	.word	0x10220000
 80023f4:	10210000 	.word	0x10210000
 80023f8:	10120000 	.word	0x10120000
 80023fc:	10110000 	.word	0x10110000
 8002400:	40021000 	.word	0x40021000
 8002404:	40010000 	.word	0x40010000
 8002408:	40010800 	.word	0x40010800
 800240c:	40010c00 	.word	0x40010c00
 8002410:	40011000 	.word	0x40011000
 8002414:	40011400 	.word	0x40011400
 8002418:	40011800 	.word	0x40011800
 800241c:	40011c00 	.word	0x40011c00
 8002420:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002424:	4b15      	ldr	r3, [pc, #84]	; (800247c <HAL_GPIO_Init+0x324>)
 8002426:	685a      	ldr	r2, [r3, #4]
 8002428:	69bb      	ldr	r3, [r7, #24]
 800242a:	43db      	mvns	r3, r3
 800242c:	4913      	ldr	r1, [pc, #76]	; (800247c <HAL_GPIO_Init+0x324>)
 800242e:	4013      	ands	r3, r2
 8002430:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d006      	beq.n	800244c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800243e:	4b0f      	ldr	r3, [pc, #60]	; (800247c <HAL_GPIO_Init+0x324>)
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	490e      	ldr	r1, [pc, #56]	; (800247c <HAL_GPIO_Init+0x324>)
 8002444:	69bb      	ldr	r3, [r7, #24]
 8002446:	4313      	orrs	r3, r2
 8002448:	600b      	str	r3, [r1, #0]
 800244a:	e006      	b.n	800245a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800244c:	4b0b      	ldr	r3, [pc, #44]	; (800247c <HAL_GPIO_Init+0x324>)
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	69bb      	ldr	r3, [r7, #24]
 8002452:	43db      	mvns	r3, r3
 8002454:	4909      	ldr	r1, [pc, #36]	; (800247c <HAL_GPIO_Init+0x324>)
 8002456:	4013      	ands	r3, r2
 8002458:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800245a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800245c:	3301      	adds	r3, #1
 800245e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002466:	fa22 f303 	lsr.w	r3, r2, r3
 800246a:	2b00      	cmp	r3, #0
 800246c:	f47f ae7e 	bne.w	800216c <HAL_GPIO_Init+0x14>
  }
}
 8002470:	bf00      	nop
 8002472:	bf00      	nop
 8002474:	372c      	adds	r7, #44	; 0x2c
 8002476:	46bd      	mov	sp, r7
 8002478:	bc80      	pop	{r7}
 800247a:	4770      	bx	lr
 800247c:	40010400 	.word	0x40010400

08002480 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002480:	b480      	push	{r7}
 8002482:	b085      	sub	sp, #20
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
 8002488:	460b      	mov	r3, r1
 800248a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689a      	ldr	r2, [r3, #8]
 8002490:	887b      	ldrh	r3, [r7, #2]
 8002492:	4013      	ands	r3, r2
 8002494:	2b00      	cmp	r3, #0
 8002496:	d002      	beq.n	800249e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002498:	2301      	movs	r3, #1
 800249a:	73fb      	strb	r3, [r7, #15]
 800249c:	e001      	b.n	80024a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800249e:	2300      	movs	r3, #0
 80024a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80024a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3714      	adds	r7, #20
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bc80      	pop	{r7}
 80024ac:	4770      	bx	lr

080024ae <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024ae:	b480      	push	{r7}
 80024b0:	b083      	sub	sp, #12
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	6078      	str	r0, [r7, #4]
 80024b6:	460b      	mov	r3, r1
 80024b8:	807b      	strh	r3, [r7, #2]
 80024ba:	4613      	mov	r3, r2
 80024bc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80024be:	787b      	ldrb	r3, [r7, #1]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d003      	beq.n	80024cc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80024c4:	887a      	ldrh	r2, [r7, #2]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80024ca:	e003      	b.n	80024d4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80024cc:	887b      	ldrh	r3, [r7, #2]
 80024ce:	041a      	lsls	r2, r3, #16
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	611a      	str	r2, [r3, #16]
}
 80024d4:	bf00      	nop
 80024d6:	370c      	adds	r7, #12
 80024d8:	46bd      	mov	sp, r7
 80024da:	bc80      	pop	{r7}
 80024dc:	4770      	bx	lr
	...

080024e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b082      	sub	sp, #8
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	4603      	mov	r3, r0
 80024e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80024ea:	4b08      	ldr	r3, [pc, #32]	; (800250c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80024ec:	695a      	ldr	r2, [r3, #20]
 80024ee:	88fb      	ldrh	r3, [r7, #6]
 80024f0:	4013      	ands	r3, r2
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d006      	beq.n	8002504 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80024f6:	4a05      	ldr	r2, [pc, #20]	; (800250c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80024f8:	88fb      	ldrh	r3, [r7, #6]
 80024fa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80024fc:	88fb      	ldrh	r3, [r7, #6]
 80024fe:	4618      	mov	r0, r3
 8002500:	f000 f806 	bl	8002510 <HAL_GPIO_EXTI_Callback>
  }
}
 8002504:	bf00      	nop
 8002506:	3708      	adds	r7, #8
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	40010400 	.word	0x40010400

08002510 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002510:	b480      	push	{r7}
 8002512:	b083      	sub	sp, #12
 8002514:	af00      	add	r7, sp, #0
 8002516:	4603      	mov	r3, r0
 8002518:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800251a:	bf00      	nop
 800251c:	370c      	adds	r7, #12
 800251e:	46bd      	mov	sp, r7
 8002520:	bc80      	pop	{r7}
 8002522:	4770      	bx	lr

08002524 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b086      	sub	sp, #24
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d101      	bne.n	8002536 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e272      	b.n	8002a1c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0301 	and.w	r3, r3, #1
 800253e:	2b00      	cmp	r3, #0
 8002540:	f000 8087 	beq.w	8002652 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002544:	4b92      	ldr	r3, [pc, #584]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f003 030c 	and.w	r3, r3, #12
 800254c:	2b04      	cmp	r3, #4
 800254e:	d00c      	beq.n	800256a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002550:	4b8f      	ldr	r3, [pc, #572]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f003 030c 	and.w	r3, r3, #12
 8002558:	2b08      	cmp	r3, #8
 800255a:	d112      	bne.n	8002582 <HAL_RCC_OscConfig+0x5e>
 800255c:	4b8c      	ldr	r3, [pc, #560]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002564:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002568:	d10b      	bne.n	8002582 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800256a:	4b89      	ldr	r3, [pc, #548]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d06c      	beq.n	8002650 <HAL_RCC_OscConfig+0x12c>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d168      	bne.n	8002650 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e24c      	b.n	8002a1c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800258a:	d106      	bne.n	800259a <HAL_RCC_OscConfig+0x76>
 800258c:	4b80      	ldr	r3, [pc, #512]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a7f      	ldr	r2, [pc, #508]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 8002592:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002596:	6013      	str	r3, [r2, #0]
 8002598:	e02e      	b.n	80025f8 <HAL_RCC_OscConfig+0xd4>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d10c      	bne.n	80025bc <HAL_RCC_OscConfig+0x98>
 80025a2:	4b7b      	ldr	r3, [pc, #492]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a7a      	ldr	r2, [pc, #488]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025ac:	6013      	str	r3, [r2, #0]
 80025ae:	4b78      	ldr	r3, [pc, #480]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a77      	ldr	r2, [pc, #476]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025b8:	6013      	str	r3, [r2, #0]
 80025ba:	e01d      	b.n	80025f8 <HAL_RCC_OscConfig+0xd4>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025c4:	d10c      	bne.n	80025e0 <HAL_RCC_OscConfig+0xbc>
 80025c6:	4b72      	ldr	r3, [pc, #456]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a71      	ldr	r2, [pc, #452]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025d0:	6013      	str	r3, [r2, #0]
 80025d2:	4b6f      	ldr	r3, [pc, #444]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a6e      	ldr	r2, [pc, #440]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025dc:	6013      	str	r3, [r2, #0]
 80025de:	e00b      	b.n	80025f8 <HAL_RCC_OscConfig+0xd4>
 80025e0:	4b6b      	ldr	r3, [pc, #428]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a6a      	ldr	r2, [pc, #424]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025ea:	6013      	str	r3, [r2, #0]
 80025ec:	4b68      	ldr	r3, [pc, #416]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a67      	ldr	r2, [pc, #412]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d013      	beq.n	8002628 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002600:	f7ff fc6e 	bl	8001ee0 <HAL_GetTick>
 8002604:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002606:	e008      	b.n	800261a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002608:	f7ff fc6a 	bl	8001ee0 <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	2b64      	cmp	r3, #100	; 0x64
 8002614:	d901      	bls.n	800261a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002616:	2303      	movs	r3, #3
 8002618:	e200      	b.n	8002a1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800261a:	4b5d      	ldr	r3, [pc, #372]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d0f0      	beq.n	8002608 <HAL_RCC_OscConfig+0xe4>
 8002626:	e014      	b.n	8002652 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002628:	f7ff fc5a 	bl	8001ee0 <HAL_GetTick>
 800262c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800262e:	e008      	b.n	8002642 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002630:	f7ff fc56 	bl	8001ee0 <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	2b64      	cmp	r3, #100	; 0x64
 800263c:	d901      	bls.n	8002642 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800263e:	2303      	movs	r3, #3
 8002640:	e1ec      	b.n	8002a1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002642:	4b53      	ldr	r3, [pc, #332]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d1f0      	bne.n	8002630 <HAL_RCC_OscConfig+0x10c>
 800264e:	e000      	b.n	8002652 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002650:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 0302 	and.w	r3, r3, #2
 800265a:	2b00      	cmp	r3, #0
 800265c:	d063      	beq.n	8002726 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800265e:	4b4c      	ldr	r3, [pc, #304]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f003 030c 	and.w	r3, r3, #12
 8002666:	2b00      	cmp	r3, #0
 8002668:	d00b      	beq.n	8002682 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800266a:	4b49      	ldr	r3, [pc, #292]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	f003 030c 	and.w	r3, r3, #12
 8002672:	2b08      	cmp	r3, #8
 8002674:	d11c      	bne.n	80026b0 <HAL_RCC_OscConfig+0x18c>
 8002676:	4b46      	ldr	r3, [pc, #280]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d116      	bne.n	80026b0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002682:	4b43      	ldr	r3, [pc, #268]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 0302 	and.w	r3, r3, #2
 800268a:	2b00      	cmp	r3, #0
 800268c:	d005      	beq.n	800269a <HAL_RCC_OscConfig+0x176>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	691b      	ldr	r3, [r3, #16]
 8002692:	2b01      	cmp	r3, #1
 8002694:	d001      	beq.n	800269a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e1c0      	b.n	8002a1c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800269a:	4b3d      	ldr	r3, [pc, #244]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	695b      	ldr	r3, [r3, #20]
 80026a6:	00db      	lsls	r3, r3, #3
 80026a8:	4939      	ldr	r1, [pc, #228]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80026aa:	4313      	orrs	r3, r2
 80026ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026ae:	e03a      	b.n	8002726 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	691b      	ldr	r3, [r3, #16]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d020      	beq.n	80026fa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026b8:	4b36      	ldr	r3, [pc, #216]	; (8002794 <HAL_RCC_OscConfig+0x270>)
 80026ba:	2201      	movs	r2, #1
 80026bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026be:	f7ff fc0f 	bl	8001ee0 <HAL_GetTick>
 80026c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026c4:	e008      	b.n	80026d8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026c6:	f7ff fc0b 	bl	8001ee0 <HAL_GetTick>
 80026ca:	4602      	mov	r2, r0
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d901      	bls.n	80026d8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	e1a1      	b.n	8002a1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026d8:	4b2d      	ldr	r3, [pc, #180]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d0f0      	beq.n	80026c6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026e4:	4b2a      	ldr	r3, [pc, #168]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	695b      	ldr	r3, [r3, #20]
 80026f0:	00db      	lsls	r3, r3, #3
 80026f2:	4927      	ldr	r1, [pc, #156]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80026f4:	4313      	orrs	r3, r2
 80026f6:	600b      	str	r3, [r1, #0]
 80026f8:	e015      	b.n	8002726 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026fa:	4b26      	ldr	r3, [pc, #152]	; (8002794 <HAL_RCC_OscConfig+0x270>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002700:	f7ff fbee 	bl	8001ee0 <HAL_GetTick>
 8002704:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002706:	e008      	b.n	800271a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002708:	f7ff fbea 	bl	8001ee0 <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	2b02      	cmp	r3, #2
 8002714:	d901      	bls.n	800271a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e180      	b.n	8002a1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800271a:	4b1d      	ldr	r3, [pc, #116]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d1f0      	bne.n	8002708 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0308 	and.w	r3, r3, #8
 800272e:	2b00      	cmp	r3, #0
 8002730:	d03a      	beq.n	80027a8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	699b      	ldr	r3, [r3, #24]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d019      	beq.n	800276e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800273a:	4b17      	ldr	r3, [pc, #92]	; (8002798 <HAL_RCC_OscConfig+0x274>)
 800273c:	2201      	movs	r2, #1
 800273e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002740:	f7ff fbce 	bl	8001ee0 <HAL_GetTick>
 8002744:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002746:	e008      	b.n	800275a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002748:	f7ff fbca 	bl	8001ee0 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	2b02      	cmp	r3, #2
 8002754:	d901      	bls.n	800275a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	e160      	b.n	8002a1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800275a:	4b0d      	ldr	r3, [pc, #52]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 800275c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800275e:	f003 0302 	and.w	r3, r3, #2
 8002762:	2b00      	cmp	r3, #0
 8002764:	d0f0      	beq.n	8002748 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002766:	2001      	movs	r0, #1
 8002768:	f000 fa9c 	bl	8002ca4 <RCC_Delay>
 800276c:	e01c      	b.n	80027a8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800276e:	4b0a      	ldr	r3, [pc, #40]	; (8002798 <HAL_RCC_OscConfig+0x274>)
 8002770:	2200      	movs	r2, #0
 8002772:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002774:	f7ff fbb4 	bl	8001ee0 <HAL_GetTick>
 8002778:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800277a:	e00f      	b.n	800279c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800277c:	f7ff fbb0 	bl	8001ee0 <HAL_GetTick>
 8002780:	4602      	mov	r2, r0
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	2b02      	cmp	r3, #2
 8002788:	d908      	bls.n	800279c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e146      	b.n	8002a1c <HAL_RCC_OscConfig+0x4f8>
 800278e:	bf00      	nop
 8002790:	40021000 	.word	0x40021000
 8002794:	42420000 	.word	0x42420000
 8002798:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800279c:	4b92      	ldr	r3, [pc, #584]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 800279e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a0:	f003 0302 	and.w	r3, r3, #2
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d1e9      	bne.n	800277c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0304 	and.w	r3, r3, #4
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	f000 80a6 	beq.w	8002902 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027b6:	2300      	movs	r3, #0
 80027b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027ba:	4b8b      	ldr	r3, [pc, #556]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 80027bc:	69db      	ldr	r3, [r3, #28]
 80027be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d10d      	bne.n	80027e2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027c6:	4b88      	ldr	r3, [pc, #544]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 80027c8:	69db      	ldr	r3, [r3, #28]
 80027ca:	4a87      	ldr	r2, [pc, #540]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 80027cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027d0:	61d3      	str	r3, [r2, #28]
 80027d2:	4b85      	ldr	r3, [pc, #532]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 80027d4:	69db      	ldr	r3, [r3, #28]
 80027d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027da:	60bb      	str	r3, [r7, #8]
 80027dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027de:	2301      	movs	r3, #1
 80027e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027e2:	4b82      	ldr	r3, [pc, #520]	; (80029ec <HAL_RCC_OscConfig+0x4c8>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d118      	bne.n	8002820 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027ee:	4b7f      	ldr	r3, [pc, #508]	; (80029ec <HAL_RCC_OscConfig+0x4c8>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a7e      	ldr	r2, [pc, #504]	; (80029ec <HAL_RCC_OscConfig+0x4c8>)
 80027f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027fa:	f7ff fb71 	bl	8001ee0 <HAL_GetTick>
 80027fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002800:	e008      	b.n	8002814 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002802:	f7ff fb6d 	bl	8001ee0 <HAL_GetTick>
 8002806:	4602      	mov	r2, r0
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	2b64      	cmp	r3, #100	; 0x64
 800280e:	d901      	bls.n	8002814 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002810:	2303      	movs	r3, #3
 8002812:	e103      	b.n	8002a1c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002814:	4b75      	ldr	r3, [pc, #468]	; (80029ec <HAL_RCC_OscConfig+0x4c8>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800281c:	2b00      	cmp	r3, #0
 800281e:	d0f0      	beq.n	8002802 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	2b01      	cmp	r3, #1
 8002826:	d106      	bne.n	8002836 <HAL_RCC_OscConfig+0x312>
 8002828:	4b6f      	ldr	r3, [pc, #444]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 800282a:	6a1b      	ldr	r3, [r3, #32]
 800282c:	4a6e      	ldr	r2, [pc, #440]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 800282e:	f043 0301 	orr.w	r3, r3, #1
 8002832:	6213      	str	r3, [r2, #32]
 8002834:	e02d      	b.n	8002892 <HAL_RCC_OscConfig+0x36e>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d10c      	bne.n	8002858 <HAL_RCC_OscConfig+0x334>
 800283e:	4b6a      	ldr	r3, [pc, #424]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 8002840:	6a1b      	ldr	r3, [r3, #32]
 8002842:	4a69      	ldr	r2, [pc, #420]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 8002844:	f023 0301 	bic.w	r3, r3, #1
 8002848:	6213      	str	r3, [r2, #32]
 800284a:	4b67      	ldr	r3, [pc, #412]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 800284c:	6a1b      	ldr	r3, [r3, #32]
 800284e:	4a66      	ldr	r2, [pc, #408]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 8002850:	f023 0304 	bic.w	r3, r3, #4
 8002854:	6213      	str	r3, [r2, #32]
 8002856:	e01c      	b.n	8002892 <HAL_RCC_OscConfig+0x36e>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	2b05      	cmp	r3, #5
 800285e:	d10c      	bne.n	800287a <HAL_RCC_OscConfig+0x356>
 8002860:	4b61      	ldr	r3, [pc, #388]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 8002862:	6a1b      	ldr	r3, [r3, #32]
 8002864:	4a60      	ldr	r2, [pc, #384]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 8002866:	f043 0304 	orr.w	r3, r3, #4
 800286a:	6213      	str	r3, [r2, #32]
 800286c:	4b5e      	ldr	r3, [pc, #376]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 800286e:	6a1b      	ldr	r3, [r3, #32]
 8002870:	4a5d      	ldr	r2, [pc, #372]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 8002872:	f043 0301 	orr.w	r3, r3, #1
 8002876:	6213      	str	r3, [r2, #32]
 8002878:	e00b      	b.n	8002892 <HAL_RCC_OscConfig+0x36e>
 800287a:	4b5b      	ldr	r3, [pc, #364]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 800287c:	6a1b      	ldr	r3, [r3, #32]
 800287e:	4a5a      	ldr	r2, [pc, #360]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 8002880:	f023 0301 	bic.w	r3, r3, #1
 8002884:	6213      	str	r3, [r2, #32]
 8002886:	4b58      	ldr	r3, [pc, #352]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 8002888:	6a1b      	ldr	r3, [r3, #32]
 800288a:	4a57      	ldr	r2, [pc, #348]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 800288c:	f023 0304 	bic.w	r3, r3, #4
 8002890:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	68db      	ldr	r3, [r3, #12]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d015      	beq.n	80028c6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800289a:	f7ff fb21 	bl	8001ee0 <HAL_GetTick>
 800289e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028a0:	e00a      	b.n	80028b8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028a2:	f7ff fb1d 	bl	8001ee0 <HAL_GetTick>
 80028a6:	4602      	mov	r2, r0
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d901      	bls.n	80028b8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80028b4:	2303      	movs	r3, #3
 80028b6:	e0b1      	b.n	8002a1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028b8:	4b4b      	ldr	r3, [pc, #300]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	f003 0302 	and.w	r3, r3, #2
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d0ee      	beq.n	80028a2 <HAL_RCC_OscConfig+0x37e>
 80028c4:	e014      	b.n	80028f0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028c6:	f7ff fb0b 	bl	8001ee0 <HAL_GetTick>
 80028ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028cc:	e00a      	b.n	80028e4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028ce:	f7ff fb07 	bl	8001ee0 <HAL_GetTick>
 80028d2:	4602      	mov	r2, r0
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	1ad3      	subs	r3, r2, r3
 80028d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80028dc:	4293      	cmp	r3, r2
 80028de:	d901      	bls.n	80028e4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80028e0:	2303      	movs	r3, #3
 80028e2:	e09b      	b.n	8002a1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028e4:	4b40      	ldr	r3, [pc, #256]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 80028e6:	6a1b      	ldr	r3, [r3, #32]
 80028e8:	f003 0302 	and.w	r3, r3, #2
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d1ee      	bne.n	80028ce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80028f0:	7dfb      	ldrb	r3, [r7, #23]
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d105      	bne.n	8002902 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028f6:	4b3c      	ldr	r3, [pc, #240]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 80028f8:	69db      	ldr	r3, [r3, #28]
 80028fa:	4a3b      	ldr	r2, [pc, #236]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 80028fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002900:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	69db      	ldr	r3, [r3, #28]
 8002906:	2b00      	cmp	r3, #0
 8002908:	f000 8087 	beq.w	8002a1a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800290c:	4b36      	ldr	r3, [pc, #216]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f003 030c 	and.w	r3, r3, #12
 8002914:	2b08      	cmp	r3, #8
 8002916:	d061      	beq.n	80029dc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	69db      	ldr	r3, [r3, #28]
 800291c:	2b02      	cmp	r3, #2
 800291e:	d146      	bne.n	80029ae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002920:	4b33      	ldr	r3, [pc, #204]	; (80029f0 <HAL_RCC_OscConfig+0x4cc>)
 8002922:	2200      	movs	r2, #0
 8002924:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002926:	f7ff fadb 	bl	8001ee0 <HAL_GetTick>
 800292a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800292c:	e008      	b.n	8002940 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800292e:	f7ff fad7 	bl	8001ee0 <HAL_GetTick>
 8002932:	4602      	mov	r2, r0
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	2b02      	cmp	r3, #2
 800293a:	d901      	bls.n	8002940 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800293c:	2303      	movs	r3, #3
 800293e:	e06d      	b.n	8002a1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002940:	4b29      	ldr	r3, [pc, #164]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d1f0      	bne.n	800292e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6a1b      	ldr	r3, [r3, #32]
 8002950:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002954:	d108      	bne.n	8002968 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002956:	4b24      	ldr	r3, [pc, #144]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	4921      	ldr	r1, [pc, #132]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 8002964:	4313      	orrs	r3, r2
 8002966:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002968:	4b1f      	ldr	r3, [pc, #124]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6a19      	ldr	r1, [r3, #32]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002978:	430b      	orrs	r3, r1
 800297a:	491b      	ldr	r1, [pc, #108]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 800297c:	4313      	orrs	r3, r2
 800297e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002980:	4b1b      	ldr	r3, [pc, #108]	; (80029f0 <HAL_RCC_OscConfig+0x4cc>)
 8002982:	2201      	movs	r2, #1
 8002984:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002986:	f7ff faab 	bl	8001ee0 <HAL_GetTick>
 800298a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800298c:	e008      	b.n	80029a0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800298e:	f7ff faa7 	bl	8001ee0 <HAL_GetTick>
 8002992:	4602      	mov	r2, r0
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	2b02      	cmp	r3, #2
 800299a:	d901      	bls.n	80029a0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800299c:	2303      	movs	r3, #3
 800299e:	e03d      	b.n	8002a1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029a0:	4b11      	ldr	r3, [pc, #68]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d0f0      	beq.n	800298e <HAL_RCC_OscConfig+0x46a>
 80029ac:	e035      	b.n	8002a1a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ae:	4b10      	ldr	r3, [pc, #64]	; (80029f0 <HAL_RCC_OscConfig+0x4cc>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029b4:	f7ff fa94 	bl	8001ee0 <HAL_GetTick>
 80029b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029ba:	e008      	b.n	80029ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029bc:	f7ff fa90 	bl	8001ee0 <HAL_GetTick>
 80029c0:	4602      	mov	r2, r0
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d901      	bls.n	80029ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80029ca:	2303      	movs	r3, #3
 80029cc:	e026      	b.n	8002a1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029ce:	4b06      	ldr	r3, [pc, #24]	; (80029e8 <HAL_RCC_OscConfig+0x4c4>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d1f0      	bne.n	80029bc <HAL_RCC_OscConfig+0x498>
 80029da:	e01e      	b.n	8002a1a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	69db      	ldr	r3, [r3, #28]
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d107      	bne.n	80029f4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	e019      	b.n	8002a1c <HAL_RCC_OscConfig+0x4f8>
 80029e8:	40021000 	.word	0x40021000
 80029ec:	40007000 	.word	0x40007000
 80029f0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80029f4:	4b0b      	ldr	r3, [pc, #44]	; (8002a24 <HAL_RCC_OscConfig+0x500>)
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a1b      	ldr	r3, [r3, #32]
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d106      	bne.n	8002a16 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d001      	beq.n	8002a1a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e000      	b.n	8002a1c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002a1a:	2300      	movs	r3, #0
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3718      	adds	r7, #24
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	40021000 	.word	0x40021000

08002a28 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d101      	bne.n	8002a3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e0d0      	b.n	8002bde <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a3c:	4b6a      	ldr	r3, [pc, #424]	; (8002be8 <HAL_RCC_ClockConfig+0x1c0>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0307 	and.w	r3, r3, #7
 8002a44:	683a      	ldr	r2, [r7, #0]
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d910      	bls.n	8002a6c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a4a:	4b67      	ldr	r3, [pc, #412]	; (8002be8 <HAL_RCC_ClockConfig+0x1c0>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f023 0207 	bic.w	r2, r3, #7
 8002a52:	4965      	ldr	r1, [pc, #404]	; (8002be8 <HAL_RCC_ClockConfig+0x1c0>)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a5a:	4b63      	ldr	r3, [pc, #396]	; (8002be8 <HAL_RCC_ClockConfig+0x1c0>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0307 	and.w	r3, r3, #7
 8002a62:	683a      	ldr	r2, [r7, #0]
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d001      	beq.n	8002a6c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e0b8      	b.n	8002bde <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 0302 	and.w	r3, r3, #2
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d020      	beq.n	8002aba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0304 	and.w	r3, r3, #4
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d005      	beq.n	8002a90 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a84:	4b59      	ldr	r3, [pc, #356]	; (8002bec <HAL_RCC_ClockConfig+0x1c4>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	4a58      	ldr	r2, [pc, #352]	; (8002bec <HAL_RCC_ClockConfig+0x1c4>)
 8002a8a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002a8e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 0308 	and.w	r3, r3, #8
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d005      	beq.n	8002aa8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a9c:	4b53      	ldr	r3, [pc, #332]	; (8002bec <HAL_RCC_ClockConfig+0x1c4>)
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	4a52      	ldr	r2, [pc, #328]	; (8002bec <HAL_RCC_ClockConfig+0x1c4>)
 8002aa2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002aa6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002aa8:	4b50      	ldr	r3, [pc, #320]	; (8002bec <HAL_RCC_ClockConfig+0x1c4>)
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	494d      	ldr	r1, [pc, #308]	; (8002bec <HAL_RCC_ClockConfig+0x1c4>)
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 0301 	and.w	r3, r3, #1
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d040      	beq.n	8002b48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d107      	bne.n	8002ade <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ace:	4b47      	ldr	r3, [pc, #284]	; (8002bec <HAL_RCC_ClockConfig+0x1c4>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d115      	bne.n	8002b06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e07f      	b.n	8002bde <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d107      	bne.n	8002af6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ae6:	4b41      	ldr	r3, [pc, #260]	; (8002bec <HAL_RCC_ClockConfig+0x1c4>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d109      	bne.n	8002b06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e073      	b.n	8002bde <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002af6:	4b3d      	ldr	r3, [pc, #244]	; (8002bec <HAL_RCC_ClockConfig+0x1c4>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0302 	and.w	r3, r3, #2
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d101      	bne.n	8002b06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e06b      	b.n	8002bde <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b06:	4b39      	ldr	r3, [pc, #228]	; (8002bec <HAL_RCC_ClockConfig+0x1c4>)
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	f023 0203 	bic.w	r2, r3, #3
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	4936      	ldr	r1, [pc, #216]	; (8002bec <HAL_RCC_ClockConfig+0x1c4>)
 8002b14:	4313      	orrs	r3, r2
 8002b16:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b18:	f7ff f9e2 	bl	8001ee0 <HAL_GetTick>
 8002b1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b1e:	e00a      	b.n	8002b36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b20:	f7ff f9de 	bl	8001ee0 <HAL_GetTick>
 8002b24:	4602      	mov	r2, r0
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d901      	bls.n	8002b36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b32:	2303      	movs	r3, #3
 8002b34:	e053      	b.n	8002bde <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b36:	4b2d      	ldr	r3, [pc, #180]	; (8002bec <HAL_RCC_ClockConfig+0x1c4>)
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	f003 020c 	and.w	r2, r3, #12
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d1eb      	bne.n	8002b20 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b48:	4b27      	ldr	r3, [pc, #156]	; (8002be8 <HAL_RCC_ClockConfig+0x1c0>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0307 	and.w	r3, r3, #7
 8002b50:	683a      	ldr	r2, [r7, #0]
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d210      	bcs.n	8002b78 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b56:	4b24      	ldr	r3, [pc, #144]	; (8002be8 <HAL_RCC_ClockConfig+0x1c0>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f023 0207 	bic.w	r2, r3, #7
 8002b5e:	4922      	ldr	r1, [pc, #136]	; (8002be8 <HAL_RCC_ClockConfig+0x1c0>)
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b66:	4b20      	ldr	r3, [pc, #128]	; (8002be8 <HAL_RCC_ClockConfig+0x1c0>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 0307 	and.w	r3, r3, #7
 8002b6e:	683a      	ldr	r2, [r7, #0]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d001      	beq.n	8002b78 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	e032      	b.n	8002bde <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 0304 	and.w	r3, r3, #4
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d008      	beq.n	8002b96 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b84:	4b19      	ldr	r3, [pc, #100]	; (8002bec <HAL_RCC_ClockConfig+0x1c4>)
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	4916      	ldr	r1, [pc, #88]	; (8002bec <HAL_RCC_ClockConfig+0x1c4>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0308 	and.w	r3, r3, #8
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d009      	beq.n	8002bb6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002ba2:	4b12      	ldr	r3, [pc, #72]	; (8002bec <HAL_RCC_ClockConfig+0x1c4>)
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	691b      	ldr	r3, [r3, #16]
 8002bae:	00db      	lsls	r3, r3, #3
 8002bb0:	490e      	ldr	r1, [pc, #56]	; (8002bec <HAL_RCC_ClockConfig+0x1c4>)
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002bb6:	f000 f821 	bl	8002bfc <HAL_RCC_GetSysClockFreq>
 8002bba:	4602      	mov	r2, r0
 8002bbc:	4b0b      	ldr	r3, [pc, #44]	; (8002bec <HAL_RCC_ClockConfig+0x1c4>)
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	091b      	lsrs	r3, r3, #4
 8002bc2:	f003 030f 	and.w	r3, r3, #15
 8002bc6:	490a      	ldr	r1, [pc, #40]	; (8002bf0 <HAL_RCC_ClockConfig+0x1c8>)
 8002bc8:	5ccb      	ldrb	r3, [r1, r3]
 8002bca:	fa22 f303 	lsr.w	r3, r2, r3
 8002bce:	4a09      	ldr	r2, [pc, #36]	; (8002bf4 <HAL_RCC_ClockConfig+0x1cc>)
 8002bd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002bd2:	4b09      	ldr	r3, [pc, #36]	; (8002bf8 <HAL_RCC_ClockConfig+0x1d0>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7ff f940 	bl	8001e5c <HAL_InitTick>

  return HAL_OK;
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3710      	adds	r7, #16
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	40022000 	.word	0x40022000
 8002bec:	40021000 	.word	0x40021000
 8002bf0:	080036fc 	.word	0x080036fc
 8002bf4:	20000000 	.word	0x20000000
 8002bf8:	20000038 	.word	0x20000038

08002bfc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b087      	sub	sp, #28
 8002c00:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c02:	2300      	movs	r3, #0
 8002c04:	60fb      	str	r3, [r7, #12]
 8002c06:	2300      	movs	r3, #0
 8002c08:	60bb      	str	r3, [r7, #8]
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	617b      	str	r3, [r7, #20]
 8002c0e:	2300      	movs	r3, #0
 8002c10:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002c12:	2300      	movs	r3, #0
 8002c14:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002c16:	4b1e      	ldr	r3, [pc, #120]	; (8002c90 <HAL_RCC_GetSysClockFreq+0x94>)
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f003 030c 	and.w	r3, r3, #12
 8002c22:	2b04      	cmp	r3, #4
 8002c24:	d002      	beq.n	8002c2c <HAL_RCC_GetSysClockFreq+0x30>
 8002c26:	2b08      	cmp	r3, #8
 8002c28:	d003      	beq.n	8002c32 <HAL_RCC_GetSysClockFreq+0x36>
 8002c2a:	e027      	b.n	8002c7c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c2c:	4b19      	ldr	r3, [pc, #100]	; (8002c94 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c2e:	613b      	str	r3, [r7, #16]
      break;
 8002c30:	e027      	b.n	8002c82 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	0c9b      	lsrs	r3, r3, #18
 8002c36:	f003 030f 	and.w	r3, r3, #15
 8002c3a:	4a17      	ldr	r2, [pc, #92]	; (8002c98 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002c3c:	5cd3      	ldrb	r3, [r2, r3]
 8002c3e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d010      	beq.n	8002c6c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002c4a:	4b11      	ldr	r3, [pc, #68]	; (8002c90 <HAL_RCC_GetSysClockFreq+0x94>)
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	0c5b      	lsrs	r3, r3, #17
 8002c50:	f003 0301 	and.w	r3, r3, #1
 8002c54:	4a11      	ldr	r2, [pc, #68]	; (8002c9c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002c56:	5cd3      	ldrb	r3, [r2, r3]
 8002c58:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a0d      	ldr	r2, [pc, #52]	; (8002c94 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c5e:	fb03 f202 	mul.w	r2, r3, r2
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c68:	617b      	str	r3, [r7, #20]
 8002c6a:	e004      	b.n	8002c76 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	4a0c      	ldr	r2, [pc, #48]	; (8002ca0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002c70:	fb02 f303 	mul.w	r3, r2, r3
 8002c74:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	613b      	str	r3, [r7, #16]
      break;
 8002c7a:	e002      	b.n	8002c82 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c7c:	4b05      	ldr	r3, [pc, #20]	; (8002c94 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c7e:	613b      	str	r3, [r7, #16]
      break;
 8002c80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c82:	693b      	ldr	r3, [r7, #16]
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	371c      	adds	r7, #28
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bc80      	pop	{r7}
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	40021000 	.word	0x40021000
 8002c94:	007a1200 	.word	0x007a1200
 8002c98:	0800370c 	.word	0x0800370c
 8002c9c:	0800371c 	.word	0x0800371c
 8002ca0:	003d0900 	.word	0x003d0900

08002ca4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b085      	sub	sp, #20
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002cac:	4b0a      	ldr	r3, [pc, #40]	; (8002cd8 <RCC_Delay+0x34>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a0a      	ldr	r2, [pc, #40]	; (8002cdc <RCC_Delay+0x38>)
 8002cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb6:	0a5b      	lsrs	r3, r3, #9
 8002cb8:	687a      	ldr	r2, [r7, #4]
 8002cba:	fb02 f303 	mul.w	r3, r2, r3
 8002cbe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002cc0:	bf00      	nop
  }
  while (Delay --);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	1e5a      	subs	r2, r3, #1
 8002cc6:	60fa      	str	r2, [r7, #12]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d1f9      	bne.n	8002cc0 <RCC_Delay+0x1c>
}
 8002ccc:	bf00      	nop
 8002cce:	bf00      	nop
 8002cd0:	3714      	adds	r7, #20
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bc80      	pop	{r7}
 8002cd6:	4770      	bx	lr
 8002cd8:	20000000 	.word	0x20000000
 8002cdc:	10624dd3 	.word	0x10624dd3

08002ce0 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	60f8      	str	r0, [r7, #12]
 8002ce8:	60b9      	str	r1, [r7, #8]
 8002cea:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d004      	beq.n	8002cfc <HAL_SRAM_Init+0x1c>
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	699b      	ldr	r3, [r3, #24]
 8002cf6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002cfa:	d101      	bne.n	8002d00 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e038      	b.n	8002d72 <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d106      	bne.n	8002d1a <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8002d14:	68f8      	ldr	r0, [r7, #12]
 8002d16:	f7fe fd95 	bl	8001844 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	3308      	adds	r3, #8
 8002d22:	4619      	mov	r1, r3
 8002d24:	4610      	mov	r0, r2
 8002d26:	f000 f829 	bl	8002d7c <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6818      	ldr	r0, [r3, #0]
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	461a      	mov	r2, r3
 8002d34:	68b9      	ldr	r1, [r7, #8]
 8002d36:	f000 f88b 	bl	8002e50 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	6858      	ldr	r0, [r3, #4]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	689a      	ldr	r2, [r3, #8]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d46:	6879      	ldr	r1, [r7, #4]
 8002d48:	f000 f8b6 	bl	8002eb8 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	68fa      	ldr	r2, [r7, #12]
 8002d52:	6892      	ldr	r2, [r2, #8]
 8002d54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	68fa      	ldr	r2, [r7, #12]
 8002d5e:	6892      	ldr	r2, [r2, #8]
 8002d60:	f041 0101 	orr.w	r1, r1, #1
 8002d64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8002d70:	2300      	movs	r3, #0
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3710      	adds	r7, #16
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
	...

08002d7c <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b087      	sub	sp, #28
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
 8002d84:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d90:	683a      	ldr	r2, [r7, #0]
 8002d92:	6812      	ldr	r2, [r2, #0]
 8002d94:	f023 0101 	bic.w	r1, r3, #1
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	2b08      	cmp	r3, #8
 8002da4:	d102      	bne.n	8002dac <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8002da6:	2340      	movs	r3, #64	; 0x40
 8002da8:	617b      	str	r3, [r7, #20]
 8002daa:	e001      	b.n	8002db0 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8002dac:	2300      	movs	r3, #0
 8002dae:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8002dbc:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8002dc2:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8002dc8:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8002dce:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8002dd4:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8002dda:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 8002de0:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 8002de6:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 8002dec:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 8002df2:	4313      	orrs	r3, r2
 8002df4:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	699b      	ldr	r3, [r3, #24]
 8002dfa:	693a      	ldr	r2, [r7, #16]
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e04:	693a      	ldr	r2, [r7, #16]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 8002e0a:	4b10      	ldr	r3, [pc, #64]	; (8002e4c <FSMC_NORSRAM_Init+0xd0>)
 8002e0c:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e14:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8002e1c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	43db      	mvns	r3, r3
 8002e2c:	ea02 0103 	and.w	r1, r2, r3
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	4319      	orrs	r1, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 8002e3e:	2300      	movs	r3, #0
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	371c      	adds	r7, #28
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bc80      	pop	{r7}
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	0008fb7f 	.word	0x0008fb7f

08002e50 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b085      	sub	sp, #20
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	60f8      	str	r0, [r7, #12]
 8002e58:	60b9      	str	r1, [r7, #8]
 8002e5a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	1c5a      	adds	r2, r3, #1
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e66:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	011b      	lsls	r3, r3, #4
 8002e74:	431a      	orrs	r2, r3
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	021b      	lsls	r3, r3, #8
 8002e7c:	431a      	orrs	r2, r3
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	041b      	lsls	r3, r3, #16
 8002e84:	431a      	orrs	r2, r3
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	691b      	ldr	r3, [r3, #16]
 8002e8a:	3b01      	subs	r3, #1
 8002e8c:	051b      	lsls	r3, r3, #20
 8002e8e:	431a      	orrs	r2, r3
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	695b      	ldr	r3, [r3, #20]
 8002e94:	3b02      	subs	r3, #2
 8002e96:	061b      	lsls	r3, r3, #24
 8002e98:	431a      	orrs	r2, r3
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	699b      	ldr	r3, [r3, #24]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	3201      	adds	r2, #1
 8002ea4:	4319      	orrs	r1, r3
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 8002eac:	2300      	movs	r3, #0
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	3714      	adds	r7, #20
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bc80      	pop	{r7}
 8002eb6:	4770      	bx	lr

08002eb8 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b085      	sub	sp, #20
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	60b9      	str	r1, [r7, #8]
 8002ec2:	607a      	str	r2, [r7, #4]
 8002ec4:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ecc:	d11d      	bne.n	8002f0a <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	687a      	ldr	r2, [r7, #4]
 8002ed2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002ed6:	4b13      	ldr	r3, [pc, #76]	; (8002f24 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8002ed8:	4013      	ands	r3, r2
 8002eda:	68ba      	ldr	r2, [r7, #8]
 8002edc:	6811      	ldr	r1, [r2, #0]
 8002ede:	68ba      	ldr	r2, [r7, #8]
 8002ee0:	6852      	ldr	r2, [r2, #4]
 8002ee2:	0112      	lsls	r2, r2, #4
 8002ee4:	4311      	orrs	r1, r2
 8002ee6:	68ba      	ldr	r2, [r7, #8]
 8002ee8:	6892      	ldr	r2, [r2, #8]
 8002eea:	0212      	lsls	r2, r2, #8
 8002eec:	4311      	orrs	r1, r2
 8002eee:	68ba      	ldr	r2, [r7, #8]
 8002ef0:	6992      	ldr	r2, [r2, #24]
 8002ef2:	4311      	orrs	r1, r2
 8002ef4:	68ba      	ldr	r2, [r7, #8]
 8002ef6:	68d2      	ldr	r2, [r2, #12]
 8002ef8:	0412      	lsls	r2, r2, #16
 8002efa:	430a      	orrs	r2, r1
 8002efc:	ea43 0102 	orr.w	r1, r3, r2
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002f08:	e005      	b.n	8002f16 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8002f12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8002f16:	2300      	movs	r3, #0
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	3714      	adds	r7, #20
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bc80      	pop	{r7}
 8002f20:	4770      	bx	lr
 8002f22:	bf00      	nop
 8002f24:	cff00000 	.word	0xcff00000

08002f28 <_ZdlPvj>:
 8002f28:	f000 b800 	b.w	8002f2c <_ZdlPv>

08002f2c <_ZdlPv>:
 8002f2c:	f000 b824 	b.w	8002f78 <free>

08002f30 <__libc_init_array>:
 8002f30:	b570      	push	{r4, r5, r6, lr}
 8002f32:	2600      	movs	r6, #0
 8002f34:	4d0c      	ldr	r5, [pc, #48]	; (8002f68 <__libc_init_array+0x38>)
 8002f36:	4c0d      	ldr	r4, [pc, #52]	; (8002f6c <__libc_init_array+0x3c>)
 8002f38:	1b64      	subs	r4, r4, r5
 8002f3a:	10a4      	asrs	r4, r4, #2
 8002f3c:	42a6      	cmp	r6, r4
 8002f3e:	d109      	bne.n	8002f54 <__libc_init_array+0x24>
 8002f40:	f000 f880 	bl	8003044 <_init>
 8002f44:	2600      	movs	r6, #0
 8002f46:	4d0a      	ldr	r5, [pc, #40]	; (8002f70 <__libc_init_array+0x40>)
 8002f48:	4c0a      	ldr	r4, [pc, #40]	; (8002f74 <__libc_init_array+0x44>)
 8002f4a:	1b64      	subs	r4, r4, r5
 8002f4c:	10a4      	asrs	r4, r4, #2
 8002f4e:	42a6      	cmp	r6, r4
 8002f50:	d105      	bne.n	8002f5e <__libc_init_array+0x2e>
 8002f52:	bd70      	pop	{r4, r5, r6, pc}
 8002f54:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f58:	4798      	blx	r3
 8002f5a:	3601      	adds	r6, #1
 8002f5c:	e7ee      	b.n	8002f3c <__libc_init_array+0xc>
 8002f5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f62:	4798      	blx	r3
 8002f64:	3601      	adds	r6, #1
 8002f66:	e7f2      	b.n	8002f4e <__libc_init_array+0x1e>
 8002f68:	08003720 	.word	0x08003720
 8002f6c:	08003720 	.word	0x08003720
 8002f70:	08003720 	.word	0x08003720
 8002f74:	08003724 	.word	0x08003724

08002f78 <free>:
 8002f78:	4b02      	ldr	r3, [pc, #8]	; (8002f84 <free+0xc>)
 8002f7a:	4601      	mov	r1, r0
 8002f7c:	6818      	ldr	r0, [r3, #0]
 8002f7e:	f000 b80b 	b.w	8002f98 <_free_r>
 8002f82:	bf00      	nop
 8002f84:	20000040 	.word	0x20000040

08002f88 <memset>:
 8002f88:	4603      	mov	r3, r0
 8002f8a:	4402      	add	r2, r0
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d100      	bne.n	8002f92 <memset+0xa>
 8002f90:	4770      	bx	lr
 8002f92:	f803 1b01 	strb.w	r1, [r3], #1
 8002f96:	e7f9      	b.n	8002f8c <memset+0x4>

08002f98 <_free_r>:
 8002f98:	b538      	push	{r3, r4, r5, lr}
 8002f9a:	4605      	mov	r5, r0
 8002f9c:	2900      	cmp	r1, #0
 8002f9e:	d040      	beq.n	8003022 <_free_r+0x8a>
 8002fa0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002fa4:	1f0c      	subs	r4, r1, #4
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	bfb8      	it	lt
 8002faa:	18e4      	addlt	r4, r4, r3
 8002fac:	f000 f83c 	bl	8003028 <__malloc_lock>
 8002fb0:	4a1c      	ldr	r2, [pc, #112]	; (8003024 <_free_r+0x8c>)
 8002fb2:	6813      	ldr	r3, [r2, #0]
 8002fb4:	b933      	cbnz	r3, 8002fc4 <_free_r+0x2c>
 8002fb6:	6063      	str	r3, [r4, #4]
 8002fb8:	6014      	str	r4, [r2, #0]
 8002fba:	4628      	mov	r0, r5
 8002fbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002fc0:	f000 b838 	b.w	8003034 <__malloc_unlock>
 8002fc4:	42a3      	cmp	r3, r4
 8002fc6:	d908      	bls.n	8002fda <_free_r+0x42>
 8002fc8:	6820      	ldr	r0, [r4, #0]
 8002fca:	1821      	adds	r1, r4, r0
 8002fcc:	428b      	cmp	r3, r1
 8002fce:	bf01      	itttt	eq
 8002fd0:	6819      	ldreq	r1, [r3, #0]
 8002fd2:	685b      	ldreq	r3, [r3, #4]
 8002fd4:	1809      	addeq	r1, r1, r0
 8002fd6:	6021      	streq	r1, [r4, #0]
 8002fd8:	e7ed      	b.n	8002fb6 <_free_r+0x1e>
 8002fda:	461a      	mov	r2, r3
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	b10b      	cbz	r3, 8002fe4 <_free_r+0x4c>
 8002fe0:	42a3      	cmp	r3, r4
 8002fe2:	d9fa      	bls.n	8002fda <_free_r+0x42>
 8002fe4:	6811      	ldr	r1, [r2, #0]
 8002fe6:	1850      	adds	r0, r2, r1
 8002fe8:	42a0      	cmp	r0, r4
 8002fea:	d10b      	bne.n	8003004 <_free_r+0x6c>
 8002fec:	6820      	ldr	r0, [r4, #0]
 8002fee:	4401      	add	r1, r0
 8002ff0:	1850      	adds	r0, r2, r1
 8002ff2:	4283      	cmp	r3, r0
 8002ff4:	6011      	str	r1, [r2, #0]
 8002ff6:	d1e0      	bne.n	8002fba <_free_r+0x22>
 8002ff8:	6818      	ldr	r0, [r3, #0]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	4401      	add	r1, r0
 8002ffe:	6011      	str	r1, [r2, #0]
 8003000:	6053      	str	r3, [r2, #4]
 8003002:	e7da      	b.n	8002fba <_free_r+0x22>
 8003004:	d902      	bls.n	800300c <_free_r+0x74>
 8003006:	230c      	movs	r3, #12
 8003008:	602b      	str	r3, [r5, #0]
 800300a:	e7d6      	b.n	8002fba <_free_r+0x22>
 800300c:	6820      	ldr	r0, [r4, #0]
 800300e:	1821      	adds	r1, r4, r0
 8003010:	428b      	cmp	r3, r1
 8003012:	bf01      	itttt	eq
 8003014:	6819      	ldreq	r1, [r3, #0]
 8003016:	685b      	ldreq	r3, [r3, #4]
 8003018:	1809      	addeq	r1, r1, r0
 800301a:	6021      	streq	r1, [r4, #0]
 800301c:	6063      	str	r3, [r4, #4]
 800301e:	6054      	str	r4, [r2, #4]
 8003020:	e7cb      	b.n	8002fba <_free_r+0x22>
 8003022:	bd38      	pop	{r3, r4, r5, pc}
 8003024:	20000114 	.word	0x20000114

08003028 <__malloc_lock>:
 8003028:	4801      	ldr	r0, [pc, #4]	; (8003030 <__malloc_lock+0x8>)
 800302a:	f000 b809 	b.w	8003040 <__retarget_lock_acquire_recursive>
 800302e:	bf00      	nop
 8003030:	20000118 	.word	0x20000118

08003034 <__malloc_unlock>:
 8003034:	4801      	ldr	r0, [pc, #4]	; (800303c <__malloc_unlock+0x8>)
 8003036:	f000 b804 	b.w	8003042 <__retarget_lock_release_recursive>
 800303a:	bf00      	nop
 800303c:	20000118 	.word	0x20000118

08003040 <__retarget_lock_acquire_recursive>:
 8003040:	4770      	bx	lr

08003042 <__retarget_lock_release_recursive>:
 8003042:	4770      	bx	lr

08003044 <_init>:
 8003044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003046:	bf00      	nop
 8003048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800304a:	bc08      	pop	{r3}
 800304c:	469e      	mov	lr, r3
 800304e:	4770      	bx	lr

08003050 <_fini>:
 8003050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003052:	bf00      	nop
 8003054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003056:	bc08      	pop	{r3}
 8003058:	469e      	mov	lr, r3
 800305a:	4770      	bx	lr
