// Seed: 1861165814
module module_0;
  assign id_1 = id_1;
  wire id_2 = 1;
  assign #(id_1) id_1 = ~1;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input wand id_2,
    output wor id_3,
    input tri id_4,
    input wire id_5,
    output tri0 id_6,
    input tri0 id_7,
    input uwire id_8,
    input wire id_9,
    input wand id_10,
    output supply1 id_11
);
  assign id_6 = id_10 & id_5;
  module_0(); id_13(
      .id_0(1), .id_1(1), .id_2(id_1 << id_4)
  );
endmodule
