
*** Running vivado
    with args -log BH_DEMO_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BH_DEMO_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source BH_DEMO_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 456.129 ; gain = 165.234
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top BH_DEMO_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19512 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1061.320 ; gain = 234.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BH_DEMO_wrapper' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/hdl/BH_DEMO_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'BH_DEMO' declared at 'C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/synth/BH_DEMO.vhd:14' bound to instance 'BH_DEMO_i' of component 'BH_DEMO' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/hdl/BH_DEMO_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'BH_DEMO' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/synth/BH_DEMO.vhd:26]
INFO: [Synth 8-3491] module 'BH_DEMO_axi_bram_ctrl_0_0' declared at 'C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/synth_1/.Xil/Vivado-24816-Ido/realtime/BH_DEMO_axi_bram_ctrl_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0' of component 'BH_DEMO_axi_bram_ctrl_0_0' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/synth/BH_DEMO.vhd:465]
INFO: [Synth 8-638] synthesizing module 'BH_DEMO_axi_bram_ctrl_0_0' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/synth_1/.Xil/Vivado-24816-Ido/realtime/BH_DEMO_axi_bram_ctrl_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'BH_DEMO_axi_bram_ctrl_0_bram_0' declared at 'C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/synth_1/.Xil/Vivado-24816-Ido/realtime/BH_DEMO_axi_bram_ctrl_0_bram_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0_bram' of component 'BH_DEMO_axi_bram_ctrl_0_bram_0' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/synth/BH_DEMO.vhd:508]
INFO: [Synth 8-638] synthesizing module 'BH_DEMO_axi_bram_ctrl_0_bram_0' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/synth_1/.Xil/Vivado-24816-Ido/realtime/BH_DEMO_axi_bram_ctrl_0_bram_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'BH_DEMO_axi_smc_0' declared at 'C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/synth_1/.Xil/Vivado-24816-Ido/realtime/BH_DEMO_axi_smc_0_stub.vhdl:5' bound to instance 'axi_smc' of component 'BH_DEMO_axi_smc_0' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/synth/BH_DEMO.vhd:520]
INFO: [Synth 8-638] synthesizing module 'BH_DEMO_axi_smc_0' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/synth_1/.Xil/Vivado-24816-Ido/realtime/BH_DEMO_axi_smc_0_stub.vhdl:83]
INFO: [Synth 8-3491] module 'BH_DEMO_clk_wiz_0' declared at 'C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/synth_1/.Xil/Vivado-24816-Ido/realtime/BH_DEMO_clk_wiz_0_stub.vhdl:5' bound to instance 'clk_wiz' of component 'BH_DEMO_clk_wiz_0' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/synth/BH_DEMO.vhd:595]
INFO: [Synth 8-638] synthesizing module 'BH_DEMO_clk_wiz_0' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/synth_1/.Xil/Vivado-24816-Ido/realtime/BH_DEMO_clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BH_DEMO_jtag_axi_0_0' declared at 'C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/synth_1/.Xil/Vivado-24816-Ido/realtime/BH_DEMO_jtag_axi_0_0_stub.vhdl:5' bound to instance 'jtag_axi_0' of component 'BH_DEMO_jtag_axi_0_0' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/synth/BH_DEMO.vhd:602]
INFO: [Synth 8-638] synthesizing module 'BH_DEMO_jtag_axi_0_0' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/synth_1/.Xil/Vivado-24816-Ido/realtime/BH_DEMO_jtag_axi_0_0_stub.vhdl:50]
INFO: [Synth 8-3491] module 'BH_DEMO_rst_clk_wiz_100M_0' declared at 'C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/synth_1/.Xil/Vivado-24816-Ido/realtime/BH_DEMO_rst_clk_wiz_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_100M' of component 'BH_DEMO_rst_clk_wiz_100M_0' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/synth/BH_DEMO.vhd:644]
INFO: [Synth 8-638] synthesizing module 'BH_DEMO_rst_clk_wiz_100M_0' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/synth_1/.Xil/Vivado-24816-Ido/realtime/BH_DEMO_rst_clk_wiz_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'BH_DEMO_system_ila_0_0' declared at 'C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/synth_1/.Xil/Vivado-24816-Ido/realtime/BH_DEMO_system_ila_0_0_stub.vhdl:5' bound to instance 'system_ila_0' of component 'BH_DEMO_system_ila_0_0' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/synth/BH_DEMO.vhd:657]
INFO: [Synth 8-638] synthesizing module 'BH_DEMO_system_ila_0_0' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/synth_1/.Xil/Vivado-24816-Ido/realtime/BH_DEMO_system_ila_0_0_stub.vhdl:46]
INFO: [Synth 8-256] done synthesizing module 'BH_DEMO' (1#1) [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/synth/BH_DEMO.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'BH_DEMO_wrapper' (2#1) [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/hdl/BH_DEMO_wrapper.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1139.582 ; gain = 312.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1139.582 ; gain = 312.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1139.582 ; gain = 312.691
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1139.582 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/ip/BH_DEMO_jtag_axi_0_0/BH_DEMO_jtag_axi_0_0/BH_DEMO_jtag_axi_0_0_in_context.xdc] for cell 'BH_DEMO_i/jtag_axi_0'
Finished Parsing XDC File [c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/ip/BH_DEMO_jtag_axi_0_0/BH_DEMO_jtag_axi_0_0/BH_DEMO_jtag_axi_0_0_in_context.xdc] for cell 'BH_DEMO_i/jtag_axi_0'
Parsing XDC File [c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/ip/BH_DEMO_axi_bram_ctrl_0_0/BH_DEMO_axi_bram_ctrl_0_0/BH_DEMO_axi_bram_ctrl_0_0_in_context.xdc] for cell 'BH_DEMO_i/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/ip/BH_DEMO_axi_bram_ctrl_0_0/BH_DEMO_axi_bram_ctrl_0_0/BH_DEMO_axi_bram_ctrl_0_0_in_context.xdc] for cell 'BH_DEMO_i/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/ip/BH_DEMO_axi_bram_ctrl_0_bram_0/BH_DEMO_axi_bram_ctrl_0_bram_0/BH_DEMO_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'BH_DEMO_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/ip/BH_DEMO_axi_bram_ctrl_0_bram_0/BH_DEMO_axi_bram_ctrl_0_bram_0/BH_DEMO_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'BH_DEMO_i/axi_bram_ctrl_0_bram'
Parsing XDC File [c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/ip/BH_DEMO_axi_smc_0/BH_DEMO_axi_smc_0/BH_DEMO_axi_smc_0_in_context.xdc] for cell 'BH_DEMO_i/axi_smc'
Finished Parsing XDC File [c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/ip/BH_DEMO_axi_smc_0/BH_DEMO_axi_smc_0/BH_DEMO_axi_smc_0_in_context.xdc] for cell 'BH_DEMO_i/axi_smc'
Parsing XDC File [c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/ip/BH_DEMO_clk_wiz_0/BH_DEMO_clk_wiz_0/BH_DEMO_clk_wiz_0_in_context.xdc] for cell 'BH_DEMO_i/clk_wiz'
Finished Parsing XDC File [c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/ip/BH_DEMO_clk_wiz_0/BH_DEMO_clk_wiz_0/BH_DEMO_clk_wiz_0_in_context.xdc] for cell 'BH_DEMO_i/clk_wiz'
Parsing XDC File [c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/ip/BH_DEMO_rst_clk_wiz_100M_0/BH_DEMO_rst_clk_wiz_100M_0/BH_DEMO_rst_clk_wiz_100M_0_in_context.xdc] for cell 'BH_DEMO_i/rst_clk_wiz_100M'
Finished Parsing XDC File [c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/ip/BH_DEMO_rst_clk_wiz_100M_0/BH_DEMO_rst_clk_wiz_100M_0/BH_DEMO_rst_clk_wiz_100M_0_in_context.xdc] for cell 'BH_DEMO_i/rst_clk_wiz_100M'
Parsing XDC File [c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/ip/BH_DEMO_system_ila_0_0/BH_DEMO_system_ila_0_0/BH_DEMO_system_ila_0_0_in_context.xdc] for cell 'BH_DEMO_i/system_ila_0'
Finished Parsing XDC File [c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/ip/BH_DEMO_system_ila_0_0/BH_DEMO_system_ila_0_0/BH_DEMO_system_ila_0_0_in_context.xdc] for cell 'BH_DEMO_i/system_ila_0'
Parsing XDC File [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/BH_DEMO.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/BH_DEMO.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/BH_DEMO.xdc:4]
Finished Parsing XDC File [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/BH_DEMO.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/BH_DEMO.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/BH_DEMO_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/BH_DEMO.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BH_DEMO_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BH_DEMO_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1180.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1180.012 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'BH_DEMO_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1183.023 ; gain = 356.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1183.023 ; gain = 356.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  {c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/ip/BH_DEMO_clk_wiz_0/BH_DEMO_clk_wiz_0/BH_DEMO_clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  {c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.srcs/sources_1/bd/BH_DEMO/ip/BH_DEMO_clk_wiz_0/BH_DEMO_clk_wiz_0/BH_DEMO_clk_wiz_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for BH_DEMO_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BH_DEMO_i/jtag_axi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BH_DEMO_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BH_DEMO_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BH_DEMO_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BH_DEMO_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BH_DEMO_i/rst_clk_wiz_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BH_DEMO_i/system_ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1183.023 ; gain = 356.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1183.023 ; gain = 356.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1183.023 ; gain = 356.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1193.074 ; gain = 366.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1193.074 ; gain = 366.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1202.918 ; gain = 376.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1218.746 ; gain = 391.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1218.746 ; gain = 391.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1218.746 ; gain = 391.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1218.746 ; gain = 391.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1218.746 ; gain = 391.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1218.746 ; gain = 391.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |BH_DEMO_axi_bram_ctrl_0_0      |         1|
|2     |BH_DEMO_axi_bram_ctrl_0_bram_0 |         1|
|3     |BH_DEMO_axi_smc_0              |         1|
|4     |BH_DEMO_clk_wiz_0              |         1|
|5     |BH_DEMO_jtag_axi_0_0           |         1|
|6     |BH_DEMO_rst_clk_wiz_100M_0     |         1|
|7     |BH_DEMO_system_ila_0_0         |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |BH_DEMO_axi_bram_ctrl_0_0_bbox_0      |     1|
|2     |BH_DEMO_axi_bram_ctrl_0_bram_0_bbox_1 |     1|
|3     |BH_DEMO_axi_smc_0_bbox_2              |     1|
|4     |BH_DEMO_clk_wiz_0_bbox_3              |     1|
|5     |BH_DEMO_jtag_axi_0_0_bbox_4           |     1|
|6     |BH_DEMO_rst_clk_wiz_100M_0_bbox_5     |     1|
|7     |BH_DEMO_system_ila_0_0_bbox_6         |     1|
|8     |IBUF                                  |     2|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+------------+--------+------+
|      |Instance    |Module  |Cells |
+------+------------+--------+------+
|1     |top         |        |   456|
|2     |  BH_DEMO_i |BH_DEMO |   454|
+------+------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1218.746 ; gain = 391.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1218.746 ; gain = 348.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1218.746 ; gain = 391.855
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1230.785 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1234.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1234.617 ; gain = 689.953
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1234.617 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab19/lab19.runs/synth_1/BH_DEMO_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BH_DEMO_wrapper_utilization_synth.rpt -pb BH_DEMO_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 10 21:07:55 2025...
