19:58:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\temp_xsdb_launch_script.tcl
19:58:44 INFO  : XSCT server has started successfully.
19:58:44 INFO  : Successfully done setting XSCT server connection channel  
19:58:44 INFO  : plnx-install-location is set to ''
19:58:44 INFO  : Successfully done setting workspace for the tool. 
19:59:01 INFO  : Platform repository initialization has completed.
19:59:01 INFO  : Registering command handlers for Vitis TCF services
19:59:05 INFO  : Successfully done query RDI_DATADIR 
20:00:12 INFO  : Result from executing command 'getProjects': Sensors_ML_wrapper
20:00:12 INFO  : Result from executing command 'getPlatforms': 
20:00:12 WARN  : An unexpected exception occurred in the module 'platform project logging'
20:00:13 INFO  : Platform 'Sensors_ML_wrapper' is added to custom repositories.
20:00:25 INFO  : Platform 'Sensors_ML_wrapper' is added to custom repositories.
20:01:14 INFO  : Example project xgpio_example_1 has been created successfully.
20:15:46 INFO  : Example project xgpio_low_level_example_1 has been created successfully.
20:15:54 INFO  : Example project xgpio_tapp_example_1 has been created successfully.
20:44:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\temp_xsdb_launch_script.tcl
20:44:42 INFO  : XSCT server has started successfully.
20:44:42 INFO  : Successfully done setting XSCT server connection channel  
20:44:42 INFO  : plnx-install-location is set to ''
20:44:42 INFO  : Successfully done setting workspace for the tool. 
20:45:01 INFO  : Registering command handlers for Vitis TCF services
20:45:01 INFO  : Platform repository initialization has completed.
20:45:04 INFO  : Successfully done query RDI_DATADIR 
22:25:24 INFO  : Result from executing command 'getProjects': Sensors_ML_wrapper
22:25:24 INFO  : Result from executing command 'getPlatforms': Sensors_ML_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/Sensors_ML_wrapper.xpfm
22:25:24 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
22:26:11 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
22:30:05 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
22:35:33 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
22:36:45 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
22:42:52 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
22:43:59 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
22:44:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:44:41 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:45:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:45:48 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit"
22:46:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:46:01 INFO  : 'jtag frequency' command is executed.
22:46:01 INFO  : Context for 'APU' is selected.
22:46:01 INFO  : System reset is completed.
22:46:04 INFO  : 'after 3000' command is executed.
22:46:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:46:07 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit"
22:46:08 INFO  : Context for 'APU' is selected.
22:46:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa'.
22:46:09 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:09 INFO  : Context for 'APU' is selected.
22:46:09 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl' is done.
22:46:09 INFO  : 'ps7_init' command is executed.
22:46:09 INFO  : 'ps7_post_config' command is executed.
22:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:09 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:09 INFO  : 'con' command is executed.
22:46:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:46:09 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\application_project_sensors_ml_system\_ide\scripts\debugger_application_project_sensors_ml-default.tcl'
22:51:49 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
22:52:02 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
22:52:28 INFO  : Disconnected from the channel tcfchan#4.
22:52:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:52:37 INFO  : 'jtag frequency' command is executed.
22:52:37 INFO  : Context for 'APU' is selected.
22:52:37 INFO  : System reset is completed.
22:52:40 INFO  : 'after 3000' command is executed.
22:52:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:52:43 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit"
22:52:43 INFO  : Context for 'APU' is selected.
22:52:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa'.
22:52:43 INFO  : 'configparams force-mem-access 1' command is executed.
22:52:43 INFO  : Context for 'APU' is selected.
22:52:43 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl' is done.
22:52:43 INFO  : 'ps7_init' command is executed.
22:52:43 INFO  : 'ps7_post_config' command is executed.
22:52:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:43 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:52:43 INFO  : 'configparams force-mem-access 0' command is executed.
22:52:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf
configparams force-mem-access 0
----------------End of Script----------------

22:52:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:44 INFO  : 'con' command is executed.
22:52:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:52:44 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\application_project_sensors_ml_system\_ide\scripts\debugger_application_project_sensors_ml-default.tcl'
23:43:54 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
23:45:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\temp_xsdb_launch_script.tcl
23:45:54 INFO  : XSCT server has started successfully.
23:45:54 INFO  : Successfully done setting XSCT server connection channel  
23:45:54 INFO  : plnx-install-location is set to ''
23:45:54 INFO  : Successfully done setting workspace for the tool. 
23:46:16 INFO  : Platform repository initialization has completed.
23:46:16 INFO  : Registering command handlers for Vitis TCF services
23:46:19 INFO  : Successfully done query RDI_DATADIR 
23:46:38 INFO  : Result from executing command 'getProjects': Sensors_ML_wrapper
23:46:38 INFO  : Result from executing command 'getPlatforms': Sensors_ML_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/Sensors_ML_wrapper.xpfm
23:46:39 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
23:47:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
23:47:06 INFO  : 'jtag frequency' command is executed.
23:47:06 INFO  : Context for 'APU' is selected.
23:47:06 INFO  : System reset is completed.
23:47:09 INFO  : 'after 3000' command is executed.
23:47:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
23:47:11 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit"
23:47:11 INFO  : Context for 'APU' is selected.
23:47:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa'.
23:47:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:12 INFO  : Context for 'APU' is selected.
23:47:12 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl' is done.
23:47:12 INFO  : 'ps7_init' command is executed.
23:47:12 INFO  : 'ps7_post_config' command is executed.
23:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:12 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:13 INFO  : 'con' command is executed.
23:47:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:47:13 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\application_project_sensors_ml_system\_ide\scripts\debugger_application_project_sensors_ml-default.tcl'
23:53:29 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
23:54:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\temp_xsdb_launch_script.tcl
23:55:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\temp_xsdb_launch_script.tcl
23:56:01 INFO  : XSCT server has started successfully.
23:56:01 INFO  : Successfully done setting XSCT server connection channel  
23:56:01 INFO  : plnx-install-location is set to ''
23:56:01 INFO  : Successfully done setting workspace for the tool. 
23:56:21 INFO  : Registering command handlers for Vitis TCF services
23:56:21 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


23:56:21 INFO  : Platform repository initialization has completed.
23:56:31 INFO  : Result from executing command 'getProjects': Sensors_ML_wrapper
23:56:31 INFO  : Successfully done query RDI_DATADIR 
23:56:31 INFO  : Result from executing command 'getPlatforms': 
23:56:32 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
23:58:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\temp_xsdb_launch_script.tcl
23:58:44 INFO  : XSCT server has started successfully.
23:58:44 INFO  : Successfully done setting XSCT server connection channel  
23:58:44 INFO  : plnx-install-location is set to ''
23:58:44 INFO  : Successfully done setting workspace for the tool. 
23:59:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\temp_xsdb_launch_script.tcl
23:59:16 INFO  : XSCT server has started successfully.
23:59:16 INFO  : Successfully done setting XSCT server connection channel  
23:59:16 INFO  : plnx-install-location is set to ''
23:59:16 INFO  : Successfully done setting workspace for the tool. 
23:59:16 INFO  : Platform repository initialization has completed.
23:59:16 INFO  : Registering command handlers for Vitis TCF services
23:59:17 INFO  : Successfully done query RDI_DATADIR 
23:59:40 INFO  : Result from executing command 'getProjects': Sensors_ML_wrapper
23:59:40 INFO  : Result from executing command 'getPlatforms': Sensors_ML_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/Sensors_ML_wrapper.xpfm
23:59:40 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
00:00:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
00:00:02 INFO  : 'jtag frequency' command is executed.
00:00:02 INFO  : Context for 'APU' is selected.
00:00:02 INFO  : System reset is completed.
00:00:05 INFO  : 'after 3000' command is executed.
00:00:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
00:00:08 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit"
00:00:08 INFO  : Context for 'APU' is selected.
00:00:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa'.
00:00:08 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:08 INFO  : Context for 'APU' is selected.
00:00:08 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl' is done.
00:00:08 INFO  : 'ps7_init' command is executed.
00:00:08 INFO  : 'ps7_post_config' command is executed.
00:00:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:09 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:09 INFO  : 'con' command is executed.
00:00:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:00:09 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\application_project_sensors_ml_system\_ide\scripts\debugger_application_project_sensors_ml-default.tcl'
00:01:23 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
00:01:35 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
00:01:56 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
00:02:20 INFO  : Disconnected from the channel tcfchan#3.
00:02:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
00:02:21 INFO  : 'jtag frequency' command is executed.
00:02:22 INFO  : Context for 'APU' is selected.
00:02:22 INFO  : System reset is completed.
00:02:25 INFO  : 'after 3000' command is executed.
00:02:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
00:02:27 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit"
00:02:27 INFO  : Context for 'APU' is selected.
00:02:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa'.
00:02:27 INFO  : 'configparams force-mem-access 1' command is executed.
00:02:27 INFO  : Context for 'APU' is selected.
00:02:27 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl' is done.
00:02:28 INFO  : 'ps7_init' command is executed.
00:02:28 INFO  : 'ps7_post_config' command is executed.
00:02:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:28 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:02:28 INFO  : 'configparams force-mem-access 0' command is executed.
00:02:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf
configparams force-mem-access 0
----------------End of Script----------------

00:02:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:28 INFO  : 'con' command is executed.
00:02:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:02:28 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\application_project_sensors_ml_system\_ide\scripts\debugger_application_project_sensors_ml-default.tcl'
00:06:09 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
00:06:16 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
00:06:29 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
00:06:40 INFO  : Disconnected from the channel tcfchan#6.
00:06:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
00:06:41 INFO  : 'jtag frequency' command is executed.
00:06:43 INFO  : Context for 'APU' is selected.
00:06:43 INFO  : System reset is completed.
00:06:46 INFO  : 'after 3000' command is executed.
00:06:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
00:06:49 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit"
00:06:49 INFO  : Context for 'APU' is selected.
00:06:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa'.
00:06:49 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:49 INFO  : Context for 'APU' is selected.
00:06:49 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl' is done.
00:06:49 INFO  : 'ps7_init' command is executed.
00:06:49 INFO  : 'ps7_post_config' command is executed.
00:06:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:50 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:50 INFO  : 'con' command is executed.
00:06:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:06:50 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\application_project_sensors_ml_system\_ide\scripts\debugger_application_project_sensors_ml-default.tcl'
00:08:47 INFO  : Disconnected from the channel tcfchan#9.
12:48:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\temp_xsdb_launch_script.tcl
12:48:46 INFO  : XSCT server has started successfully.
12:48:47 INFO  : Successfully done setting XSCT server connection channel  
12:48:47 INFO  : plnx-install-location is set to ''
12:48:47 INFO  : Successfully done setting workspace for the tool. 
12:49:08 INFO  : Registering command handlers for Vitis TCF services
12:49:08 INFO  : Platform repository initialization has completed.
12:49:14 INFO  : Successfully done query RDI_DATADIR 
12:52:43 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
12:52:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa is already opened

12:53:30 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
12:53:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa is already opened

12:53:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
12:53:49 INFO  : 'jtag frequency' command is executed.
12:53:49 INFO  : Context for 'APU' is selected.
12:53:49 INFO  : System reset is completed.
12:53:52 INFO  : 'after 3000' command is executed.
12:53:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
12:53:54 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit"
12:53:54 INFO  : Context for 'APU' is selected.
12:53:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa'.
12:53:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:55 INFO  : Context for 'APU' is selected.
12:53:55 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl' is done.
12:53:55 INFO  : 'ps7_init' command is executed.
12:53:55 INFO  : 'ps7_post_config' command is executed.
12:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:56 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:53:56 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:56 INFO  : 'con' command is executed.
12:53:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:53:56 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\application_project_sensors_ml_system\_ide\scripts\debugger_application_project_sensors_ml-default.tcl'
13:18:38 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
13:18:55 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
13:19:45 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
13:19:58 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
13:20:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa is already opened

13:20:15 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
13:20:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa is already opened

13:21:00 INFO  : Disconnected from the channel tcfchan#3.
13:21:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:21:11 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:21:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
13:21:19 INFO  : 'jtag frequency' command is executed.
13:21:19 INFO  : Context for 'APU' is selected.
13:21:19 INFO  : System reset is completed.
13:21:22 INFO  : 'after 3000' command is executed.
13:21:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
13:21:24 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit"
13:21:24 INFO  : Context for 'APU' is selected.
13:21:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa'.
13:21:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:27 INFO  : Context for 'APU' is selected.
13:21:27 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl' is done.
13:21:28 INFO  : 'ps7_init' command is executed.
13:21:28 INFO  : 'ps7_post_config' command is executed.
13:21:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:29 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:29 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:29 INFO  : 'con' command is executed.
13:21:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:21:29 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\application_project_sensors_ml_system\_ide\scripts\debugger_application_project_sensors_ml-default.tcl'
13:21:49 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
13:21:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa is already opened

13:22:19 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
13:22:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa is already opened

13:22:32 INFO  : Disconnected from the channel tcfchan#6.
13:22:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
13:22:33 INFO  : 'jtag frequency' command is executed.
13:22:35 INFO  : Context for 'APU' is selected.
13:22:35 INFO  : System reset is completed.
13:22:38 INFO  : 'after 3000' command is executed.
13:22:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
13:22:41 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit"
13:22:41 INFO  : Context for 'APU' is selected.
13:22:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa'.
13:22:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:43 INFO  : Context for 'APU' is selected.
13:22:43 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl' is done.
13:22:44 INFO  : 'ps7_init' command is executed.
13:22:44 INFO  : 'ps7_post_config' command is executed.
13:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:45 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:45 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:45 INFO  : 'con' command is executed.
13:22:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:22:45 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\application_project_sensors_ml_system\_ide\scripts\debugger_application_project_sensors_ml-default.tcl'
13:24:42 ERROR : (XSDB Server)Memory read error at 0x42000000. Blocked address 0x42000000. PL AXI slave ports access is not allowed. This address has not beed added to the memory map

13:24:55 ERROR : (XSDB Server)Memory read error at 0x42000000. Blocked address 0x42000000. PL AXI slave ports access is not allowed. This address has not beed added to the memory map

13:25:00 ERROR : (XSDB Server)Memory read error at 0x42010000. Blocked address 0x42010000. PL AXI slave ports access is not allowed. This address has not beed added to the memory map

13:25:24 ERROR : (XSDB Server)Memory write error at 0x42010000. Blocked address 0x42010000. PL AXI slave ports access is not allowed. This address has not beed added to the memory map

13:30:06 INFO  : Disconnected from the channel tcfchan#9.
13:30:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
13:30:09 INFO  : 'jtag frequency' command is executed.
13:30:09 INFO  : Context for 'APU' is selected.
13:30:09 INFO  : System reset is completed.
13:30:12 INFO  : 'after 3000' command is executed.
13:30:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
13:30:14 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit"
13:30:14 INFO  : Context for 'APU' is selected.
13:30:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa'.
13:30:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:17 INFO  : Context for 'APU' is selected.
13:30:17 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl' is done.
13:30:18 INFO  : 'ps7_init' command is executed.
13:30:18 INFO  : 'ps7_post_config' command is executed.
13:30:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:18 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:18 INFO  : 'con' command is executed.
13:30:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:30:18 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\application_project_sensors_ml_system\_ide\scripts\debugger_application_project_sensors_ml-default.tcl'
13:32:41 INFO  : Disconnected from the channel tcfchan#10.
13:32:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
13:32:43 INFO  : 'jtag frequency' command is executed.
13:32:45 INFO  : Context for 'APU' is selected.
13:32:45 INFO  : System reset is completed.
13:32:48 INFO  : 'after 3000' command is executed.
13:32:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
13:32:50 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit"
13:32:50 INFO  : Context for 'APU' is selected.
13:32:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa'.
13:32:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:53 INFO  : Context for 'APU' is selected.
13:32:53 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl' is done.
13:32:54 INFO  : 'ps7_init' command is executed.
13:32:54 INFO  : 'ps7_post_config' command is executed.
13:32:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:54 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:55 INFO  : 'con' command is executed.
13:32:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:32:55 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\application_project_sensors_ml_system\_ide\scripts\debugger_application_project_sensors_ml-default.tcl'
13:34:07 INFO  : Disconnected from the channel tcfchan#11.
13:34:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
13:34:08 INFO  : 'jtag frequency' command is executed.
13:34:08 INFO  : Context for 'APU' is selected.
13:34:08 INFO  : System reset is completed.
13:34:11 INFO  : 'after 3000' command is executed.
13:34:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
13:34:14 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit"
13:34:14 INFO  : Context for 'APU' is selected.
13:34:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa'.
13:34:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:17 INFO  : Context for 'APU' is selected.
13:34:17 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl' is done.
13:34:18 INFO  : 'ps7_init' command is executed.
13:34:18 INFO  : 'ps7_post_config' command is executed.
13:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:18 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:18 INFO  : 'con' command is executed.
13:34:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:34:18 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\application_project_sensors_ml_system\_ide\scripts\debugger_application_project_sensors_ml-default.tcl'
13:37:45 ERROR : (XSDB Server)wrong # of args: should be "mrd [options] address [count]"

13:39:35 INFO  : Disconnected from the channel tcfchan#12.
13:39:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
13:39:39 INFO  : 'jtag frequency' command is executed.
13:39:39 INFO  : Context for 'APU' is selected.
13:39:39 INFO  : System reset is completed.
13:39:42 INFO  : 'after 3000' command is executed.
13:39:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
13:39:44 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit"
13:39:44 INFO  : Context for 'APU' is selected.
13:39:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa'.
13:39:47 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:47 INFO  : Context for 'APU' is selected.
13:39:48 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl' is done.
13:39:48 INFO  : 'ps7_init' command is executed.
13:39:49 INFO  : 'ps7_post_config' command is executed.
13:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:49 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:49 INFO  : 'con' command is executed.
13:39:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:39:49 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\application_project_sensors_ml_system\_ide\scripts\debugger_application_project_sensors_ml-default.tcl'
13:41:14 INFO  : Disconnected from the channel tcfchan#13.
13:48:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\temp_xsdb_launch_script.tcl
13:48:24 INFO  : XSCT server has started successfully.
13:48:24 INFO  : Successfully done setting XSCT server connection channel  
13:48:24 INFO  : plnx-install-location is set to ''
13:48:24 INFO  : Successfully done setting workspace for the tool. 
13:48:45 INFO  : Platform repository initialization has completed.
13:48:45 INFO  : Registering command handlers for Vitis TCF services
13:48:50 INFO  : Successfully done query RDI_DATADIR 
13:49:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
13:49:27 INFO  : 'jtag frequency' command is executed.
13:49:27 INFO  : Context for 'APU' is selected.
13:49:27 INFO  : System reset is completed.
13:49:30 INFO  : 'after 3000' command is executed.
13:49:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
13:49:33 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit"
13:49:33 INFO  : Context for 'APU' is selected.
13:49:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa'.
13:49:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:33 INFO  : Context for 'APU' is selected.
13:49:33 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl' is done.
13:49:34 INFO  : 'ps7_init' command is executed.
13:49:34 INFO  : 'ps7_post_config' command is executed.
13:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:34 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:35 INFO  : 'con' command is executed.
13:49:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:49:35 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\application_project_sensors_ml_system\_ide\scripts\debugger_application_project_sensors_ml-default.tcl'
13:49:54 INFO  : Disconnected from the channel tcfchan#1.
13:49:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
13:49:55 INFO  : 'jtag frequency' command is executed.
13:49:55 INFO  : Context for 'APU' is selected.
13:49:55 INFO  : System reset is completed.
13:49:58 INFO  : 'after 3000' command is executed.
13:49:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
13:50:00 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit"
13:50:00 INFO  : Context for 'APU' is selected.
13:50:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa'.
13:50:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:50:03 INFO  : Context for 'APU' is selected.
13:50:03 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl' is done.
13:50:04 INFO  : 'ps7_init' command is executed.
13:50:04 INFO  : 'ps7_post_config' command is executed.
13:50:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:04 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:50:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:50:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf
configparams force-mem-access 0
----------------End of Script----------------

13:50:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:05 INFO  : 'con' command is executed.
13:50:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:50:05 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\application_project_sensors_ml_system\_ide\scripts\debugger_application_project_sensors_ml-default.tcl'
14:16:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\temp_xsdb_launch_script.tcl
14:16:07 INFO  : XSCT server has started successfully.
14:16:07 INFO  : plnx-install-location is set to ''
14:16:07 INFO  : Successfully done setting XSCT server connection channel  
14:16:07 INFO  : Successfully done setting workspace for the tool. 
14:16:30 INFO  : Platform repository initialization has completed.
14:16:30 INFO  : Registering command handlers for Vitis TCF services
14:16:31 INFO  : Successfully done query RDI_DATADIR 
14:19:45 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:21:15 INFO  : Result from executing command 'getProjects': Sensors_ML_wrapper
14:21:15 INFO  : Result from executing command 'getPlatforms': 
14:21:15 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:21:16 INFO  : Platform 'Sensors_ML_wrapper' is added to custom repositories.
14:21:36 INFO  : Platform 'Sensors_ML_wrapper' is added to custom repositories.
14:23:29 INFO  : Result from executing command 'getProjects': Sensors_ML_wrapper
14:23:29 INFO  : Result from executing command 'getPlatforms': Sensors_ML_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/Sensors_ML_wrapper.xpfm
14:23:29 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
14:23:46 INFO  : Checking for BSP changes to sync application flags for project 'application_project_sensors_ml'...
14:24:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
14:24:01 INFO  : 'jtag frequency' command is executed.
14:24:01 INFO  : Context for 'APU' is selected.
14:24:01 INFO  : System reset is completed.
14:24:04 INFO  : 'after 3000' command is executed.
14:24:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
14:24:07 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit"
14:24:07 INFO  : Context for 'APU' is selected.
14:24:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa'.
14:24:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:07 INFO  : Context for 'APU' is selected.
14:24:07 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl' is done.
14:24:08 INFO  : 'ps7_init' command is executed.
14:24:08 INFO  : 'ps7_post_config' command is executed.
14:24:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:09 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/bitstream/Sensors_ML_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/application_project_sensors_ml/Debug/application_project_sensors_ml.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:09 INFO  : 'con' command is executed.
14:24:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:24:09 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Sensors_ML\application_project_sensors_ml_system\_ide\scripts\debugger_application_project_sensors_ml-default.tcl'
