
---------- Begin Simulation Statistics ----------
final_tick                                 2927518000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 143883                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867224                       # Number of bytes of host memory used
host_op_rate                                   247762                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.48                       # Real time elapsed on the host
host_tick_rate                              308920802                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1363495                       # Number of instructions simulated
sim_ops                                       2347936                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002928                       # Number of seconds simulated
sim_ticks                                  2927518000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                58                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                67                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              51                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               50                       # Number of indirect misses.
system.cpu.branchPred.lookups                      67                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           43                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1363495                       # Number of instructions committed
system.cpu.committedOps                       2347936                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.294138                       # CPI: cycles per instruction
system.cpu.discardedOps                        328498                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                      386910                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1479                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      128964                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            67                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                 35                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1403425                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.232876                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      420135                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           273                       # TLB misses on write requests
system.cpu.numCycles                          5855036                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               16939      0.72%      0.72% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1841327     78.42%     79.14% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1913      0.08%     79.23% # Class of committed instruction
system.cpu.op_class_0::IntDiv                   24008      1.02%     80.25% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   678      0.03%     80.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     80.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                  1232      0.05%     80.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   40      0.00%     80.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     80.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     80.33% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     80.33% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     80.33% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     16      0.00%     80.33% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     80.33% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    202      0.01%     80.34% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     80.34% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                    164      0.01%     80.35% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                   195      0.01%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdShift                   24      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                60      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                40      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                20      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult               40      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::MemRead                 333186     14.19%     94.55% # Class of committed instruction
system.cpu.op_class_0::MemWrite                122519      5.22%     99.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2768      0.12%     99.89% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2565      0.11%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2347936                       # Class of committed instruction
system.cpu.tickCycles                         4451611                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    58                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8968                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        11790                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        24861                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               7886                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1082                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1082                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7886                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        17936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        17936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  17936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       573952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       573952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  573952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8968                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8968    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8968                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11063500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47968750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2927518000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             11771                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2260                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2224                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7306                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1299                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1299                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2481                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9291                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        30746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 37931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       301056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       822400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1123456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            13071                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000459                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021421                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  13065     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      6      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              13071                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           16914500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          15885000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3720000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2927518000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  872                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3231                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4103                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 872                       # number of overall hits
system.l2.overall_hits::.cpu.data                3231                       # number of overall hits
system.l2.overall_hits::total                    4103                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1609                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7359                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8968                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1609                       # number of overall misses
system.l2.overall_misses::.cpu.data              7359                       # number of overall misses
system.l2.overall_misses::total                  8968                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    122326000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    586475500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        708801500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    122326000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    586475500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       708801500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2481                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            10590                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                13071                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2481                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           10590                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               13071                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.648529                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.694901                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.686099                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.648529                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.694901                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.686099                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76026.103170                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79694.999321                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79036.741748                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76026.103170                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79694.999321                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79036.741748                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1609                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7359                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8968                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1609                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7359                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8968                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    106236000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    512885500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    619121500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    106236000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    512885500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    619121500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.648529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.694901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.686099                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.648529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.694901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.686099                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66026.103170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69694.999321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69036.741748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66026.103170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69694.999321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69036.741748                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2260                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2260                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2260                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2260                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2222                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2222                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2222                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2222                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               217                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   217                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1082                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1082                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     81387000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      81387000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1299                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1299                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.832948                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.832948                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75219.038817                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75219.038817                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1082                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1082                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     70567000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     70567000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.832948                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.832948                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65219.038817                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65219.038817                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            872                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                872                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1609                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1609                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    122326000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    122326000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2481                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2481                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.648529                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.648529                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76026.103170                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76026.103170                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1609                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1609                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    106236000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    106236000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.648529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.648529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66026.103170                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66026.103170                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3014                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3014                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6277                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6277                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    505088500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    505088500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         9291                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9291                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.675600                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.675600                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80466.544528                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80466.544528                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6277                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6277                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    442318500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    442318500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.675600                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.675600                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70466.544528                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70466.544528                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2927518000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4945.795987                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       764.089702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4181.706284                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.127616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.150934                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8968                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          460                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2644                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5861                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.273682                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    207808                       # Number of tag accesses
system.l2.tags.data_accesses                   207808                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2927518000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         102976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         470976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             573952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       102976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        102976                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8968                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          35175189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         160878943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             196054132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     35175189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         35175189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         35175189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        160878943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            196054132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18681                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8968                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     82502250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   44840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               250652250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9199.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27949.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5919                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8968                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.303249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.466806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.259206                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1541     50.57%     50.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          883     28.98%     79.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          244      8.01%     87.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          102      3.35%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           59      1.94%     92.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           39      1.28%     94.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      0.82%     94.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      0.66%     95.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          134      4.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3047                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 573952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  573952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       196.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    196.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2924941000                       # Total gap between requests
system.mem_ctrls.avgGap                     326153.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       102976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       470976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 35175189.358357489109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 160878942.503513216972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1609                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7359                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     40362000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    210290250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25085.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28575.93                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    66.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             11566800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6144105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            31994340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     230490000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1151629140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        154374240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1586198625                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.823697                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    390709750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     97500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2439308250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             10203060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5419260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            32037180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     230490000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1111940610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        187796160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1577886270                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        538.984310                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    477906750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     97500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2352111250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2927518000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       417574                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           417574                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       417574                       # number of overall hits
system.cpu.icache.overall_hits::total          417574                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2481                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2481                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2481                       # number of overall misses
system.cpu.icache.overall_misses::total          2481                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    137675500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    137675500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    137675500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    137675500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       420055                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       420055                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       420055                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       420055                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005906                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005906                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005906                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005906                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55491.938734                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55491.938734                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55491.938734                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55491.938734                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2224                       # number of writebacks
system.cpu.icache.writebacks::total              2224                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2481                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2481                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2481                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2481                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    135195500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    135195500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    135195500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    135195500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005906                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005906                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005906                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005906                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 54492.341798                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54492.341798                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 54492.341798                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54492.341798                       # average overall mshr miss latency
system.cpu.icache.replacements                   2224                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       417574                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          417574                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2481                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2481                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    137675500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    137675500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       420055                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       420055                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005906                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005906                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55491.938734                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55491.938734                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2481                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2481                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    135195500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    135195500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005906                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005906                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 54492.341798                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54492.341798                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2927518000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.960193                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              342904                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2224                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            154.183453                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.960193                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          180                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            842590                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           842590                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2927518000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2927518000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2927518000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2927518000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2927518000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2927518000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       495851                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           495851                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       495851                       # number of overall hits
system.cpu.dcache.overall_hits::total          495851                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        10590                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10590                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10590                       # number of overall misses
system.cpu.dcache.overall_misses::total         10590                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    646922000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    646922000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    646922000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    646922000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       506441                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       506441                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       506441                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       506441                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020911                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020911                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020911                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020911                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61088.007554                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61088.007554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61088.007554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61088.007554                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2260                       # number of writebacks
system.cpu.dcache.writebacks::total              2260                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        10590                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10590                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10590                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10590                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    636332000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    636332000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    636332000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    636332000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020911                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020911                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020911                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020911                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60088.007554                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60088.007554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60088.007554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60088.007554                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9566                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       372087                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          372087                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9291                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9291                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    560007500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    560007500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       381378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       381378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024362                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024362                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60274.190076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60274.190076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9291                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9291                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    550716500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    550716500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59274.190076                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59274.190076                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       123764                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         123764                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1299                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1299                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     86914500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     86914500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       125063                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       125063                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010387                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010387                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66908.775982                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66908.775982                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1299                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1299                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     85615500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     85615500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010387                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010387                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65908.775982                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65908.775982                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2927518000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           966.779372                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              404757                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9566                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.312043                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   966.779372                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.944120                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.944120                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          445                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          570                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1023472                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1023472                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2927518000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2927518000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2927518000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2927731000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              225983739                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867756                       # Number of bytes of host memory used
host_op_rate                                382648507                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.01                       # Real time elapsed on the host
host_tick_rate                               34608727                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1363573                       # Number of instructions simulated
sim_ops                                       2348082                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                      213000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                          78                       # Number of instructions committed
system.cpu.committedOps                           146                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.461538                       # CPI: cycles per instruction
system.cpu.discardedOps                            21                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                          23                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  3                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                             135                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.183099                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          32                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.numCycles                              426                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.68%      0.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                      81     55.48%     56.16% # Class of committed instruction
system.cpu.op_class_0::IntMult                      0      0.00%     56.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                    11      7.53%     63.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     63.70% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     63.70% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     63.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     63.70% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.70% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.70% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.70% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.70% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.70% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                10      6.85%     70.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     70.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     70.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     70.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     70.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     70.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult               10      6.85%     77.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.40% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.40% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.40% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.40% # Class of committed instruction
system.cpu.op_class_0::MemRead                      1      0.68%     78.08% # Class of committed instruction
system.cpu.op_class_0::MemWrite                     1      0.68%     78.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                21     14.38%     93.15% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite               10      6.85%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                      146                       # Class of committed instruction
system.cpu.tickCycles                             291                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             1                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            3                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                  1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                      2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                      64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 1                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       1    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   1                       # Request fanout histogram
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy               5250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED       213000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                 2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                     5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                    256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples                1                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                nan                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      1    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                  1                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy               3500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED       213000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::total                      1                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::total                     1                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst        70000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total            70000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst        70000                       # number of overall miss cycles
system.l2.overall_miss_latency::total           70000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                    1                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                   1                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst        70000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        70000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst        70000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        70000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 1                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                1                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst        60000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total        60000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst        60000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total        60000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        60000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        60000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        60000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        60000                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst        70000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total        70000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst        70000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        70000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst        60000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total        60000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        60000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        60000                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED       213000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8968.629110                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1609.629110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data             7359                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.049122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.224579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.273701                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8969                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          458                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2646                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5861                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.273712                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                        25                       # Number of tag accesses
system.l2.tags.data_accesses                       25                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED       213000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   1                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         300469484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             300469484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    300469484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        300469484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        300469484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            300469484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000018750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   2                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           1                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         1                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   18750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                         0.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                18750.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                100.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     1                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            2                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-143            2    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            2                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                     64                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      64                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       300.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    300.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       2594500                       # Total gap between requests
system.mem_ctrls.avgGap                    2594500.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 300469483.568075120449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst        18750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18750.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                   100.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                 3795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy           163020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy             5280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       786735.000000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       3693.591549                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF        87250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT       125750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                 3795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                7140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy           163020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy             5280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       793875.000000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       3727.112676                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF        87250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT       125750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED       213000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst           31                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total               31                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           31                       # number of overall hits
system.cpu.icache.overall_hits::total              31                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              1                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total             1                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst        85500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total        85500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst        85500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total        85500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           32                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total           32                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           32                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total           32                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.031250                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.031250                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.031250                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.031250                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        85500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        85500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        85500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        85500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            1                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst        83500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total        83500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst        83500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total        83500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.031250                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.031250                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.031250                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.031250                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        83500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        83500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        83500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        83500                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           31                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total              31                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             1                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst        85500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total        85500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           32                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total           32                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.031250                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.031250                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        85500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        85500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst        83500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total        83500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.031250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.031250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        83500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        83500                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED       213000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 227                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 2                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            113.500000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses                66                       # Number of tag accesses
system.cpu.icache.tags.data_accesses               66                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED       213000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED       213000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED       213000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED       213000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED       213000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED       213000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data           34                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total               34                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data           34                       # number of overall hits
system.cpu.dcache.overall_hits::total              34                       # number of overall hits
system.cpu.dcache.demand_accesses::.cpu.data           34                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total           34                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           34                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total           34                       # number of overall (read+write) accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data           23                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total              23                       # number of ReadReq hits
system.cpu.dcache.ReadReq_accesses::.cpu.data           23                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total           23                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_hits::.cpu.data           11                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total             11                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data           11                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total           11                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED       213000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          444                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          571                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses                68                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses               68                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED       213000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON       213000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED       213000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3019494000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5715540                       # Simulator instruction rate (inst/s)
host_mem_usage                                 878068                       # Number of bytes of host memory used
host_op_rate                                  9855477                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.24                       # Real time elapsed on the host
host_tick_rate                              377527924                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1388455                       # Number of instructions simulated
sim_ops                                       2395313                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000092                       # Number of seconds simulated
sim_ticks                                    91763000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 5                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 7                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               7                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                7                       # Number of indirect misses.
system.cpu.branchPred.lookups                       7                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            5                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       24882                       # Number of instructions committed
system.cpu.committedOps                         47231                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.375854                       # CPI: cycles per instruction
system.cpu.discardedOps                          7706                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                        9130                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           188                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4226                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             5                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  1                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           86117                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.135578                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        7991                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            96                       # TLB misses on write requests
system.cpu.numCycles                           183526                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                 258      0.55%      0.55% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   34223     72.46%     73.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                      9      0.02%     73.02% # Class of committed instruction
system.cpu.op_class_0::IntDiv                     323      0.68%     73.71% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   145      0.31%     74.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   272      0.58%     74.59% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.59% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.59% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.59% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.59% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.59% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      2      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     11      0.02%     74.62% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.62% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                     48      0.10%     74.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    69      0.15%     74.87% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.87% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.87% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    3      0.01%     74.87% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.87% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.87% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                10      0.02%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.89% # Class of committed instruction
system.cpu.op_class_0::MemRead                   7087     15.00%     89.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  3569      7.56%     97.46% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               637      1.35%     98.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              565      1.20%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    47231                       # Class of committed instruction
system.cpu.tickCycles                           97409                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           564                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1208                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2411                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                536                       # Transaction distribution
system.membus.trans_dist::ReadExReq                28                       # Transaction distribution
system.membus.trans_dist::ReadExResp               28                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           536                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        36096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        36096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   36096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               564                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     564    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 564                       # Request fanout histogram
system.membus.reqLayer2.occupancy              636000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3005250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     91763000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1165                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          102                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          811                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             292                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               40                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              40                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           812                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          354                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       103808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        31744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 135552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1206                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004146                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.064282                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1201     99.59%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1206                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2118500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            591000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1216500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     91763000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  316                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  325                       # number of demand (read+write) hits
system.l2.demand_hits::total                      641                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 316                       # number of overall hits
system.l2.overall_hits::.cpu.data                 325                       # number of overall hits
system.l2.overall_hits::total                     641                       # number of overall hits
system.l2.demand_misses::.cpu.inst                496                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                 69                       # number of demand (read+write) misses
system.l2.demand_misses::total                    565                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               496                       # number of overall misses
system.l2.overall_misses::.cpu.data                69                       # number of overall misses
system.l2.overall_misses::total                   565                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37617000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data      6065500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         43682500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37617000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data      6065500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        43682500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              812                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              394                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1206                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             812                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             394                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1206                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.610837                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.175127                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.468491                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.610837                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.175127                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.468491                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75840.725806                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87905.797101                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77314.159292                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75840.725806                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87905.797101                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77314.159292                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data            69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               565                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              565                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32667000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      5375500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     38042500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32667000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      5375500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     38042500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.610837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.175127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.468491                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.610837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.175127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.468491                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65860.887097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77905.797101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67331.858407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65860.887097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77905.797101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67331.858407                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          102                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              102                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          102                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          102                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          809                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              809                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          809                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          809                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              28                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  28                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      2501500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2501500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            40                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                40                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.700000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.700000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89339.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89339.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           28                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             28                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      2221500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2221500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.700000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79339.285714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79339.285714                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            316                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                316                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          496                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              496                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37617000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37617000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          812                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            812                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.610837                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.610837                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75840.725806                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75840.725806                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          496                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          496                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32667000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32667000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.610837                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.610837                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65860.887097                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65860.887097                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      3564000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      3564000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          354                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           354                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.115819                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.115819                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86926.829268                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86926.829268                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           41                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           41                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      3154000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      3154000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.115819                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.115819                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76926.829268                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76926.829268                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     91763000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  9261.382183                       # Cycle average of tags in use
system.l2.tags.total_refs                       27266                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9533                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.860170                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1858.569197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7402.812986                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.056719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.225916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.282635                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9533                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          507                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2974                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5991                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.290924                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     19836                       # Number of tag accesses
system.l2.tags.data_accesses                    19836                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     91763000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          31680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              36096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31680                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 564                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         345237187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          48123972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             393361159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    345237187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        345237187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        345237187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         48123972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            393361159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        69.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000561000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1152                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         564                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       564                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      4367000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                14942000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7742.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26492.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      427                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   564                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    266.830769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.233225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.445226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           48     36.92%     36.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           36     27.69%     64.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           12      9.23%     73.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      7.69%     81.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      6.15%     87.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      3.08%     90.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.77%     91.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.54%     93.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9      6.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          130                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  36096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   36096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       393.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    393.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      91879500                       # Total gap between requests
system.mem_ctrls.avgGap                     162906.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         4416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 345237187.101555109024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 48123971.535368286073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          495                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           69                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12407250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2534750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25065.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36735.51                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    75.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               542640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               265650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1613640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         37172550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          3873120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           50228640                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.373560                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      9711000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      3032750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     79019250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               435540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               227700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2413320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         32533890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          7779360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           50150850                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        546.525833                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     19884000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      3032750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     68846250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     91763000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         7150                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             7150                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         7150                       # number of overall hits
system.cpu.icache.overall_hits::total            7150                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          812                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            812                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          812                       # number of overall misses
system.cpu.icache.overall_misses::total           812                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     42965500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42965500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     42965500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42965500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         7962                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         7962                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         7962                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         7962                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.101984                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.101984                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.101984                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.101984                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 52913.177340                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52913.177340                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 52913.177340                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52913.177340                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          811                       # number of writebacks
system.cpu.icache.writebacks::total               811                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          812                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          812                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          812                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          812                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42154500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42154500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42154500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42154500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.101984                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.101984                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.101984                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.101984                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51914.408867                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51914.408867                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51914.408867                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51914.408867                       # average overall mshr miss latency
system.cpu.icache.replacements                    811                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         7150                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            7150                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          812                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           812                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     42965500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42965500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         7962                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         7962                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.101984                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.101984                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 52913.177340                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52913.177340                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          812                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          812                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42154500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42154500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.101984                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.101984                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51914.408867                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51914.408867                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     91763000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               84917                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1067                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             79.584817                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             16735                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            16735                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     91763000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     91763000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     91763000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     91763000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     91763000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     91763000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        12661                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            12661                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        12661                       # number of overall hits
system.cpu.dcache.overall_hits::total           12661                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          394                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            394                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          394                       # number of overall misses
system.cpu.dcache.overall_misses::total           394                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     10466500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     10466500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     10466500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     10466500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        13055                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        13055                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        13055                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        13055                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030180                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030180                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030180                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030180                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26564.720812                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26564.720812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26564.720812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26564.720812                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          102                       # number of writebacks
system.cpu.dcache.writebacks::total               102                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data          394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          394                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10072500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10072500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     10072500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     10072500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030180                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030180                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030180                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030180                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25564.720812                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25564.720812                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25564.720812                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25564.720812                       # average overall mshr miss latency
system.cpu.dcache.replacements                    394                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         8565                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8565                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          354                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7739000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7739000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         8919                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8919                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.039691                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039691                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21861.581921                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21861.581921                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          354                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7385000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7385000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.039691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.039691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20861.581921                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20861.581921                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4096                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4096                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           40                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2727500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2727500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4136                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4136                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009671                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009671                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68187.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68187.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           40                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           40                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2687500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2687500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009671                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009671                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67187.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67187.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     91763000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              114773                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1418                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             80.940056                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          706                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             26504                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            26504                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     91763000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     91763000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     91763000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
