<ENTRY>
{
 "thisFile": "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin.link_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Wed Jan 31 12:48:56 2024",
 "timestampMillis": "1706705336621",
 "buildStep": {
  "cmdId": "693d93db-3e52-4e9a-b88f-2b9650e35dc6",
  "name": "v++",
  "logFile": "/home/amin/parallel-gcn/src/FPGA/_x/link/link.steps.log",
  "commandLine": "/opt/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++  --vivado.prop \"run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\" -s -t hw --platform xilinx_u280_gen3x16_xdma_1_202211_1 -I/home/amin/parallel-gcn/src/FPGA/kernel --hls.jobs 8 --vivado.synth.jobs 8 --vivado.impl.jobs 8 -l -o /home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin /home/amin/parallel-gcn/src/FPGA/kernel/mmul/mmul_kernel_0.xo --config /home/amin/parallel-gcn/src/FPGA/kernel/mmul/connectivity_gcn.cfg ",
  "args": [
   "-s",
   "-t",
   "hw",
   "--platform",
   "xilinx_u280_gen3x16_xdma_1_202211_1",
   "-I/home/amin/parallel-gcn/src/FPGA/kernel",
   "--hls.jobs",
   "8",
   "--vivado.synth.jobs",
   "8",
   "--vivado.impl.jobs",
   "8",
   "-l",
   "-o",
   "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin",
   "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/mmul_kernel_0.xo",
   "--config",
   "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/connectivity_gcn.cfg"
  ],
  "iniFiles": [
   {
    "path": "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/connectivity_gcn.cfg",
    "content": "[connectivity]\nsp=mmul_kernel_0_1.A:HBM[0:1]\nsp=mmul_kernel_0_1.B:HBM[2:3]\nsp=mmul_kernel_0_1.C:HBM[4:5]\n"
   }
  ],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 12:48:56 2024",
 "timestampMillis": "1706705336621",
 "status": {
  "cmdId": "693d93db-3e52-4e9a-b88f-2b9650e35dc6",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Wed Jan 31 12:48:59 2024",
 "timestampMillis": "1706705339315",
 "buildSummary": {
  "hardwarePlatform": "xilinx_u280_gen3x16_xdma_1_202211_1.xpfm",
  "hardwareDsa": "",
  "platformDirectory": "/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1",
  "runtime": "OpenCL",
  "systemConfig": "Linux",
  "flow": "BF_LINK",
  "target": "TT_HW",
  "binaryContainer": {
   "base": {
    "type": "BT_UKNOWN",
    "name": "mmul_kernel_0",
    "file": "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin",
    "reports": [],
    "uuid": ""
   },
   "kernels": []
  },
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "mmul_kernel_0",
     "file": "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/mmul_kernel_0.xo",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "/home/amin/parallel-gcn/src/FPGA/_x/link/int/xo/mmul_kernel_0/mmul_kernel_0/cpu_sources/mmul.cpp"
    ],
    "psSources": [],
    "cuNames": [
     "mmul_kernel_0_1"
    ],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "Vitis V++ Compiler Release 2022.2. SW Build 3671529 on 2022-10-13-17:52:11"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Jan 31 12:48:59 2024",
 "timestampMillis": "1706705339437",
 "buildStep": {
  "cmdId": "7b3cba28-32a4-4701-86e1-f0b2c5773086",
  "name": "system_link",
  "logFile": "",
  "commandLine": "system_link --xo /home/amin/parallel-gcn/src/FPGA/kernel/mmul/mmul_kernel_0.xo -keep --config /home/amin/parallel-gcn/src/FPGA/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/amin/parallel-gcn/src/FPGA/_x/link/int --temp_dir /home/amin/parallel-gcn/src/FPGA/_x/link/sys_link",
  "args": [
   "--xo",
   "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/mmul_kernel_0.xo",
   "-keep",
   "--config",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/syslinkConfig.ini",
   "--xpfm",
   "/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm",
   "--target",
   "hw",
   "--output_dir",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int",
   "--temp_dir",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/sys_link"
  ],
  "iniFiles": [
   {
    "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/syslinkConfig.ini",
    "content": "sp=mmul_kernel_0_1.A:HBM[0:1]\nsp=mmul_kernel_0_1.B:HBM[2:3]\nsp=mmul_kernel_0_1.C:HBM[4:5]\n\n"
   }
  ],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 12:48:59 2024",
 "timestampMillis": "1706705339437",
 "status": {
  "cmdId": "7b3cba28-32a4-4701-86e1-f0b2c5773086",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 12:49:17 2024",
 "timestampMillis": "1706705357856",
 "status": {
  "cmdId": "7b3cba28-32a4-4701-86e1-f0b2c5773086",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Jan 31 12:49:17 2024",
 "timestampMillis": "1706705357859",
 "buildStep": {
  "cmdId": "5b94fe0c-f5bb-4c7b-89ff-3d65bfe6b6af",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -sdsl /home/amin/parallel-gcn/src/FPGA/_x/link/int/sdsl.dat -rtd /home/amin/parallel-gcn/src/FPGA/_x/link/int/cf2sw.rtd -nofilter /home/amin/parallel-gcn/src/FPGA/_x/link/int/cf2sw_full.rtd -xclbin /home/amin/parallel-gcn/src/FPGA/_x/link/int/xclbin_orig.xml -o /home/amin/parallel-gcn/src/FPGA/_x/link/int/xclbin_orig.1.xml",
  "args": [
   "-sdsl",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/sdsl.dat",
   "-rtd",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/cf2sw.rtd",
   "-nofilter",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/cf2sw_full.rtd",
   "-xclbin",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/xclbin_orig.xml",
   "-o",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/xclbin_orig.1.xml"
  ],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 12:49:17 2024",
 "timestampMillis": "1706705357859",
 "status": {
  "cmdId": "5b94fe0c-f5bb-4c7b-89ff-3d65bfe6b6af",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 12:49:22 2024",
 "timestampMillis": "1706705362805",
 "status": {
  "cmdId": "5b94fe0c-f5bb-4c7b-89ff-3d65bfe6b6af",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Jan 31 12:49:22 2024",
 "timestampMillis": "1706705362807",
 "buildStep": {
  "cmdId": "d45c6379-820f-47ca-8b51-f70eb1124289",
  "name": "rtd2_system_diagram",
  "logFile": "",
  "commandLine": "rtd2SystemDiagram",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 12:49:22 2024",
 "timestampMillis": "1706705362807",
 "status": {
  "cmdId": "d45c6379-820f-47ca-8b51-f70eb1124289",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 12:49:23 2024",
 "timestampMillis": "1706705363026",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/systemDiagramModel.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 12:49:23 2024",
 "timestampMillis": "1706705363026",
 "status": {
  "cmdId": "d45c6379-820f-47ca-8b51-f70eb1124289",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Jan 31 12:49:23 2024",
 "timestampMillis": "1706705363028",
 "buildStep": {
  "cmdId": "c5b1c301-4ff3-4adf-8dfd-902f357524be",
  "name": "vpl",
  "logFile": "",
  "commandLine": "vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s --remote_ip_cache /home/amin/parallel-gcn/src/FPGA/.ipcache --output_dir /home/amin/parallel-gcn/src/FPGA/_x/link/int --log_dir /home/amin/parallel-gcn/src/FPGA/_x/logs/link --report_dir /home/amin/parallel-gcn/src/FPGA/_x/reports/link --config /home/amin/parallel-gcn/src/FPGA/_x/link/int/vplConfig.ini -k /home/amin/parallel-gcn/src/FPGA/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/amin/parallel-gcn/src/FPGA/_x/link --no-info --iprepo /home/amin/parallel-gcn/src/FPGA/_x/link/int/xo/ip_repo/xilinx_com_hls_mmul_kernel_0_1_0 --messageDb /home/amin/parallel-gcn/src/FPGA/_x/link/run_link/vpl.pb /home/amin/parallel-gcn/src/FPGA/_x/link/int/dr.bd.tcl",
  "args": [
   "-t",
   "hw",
   "-f",
   "xilinx_u280_gen3x16_xdma_1_202211_1",
   "-s",
   "--remote_ip_cache",
   "/home/amin/parallel-gcn/src/FPGA/.ipcache",
   "--output_dir",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int",
   "--log_dir",
   "/home/amin/parallel-gcn/src/FPGA/_x/logs/link",
   "--report_dir",
   "/home/amin/parallel-gcn/src/FPGA/_x/reports/link",
   "--config",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/vplConfig.ini",
   "-k",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/kernel_info.dat",
   "--webtalk_flag",
   "Vitis",
   "--temp_dir",
   "/home/amin/parallel-gcn/src/FPGA/_x/link",
   "--no-info",
   "--iprepo",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/xo/ip_repo/xilinx_com_hls_mmul_kernel_0_1_0",
   "--messageDb",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/run_link/vpl.pb",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/dr.bd.tcl"
  ],
  "iniFiles": [
   {
    "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/vplConfig.ini",
    "content": "[advanced]\nmisc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\nmisc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\nparam=compiler.enablePerformanceTrace=1\nparam=compiler.vppCurrentWorkingDir=/home/amin/parallel-gcn/src/FPGA\nmisc=BinaryName=mmul_kernel_0\n\n[connectivity]\nnk=mmul_kernel_0:1:mmul_kernel_0_1\n\n[vivado]\nprop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\nsynth.jobs=8\nimpl.jobs=8\n\n"
   }
  ],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 12:49:23 2024",
 "timestampMillis": "1706705363028",
 "status": {
  "cmdId": "c5b1c301-4ff3-4adf-8dfd-902f357524be",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Wed Jan 31 12:49:24 2024",
 "timestampMillis": "1706705364336",
 "buildStep": {
  "cmdId": "a5ebd53f-e797-4612-8b77-d651baaf77a5",
  "name": "vpl",
  "logFile": "/home/amin/parallel-gcn/src/FPGA/_x/link/link.steps.log",
  "commandLine": "/opt/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s --remote_ip_cache /home/amin/parallel-gcn/src/FPGA/.ipcache --output_dir /home/amin/parallel-gcn/src/FPGA/_x/link/int --log_dir /home/amin/parallel-gcn/src/FPGA/_x/logs/link --report_dir /home/amin/parallel-gcn/src/FPGA/_x/reports/link --config /home/amin/parallel-gcn/src/FPGA/_x/link/int/vplConfig.ini -k /home/amin/parallel-gcn/src/FPGA/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/amin/parallel-gcn/src/FPGA/_x/link --no-info --iprepo /home/amin/parallel-gcn/src/FPGA/_x/link/int/xo/ip_repo/xilinx_com_hls_mmul_kernel_0_1_0 --messageDb /home/amin/parallel-gcn/src/FPGA/_x/link/run_link/vpl.pb /home/amin/parallel-gcn/src/FPGA/_x/link/int/dr.bd.tcl ",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA/_x/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 12:49:24 2024",
 "timestampMillis": "1706705364336",
 "status": {
  "cmdId": "a5ebd53f-e797-4612-8b77-d651baaf77a5",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_VivadoProject",
 "dateTimestamp": "Wed Jan 31 12:49:27 2024",
 "timestampMillis": "1706705367376",
 "vivadoProject": {
  "openDir": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl",
  "openScript": "openprj.tcl",
  "relativeProject": "prj/prj.xpr"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Jan 31 12:49:27 2024",
 "timestampMillis": "1706705367377",
 "buildStep": {
  "cmdId": "0b9eb987-989a-4e37-874d-ec76d63f2481",
  "name": "vivado",
  "logFile": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl/vivado.log",
  "commandLine": "vivado -log vivado.log -applog -m64 -messageDb vivado.pb -mode batch -source vpl.tcl -notrace",
  "args": [
   "-log",
   "vivado.log",
   "-applog",
   " -m64",
   "-messageDb",
   "vivado.pb",
   "-mode",
   "batch",
   "-source",
   "vpl.tcl",
   "-notrace"
  ],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA/_x/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 12:49:27 2024",
 "timestampMillis": "1706705367377",
 "status": {
  "cmdId": "0b9eb987-989a-4e37-874d-ec76d63f2481",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 12:50:02 2024",
 "timestampMillis": "1706705402656",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/automation_summary_update_bd.txt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "VITIS_DESIGN_FLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Wed Jan 31 12:54:49 2024",
 "timestampMillis": "1706705689097",
 "buildStep": {
  "cmdId": "9914862b-ef81-458c-a65d-22060026ffe8",
  "name": "vivado.impl",
  "logFile": "",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 12:54:49 2024",
 "timestampMillis": "1706705689098",
 "status": {
  "cmdId": "9914862b-ef81-458c-a65d-22060026ffe8",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Wed Jan 31 12:54:49 2024",
 "timestampMillis": "1706705689098",
 "buildStep": {
  "cmdId": "28bd850c-14b7-406e-870b-9a55938b9f41",
  "name": "vivado.impl.impl_1",
  "logFile": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl/prj/prj.runs/impl_1"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 12:54:49 2024",
 "timestampMillis": "1706705689098",
 "status": {
  "cmdId": "28bd850c-14b7-406e-870b-9a55938b9f41",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 13:46:50 2024",
 "timestampMillis": "1706708810291",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl/prj/prj.runs/impl_1/system_diagram.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 13:47:52 2024",
 "timestampMillis": "1706708872723",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/kernel_service.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "KERNEL_SERVICE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 13:47:52 2024",
 "timestampMillis": "1706708872724",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/kernel_service.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "KERNEL_SERVICE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 13:49:49 2024",
 "timestampMillis": "1706708989167",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl/prj/prj.runs/impl_1/dr_timing_summary.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY_FAIL",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 13:49:49 2024",
 "timestampMillis": "1706708989170",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl/prj/prj.runs/impl_1/dr_timing_summary.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY_FAIL",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200521",
 "status": {
  "cmdId": "0b9eb987-989a-4e37-874d-ec76d63f2481",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200542",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_kernel_util_synthed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200543",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_full_util_synthed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200543",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_kernel_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200543",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_kernel_util_routed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200544",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_slr_util_placed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SLR_UTIL_PLACED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200544",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_kernel_util_placed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_PLACEMENT",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200544",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_kernel_util_synthed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200545",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_slr_util_placed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_SLR_UTIL_PLACED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200545",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_full_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200545",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_slr_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SLR_UTIL_ROUTED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200546",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_kernel_util_placed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_PLACEMENT",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200546",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_full_util_synthed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200546",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_full_util_routed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200547",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_slr_util_routed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_SLR_UTIL_ROUTED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200548",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_hmss_0_0_synth_1_ulp_hmss_0_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200548",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_85ad_interconnect1_0_0_synth_1_bd_85ad_interconnect1_0_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200549",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_85ad_interconnect3_4_0_synth_1_bd_85ad_interconnect3_4_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200549",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_mmul_kernel_0_1_0_synth_1_ulp_mmul_kernel_0_1_0_utilization_synth.rpt",
  "name": "mmul_kernel_0",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200550",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_m01_regslice_0_synth_1_ulp_m01_regslice_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200550",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_auto_cc_1_synth_1_ulp_auto_cc_1_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200550",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_85ad_interconnect2_1_0_synth_1_bd_85ad_interconnect2_1_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200551",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_system_diagram.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS",
  "cmdId": "28bd850c-14b7-406e-870b-9a55938b9f41"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200564",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY",
  "cmdId": "28bd850c-14b7-406e-870b-9a55938b9f41"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200572",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpx",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY",
  "cmdId": "28bd850c-14b7-406e-870b-9a55938b9f41"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200573",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpv",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY_CONCISE",
  "cmdId": "28bd850c-14b7-406e-870b-9a55938b9f41"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200586",
 "status": {
  "cmdId": "a5ebd53f-e797-4612-8b77-d651baaf77a5",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200595",
 "status": {
  "cmdId": "c5b1c301-4ff3-4adf-8dfd-902f357524be",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200597",
 "buildStep": {
  "cmdId": "c0e11f96-f9af-415e-88fc-9e2e095041c4",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "rtdgen",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200597",
 "status": {
  "cmdId": "c0e11f96-f9af-415e-88fc-9e2e095041c4",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200599",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0_xml.rtd",
  "name": "",
  "fileType": "JSON",
  "reportType": "XCLBIN_INFO",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200600",
 "buildStep": {
  "cmdId": "65e990fd-cf16-483c-a9fd-33408dcabf88",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -a /home/amin/parallel-gcn/src/FPGA/_x/link/int/address_map.xml -sdsl /home/amin/parallel-gcn/src/FPGA/_x/link/int/sdsl.dat -xclbin /home/amin/parallel-gcn/src/FPGA/_x/link/int/xclbin_orig.xml -rtd /home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.rtd -o /home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.xml",
  "args": [
   "-a",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/address_map.xml",
   "-sdsl",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/sdsl.dat",
   "-xclbin",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/xclbin_orig.xml",
   "-rtd",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.rtd",
   "-o",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.xml"
  ],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 14:10:00 2024",
 "timestampMillis": "1706710200601",
 "status": {
  "cmdId": "65e990fd-cf16-483c-a9fd-33408dcabf88",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 14:10:04 2024",
 "timestampMillis": "1706710204462",
 "status": {
  "cmdId": "65e990fd-cf16-483c-a9fd-33408dcabf88",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Jan 31 14:10:04 2024",
 "timestampMillis": "1706710204463",
 "buildStep": {
  "cmdId": "01fce1f2-80e4-40f1-bc3e-5359612c313b",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "writeSystemDiagram",
  "args": [
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.rtd",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/systemDiagramModelSlrBaseAddress.json"
  ],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 14:10:04 2024",
 "timestampMillis": "1706710204464",
 "status": {
  "cmdId": "01fce1f2-80e4-40f1-bc3e-5359612c313b",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:04 2024",
 "timestampMillis": "1706710204468",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/systemDiagramModelSlrBaseAddress.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 14:10:04 2024",
 "timestampMillis": "1706710204469",
 "status": {
  "cmdId": "01fce1f2-80e4-40f1-bc3e-5359612c313b",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Jan 31 14:10:04 2024",
 "timestampMillis": "1706710204469",
 "buildStep": {
  "cmdId": "eb52f119-6720-4dca-87d3-0b6660ab3cb7",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "writeAutomationSummary",
  "args": [
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/automation_summary.txt"
  ],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 14:10:04 2024",
 "timestampMillis": "1706710204469",
 "status": {
  "cmdId": "eb52f119-6720-4dca-87d3-0b6660ab3cb7",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:04 2024",
 "timestampMillis": "1706710204471",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/automation_summary.txt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "VITIS_DESIGN_FLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 14:10:04 2024",
 "timestampMillis": "1706710204471",
 "status": {
  "cmdId": "eb52f119-6720-4dca-87d3-0b6660ab3cb7",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 14:10:04 2024",
 "timestampMillis": "1706710204472",
 "status": {
  "cmdId": "c0e11f96-f9af-415e-88fc-9e2e095041c4",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Jan 31 14:10:04 2024",
 "timestampMillis": "1706710204473",
 "buildStep": {
  "cmdId": "0f673f13-5f04-4308-a3e0-278887a20f0e",
  "name": "xclbinutil",
  "logFile": "",
  "commandLine": "xclbinutil --add-section BITSTREAM:RAW:/home/amin/parallel-gcn/src/FPGA/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.rtd --append-section :JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0_xml.rtd --add-section BUILD_METADATA:JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.xml --add-section SYSTEM_METADATA:RAW:/home/amin/parallel-gcn/src/FPGA/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output /home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin",
  "args": [
   "--add-section",
   "BITSTREAM:RAW:/home/amin/parallel-gcn/src/FPGA/_x/link/int/partial.bit",
   "--force",
   "--target",
   "hw",
   "--key-value",
   "SYS:dfx_enable:true",
   "--add-section",
   ":JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.rtd",
   "--append-section",
   ":JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/appendSection.rtd",
   "--add-section",
   "CLOCK_FREQ_TOPOLOGY:JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0_xml.rtd",
   "--add-section",
   "BUILD_METADATA:JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0_build.rtd",
   "--add-section",
   "EMBEDDED_METADATA:RAW:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.xml",
   "--add-section",
   "SYSTEM_METADATA:RAW:/home/amin/parallel-gcn/src/FPGA/_x/link/int/systemDiagramModelSlrBaseAddress.json",
   "--key-value",
   "SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1",
   "--output",
   "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin"
  ],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 14:10:04 2024",
 "timestampMillis": "1706710204474",
 "status": {
  "cmdId": "0f673f13-5f04-4308-a3e0-278887a20f0e",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 14:10:04 2024",
 "timestampMillis": "1706710204663",
 "status": {
  "cmdId": "0f673f13-5f04-4308-a3e0-278887a20f0e",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Jan 31 14:10:04 2024",
 "timestampMillis": "1706710204665",
 "buildStep": {
  "cmdId": "1a5c918c-5004-4372-8716-47b1fc65327b",
  "name": "xclbinutilinfo",
  "logFile": "",
  "commandLine": "xclbinutil --quiet --force --info /home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin.info --input /home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin",
  "args": [
   "--quiet",
   "--force",
   "--info",
   "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin.info",
   "--input",
   "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin"
  ],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 14:10:04 2024",
 "timestampMillis": "1706710204665",
 "status": {
  "cmdId": "1a5c918c-5004-4372-8716-47b1fc65327b",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 14:10:05 2024",
 "timestampMillis": "1706710205136",
 "status": {
  "cmdId": "1a5c918c-5004-4372-8716-47b1fc65327b",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed Jan 31 14:10:05 2024",
 "timestampMillis": "1706710205138",
 "buildStep": {
  "cmdId": "2cad1090-c588-4cb1-b2e6-958d50cb61f5",
  "name": "generate_sc_driver",
  "logFile": "",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 14:10:05 2024",
 "timestampMillis": "1706710205138",
 "status": {
  "cmdId": "2cad1090-c588-4cb1-b2e6-958d50cb61f5",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 14:10:05 2024",
 "timestampMillis": "1706710205138",
 "status": {
  "cmdId": "2cad1090-c588-4cb1-b2e6-958d50cb61f5",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:05 2024",
 "timestampMillis": "1706710205145",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/system_estimate_mmul_kernel_0.xtxt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SYSTEM_ESTIMATE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:05 2024",
 "timestampMillis": "1706710205149",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/logs/optraceViewer.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "OPERATION_TRACE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed Jan 31 14:10:05 2024",
 "timestampMillis": "1706710205150",
 "status": {
  "cmdId": "693d93db-3e52-4e9a-b88f-2b9650e35dc6",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:05 2024",
 "timestampMillis": "1706710205214",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/v++_link_mmul_kernel_0_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed Jan 31 14:10:05 2024",
 "timestampMillis": "1706710205215",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/v++_link_mmul_kernel_0_guidance.pb3",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
