pl_dcr_pwr_io=PWR_ENA1_1_PLDCR,PWR_ENA1_2_PLDCR,PWR_ENA2_1_PLDCR,PWR_ENA2_2_PLDCR
pl_dcr_uart=UART_TX_PLDCR_LM,UART_RX_PLDCR_LM
pl_iss_input=A_INT,A_PWR_ERROR,A_WATCHDOG,A_CPU_ERROR,B_INT,B_PWR_ERROR,B_WATCHDOG,B_CPU_ERROR,C_TM_PWR_ERR,C_TM_CPU_OK,C_TM_INT,C_TM_ERR,SYS_FAILURE,CURRENT_MON,INTERRUPT,TM_ANA
pl_iss_output=A_RSTFPGA,A_RSTLEON,KU_2_PL1.1A,KU_3_PL1.1A,B_RSTFPGA,B_RSTLEON,KU_2_PL1.1B,KU_3_PL1.1B,C_TK_nRESET,C_TK_SPI_SEL,KU_2_PL1.2,KU_3_PL1.2,EXT_RESET,KU_1_PL2,KU_2_PL2,KU_3_PL2
pl_iss_uart=UART_TX_PL1.1A,UART_RX_PL1.1A,UART_TX_PL1.1B,UART_RX_PL1.1B,UART_TX_PL1.2,UART_RX_PL1.2,UART_TX_PL2,UART_RX_PL2
pwr_bus=PWR_SDA,PWR_SCL,PWR_ALERT,PWR_GD
pwr_io=PWR_ENA_1_PL1.1A,PWR_ENA_2_PL1.1A,PWR_ENA_3_PL1.1A,PWR_ENA_1_PL1.1B,PWR_ENA_2_PL1.1B,PWR_ENA_3_PL1.1B,PWR_ENA_1_PL1.2,PWR_ENA_2_PL1.2,PWR_ENA_3_PL1.2,PWR_ENA_1_PL2,PWR_ENA_2_PL2,PWR_ENA_3_PL2
trm_bus=TRM_SDA,TRM_SCL,TRM_3v3,TRM_GND,TRM_ALERT
