vendor_name = ModelSim
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog.v
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_tb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiProcessor_tb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/WaveTable2Rom_bb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/WaveTable1Rom_bb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/WaveTable0Rom_bb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/SampleMixer.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiNoteNumberToSampleTicks.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiProcessor.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/Synthesizer.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/Top_Level.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/SoundModule.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/SoundModule_tb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiNoteNumberToSampleTicks_tb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/Synthesizer_tb.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/synth.sdc
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/db/synth.cbx.xml
design_name = MidiByteReader_verilog
instance = comp, \isByteAvailable~output\, isByteAvailable~output, MidiByteReader_verilog, 1
instance = comp, \byteValue[0]~output\, byteValue[0]~output, MidiByteReader_verilog, 1
instance = comp, \byteValue[1]~output\, byteValue[1]~output, MidiByteReader_verilog, 1
instance = comp, \byteValue[2]~output\, byteValue[2]~output, MidiByteReader_verilog, 1
instance = comp, \byteValue[3]~output\, byteValue[3]~output, MidiByteReader_verilog, 1
instance = comp, \byteValue[4]~output\, byteValue[4]~output, MidiByteReader_verilog, 1
instance = comp, \byteValue[5]~output\, byteValue[5]~output, MidiByteReader_verilog, 1
instance = comp, \byteValue[6]~output\, byteValue[6]~output, MidiByteReader_verilog, 1
instance = comp, \byteValue[7]~output\, byteValue[7]~output, MidiByteReader_verilog, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, MidiByteReader_verilog, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, MidiByteReader_verilog, 1
instance = comp, \Add1~13\, Add1~13, MidiByteReader_verilog, 1
instance = comp, \MIDI_RX~input\, MIDI_RX~input, MidiByteReader_verilog, 1
instance = comp, \Add0~1\, Add0~1, MidiByteReader_verilog, 1
instance = comp, \Equal0~0\, Equal0~0, MidiByteReader_verilog, 1
instance = comp, \debounceCountDown~0\, debounceCountDown~0, MidiByteReader_verilog, 1
instance = comp, \Add1~33\, Add1~33, MidiByteReader_verilog, 1
instance = comp, \Add1~37\, Add1~37, MidiByteReader_verilog, 1
instance = comp, \byteValue[0]~12\, byteValue[0]~12, MidiByteReader_verilog, 1
instance = comp, \midiCount[7]\, midiCount[7], MidiByteReader_verilog, 1
instance = comp, \Add1~41\, Add1~41, MidiByteReader_verilog, 1
instance = comp, \midiCount[8]\, midiCount[8], MidiByteReader_verilog, 1
instance = comp, \Add1~45\, Add1~45, MidiByteReader_verilog, 1
instance = comp, \midiCount[9]\, midiCount[9], MidiByteReader_verilog, 1
instance = comp, \Add1~1\, Add1~1, MidiByteReader_verilog, 1
instance = comp, \midiCount[10]\, midiCount[10], MidiByteReader_verilog, 1
instance = comp, \Add1~5\, Add1~5, MidiByteReader_verilog, 1
instance = comp, \midiCount[11]\, midiCount[11], MidiByteReader_verilog, 1
instance = comp, \Equal2~0\, Equal2~0, MidiByteReader_verilog, 1
instance = comp, \Add2~5\, Add2~5, MidiByteReader_verilog, 1
instance = comp, \Equal2~2\, Equal2~2, MidiByteReader_verilog, 1
instance = comp, \bitNumber[7]~0\, bitNumber[7]~0, MidiByteReader_verilog, 1
instance = comp, \bitNumber[0]\, bitNumber[0], MidiByteReader_verilog, 1
instance = comp, \Add2~1\, Add2~1, MidiByteReader_verilog, 1
instance = comp, \bitNumber[1]\, bitNumber[1], MidiByteReader_verilog, 1
instance = comp, \Add2~9\, Add2~9, MidiByteReader_verilog, 1
instance = comp, \bitNumber[2]\, bitNumber[2], MidiByteReader_verilog, 1
instance = comp, \Add2~29\, Add2~29, MidiByteReader_verilog, 1
instance = comp, \bitNumber[3]\, bitNumber[3], MidiByteReader_verilog, 1
instance = comp, \Add2~25\, Add2~25, MidiByteReader_verilog, 1
instance = comp, \bitNumber[4]\, bitNumber[4], MidiByteReader_verilog, 1
instance = comp, \Add2~21\, Add2~21, MidiByteReader_verilog, 1
instance = comp, \bitNumber[5]\, bitNumber[5], MidiByteReader_verilog, 1
instance = comp, \Add2~17\, Add2~17, MidiByteReader_verilog, 1
instance = comp, \bitNumber[6]\, bitNumber[6], MidiByteReader_verilog, 1
instance = comp, \Add2~13\, Add2~13, MidiByteReader_verilog, 1
instance = comp, \bitNumber[7]\, bitNumber[7], MidiByteReader_verilog, 1
instance = comp, \midiState~15\, midiState~15, MidiByteReader_verilog, 1
instance = comp, \Selector2~0\, Selector2~0, MidiByteReader_verilog, 1
instance = comp, \Selector2~2\, Selector2~2, MidiByteReader_verilog, 1
instance = comp, \midiState.stateByteComplete\, midiState.stateByteComplete, MidiByteReader_verilog, 1
instance = comp, \Selector2~1\, Selector2~1, MidiByteReader_verilog, 1
instance = comp, \midiState.stateWaitingForSignal~0\, midiState.stateWaitingForSignal~0, MidiByteReader_verilog, 1
instance = comp, \midiState.stateWaitingForSignal\, midiState.stateWaitingForSignal, MidiByteReader_verilog, 1
instance = comp, \debounceCountDown[0]\, debounceCountDown[0], MidiByteReader_verilog, 1
instance = comp, \Add0~5\, Add0~5, MidiByteReader_verilog, 1
instance = comp, \debounceCountDown~1\, debounceCountDown~1, MidiByteReader_verilog, 1
instance = comp, \debounceCountDown[1]\, debounceCountDown[1], MidiByteReader_verilog, 1
instance = comp, \Add0~9\, Add0~9, MidiByteReader_verilog, 1
instance = comp, \debounceCountDown~2\, debounceCountDown~2, MidiByteReader_verilog, 1
instance = comp, \debounceCountDown[2]\, debounceCountDown[2], MidiByteReader_verilog, 1
instance = comp, \Add0~13\, Add0~13, MidiByteReader_verilog, 1
instance = comp, \debounceCountDown~3\, debounceCountDown~3, MidiByteReader_verilog, 1
instance = comp, \debounceCountDown[3]\, debounceCountDown[3], MidiByteReader_verilog, 1
instance = comp, \Add0~17\, Add0~17, MidiByteReader_verilog, 1
instance = comp, \debounceCountDown~4\, debounceCountDown~4, MidiByteReader_verilog, 1
instance = comp, \debounceCountDown[4]\, debounceCountDown[4], MidiByteReader_verilog, 1
instance = comp, \Add0~21\, Add0~21, MidiByteReader_verilog, 1
instance = comp, \debounceCountDown~5\, debounceCountDown~5, MidiByteReader_verilog, 1
instance = comp, \debounceCountDown[5]\, debounceCountDown[5], MidiByteReader_verilog, 1
instance = comp, \Add0~25\, Add0~25, MidiByteReader_verilog, 1
instance = comp, \debounceCountDown~6\, debounceCountDown~6, MidiByteReader_verilog, 1
instance = comp, \debounceCountDown[6]\, debounceCountDown[6], MidiByteReader_verilog, 1
instance = comp, \Add0~29\, Add0~29, MidiByteReader_verilog, 1
instance = comp, \debounceCountDown~7\, debounceCountDown~7, MidiByteReader_verilog, 1
instance = comp, \debounceCountDown[7]\, debounceCountDown[7], MidiByteReader_verilog, 1
instance = comp, \Equal0~1\, Equal0~1, MidiByteReader_verilog, 1
instance = comp, \midiState~17\, midiState~17, MidiByteReader_verilog, 1
instance = comp, \Selector2~3\, Selector2~3, MidiByteReader_verilog, 1
instance = comp, \midiState.stateSignalAvailable\, midiState.stateSignalAvailable, MidiByteReader_verilog, 1
instance = comp, \midiCount[10]~0\, midiCount[10]~0, MidiByteReader_verilog, 1
instance = comp, \midiCount[0]\, midiCount[0], MidiByteReader_verilog, 1
instance = comp, \Add1~17\, Add1~17, MidiByteReader_verilog, 1
instance = comp, \midiCount[1]\, midiCount[1], MidiByteReader_verilog, 1
instance = comp, \Add1~21\, Add1~21, MidiByteReader_verilog, 1
instance = comp, \midiCount[2]\, midiCount[2], MidiByteReader_verilog, 1
instance = comp, \Add1~25\, Add1~25, MidiByteReader_verilog, 1
instance = comp, \midiCount[3]\, midiCount[3], MidiByteReader_verilog, 1
instance = comp, \Add1~29\, Add1~29, MidiByteReader_verilog, 1
instance = comp, \midiCount[4]\, midiCount[4], MidiByteReader_verilog, 1
instance = comp, \Add1~9\, Add1~9, MidiByteReader_verilog, 1
instance = comp, \midiCount[5]\, midiCount[5], MidiByteReader_verilog, 1
instance = comp, \midiCount[6]\, midiCount[6], MidiByteReader_verilog, 1
instance = comp, \Equal2~1\, Equal2~1, MidiByteReader_verilog, 1
instance = comp, \Selector0~0\, Selector0~0, MidiByteReader_verilog, 1
instance = comp, \isByteAvailable~reg0\, isByteAvailable~reg0, MidiByteReader_verilog, 1
instance = comp, \midiState~14\, midiState~14, MidiByteReader_verilog, 1
instance = comp, \byteValue~0\, byteValue~0, MidiByteReader_verilog, 1
instance = comp, \byteValue~1\, byteValue~1, MidiByteReader_verilog, 1
instance = comp, \byteValue[0]~2\, byteValue[0]~2, MidiByteReader_verilog, 1
instance = comp, \byteValue[0]~reg0\, byteValue[0]~reg0, MidiByteReader_verilog, 1
instance = comp, \byteValue~3\, byteValue~3, MidiByteReader_verilog, 1
instance = comp, \byteValue~4\, byteValue~4, MidiByteReader_verilog, 1
instance = comp, \byteValue[1]~reg0\, byteValue[1]~reg0, MidiByteReader_verilog, 1
instance = comp, \byteValue~5\, byteValue~5, MidiByteReader_verilog, 1
instance = comp, \byteValue[2]~reg0\, byteValue[2]~reg0, MidiByteReader_verilog, 1
instance = comp, \byteValue~6\, byteValue~6, MidiByteReader_verilog, 1
instance = comp, \byteValue[3]~reg0\, byteValue[3]~reg0, MidiByteReader_verilog, 1
instance = comp, \byteValue~7\, byteValue~7, MidiByteReader_verilog, 1
instance = comp, \byteValue~8\, byteValue~8, MidiByteReader_verilog, 1
instance = comp, \byteValue[4]~reg0\, byteValue[4]~reg0, MidiByteReader_verilog, 1
instance = comp, \midiState~16\, midiState~16, MidiByteReader_verilog, 1
instance = comp, \byteValue~9\, byteValue~9, MidiByteReader_verilog, 1
instance = comp, \byteValue[5]~reg0\, byteValue[5]~reg0, MidiByteReader_verilog, 1
instance = comp, \byteValue~10\, byteValue~10, MidiByteReader_verilog, 1
instance = comp, \byteValue[6]~reg0\, byteValue[6]~reg0, MidiByteReader_verilog, 1
instance = comp, \byteValue~11\, byteValue~11, MidiByteReader_verilog, 1
instance = comp, \byteValue[7]~reg0\, byteValue[7]~reg0, MidiByteReader_verilog, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, MidiByteReader_verilog, 1
