// MIR for `inner` after SanityCheck

fn inner(_1: u32) -> i64 {
    debug fields => _1;                  // in scope 0 at src/main.rs:9:14: 9:20
    let mut _0: i64;                     // return place in scope 0 at src/main.rs:9:30: 9:33
    let mut _2: i32;                     // in scope 0 at src/main.rs:10:5: 10:65
    let mut _3: u32;                     // in scope 0 at src/main.rs:10:5: 10:58
    let mut _4: u32;                     // in scope 0 at src/main.rs:10:5: 10:17
    let mut _5: u32;                     // in scope 0 at src/main.rs:10:10: 10:16
    let mut _6: u32;                     // in scope 0 at src/main.rs:10:31: 10:57
    let mut _7: u32;                     // in scope 0 at src/main.rs:10:31: 10:52
    let mut _8: u32;                     // in scope 0 at src/main.rs:10:32: 10:45
    let mut _9: u32;                     // in scope 0 at src/main.rs:10:33: 10:39
    let mut _10: (u32, bool);            // in scope 0 at src/main.rs:10:32: 10:45
    let mut _11: (u32, bool);            // in scope 0 at src/main.rs:10:31: 10:57

    bb0: {
        StorageLive(_2);                 // scope 0 at src/main.rs:10:5: 10:65
        StorageLive(_3);                 // scope 0 at src/main.rs:10:5: 10:58
        StorageLive(_4);                 // scope 0 at src/main.rs:10:5: 10:17
        StorageLive(_5);                 // scope 0 at src/main.rs:10:10: 10:16
        _5 = _1;                         // scope 0 at src/main.rs:10:10: 10:16
        _4 = imm8(move _5) -> [return: bb1, unwind: bb5]; // scope 0 at src/main.rs:10:5: 10:17
                                         // mir::Constant
                                         // + span: src/main.rs:10:5: 10:9
                                         // + literal: Const { ty: fn(u32) -> u32 {imm8}, val: Value(<ZST>) }
    }

    bb1: {
        StorageDead(_5);                 // scope 0 at src/main.rs:10:16: 10:17
        StorageLive(_6);                 // scope 0 at src/main.rs:10:31: 10:57
        StorageLive(_7);                 // scope 0 at src/main.rs:10:31: 10:52
        StorageLive(_8);                 // scope 0 at src/main.rs:10:32: 10:45
        StorageLive(_9);                 // scope 0 at src/main.rs:10:33: 10:39
        _9 = _1;                         // scope 0 at src/main.rs:10:33: 10:39
        _10 = CheckedShr(_9, const 8_i32); // scope 0 at src/main.rs:10:32: 10:45
        assert(!move (_10.1: bool), "attempt to shift right by `{}`, which would overflow", const 8_i32) -> [success: bb2, unwind: bb5]; // scope 0 at src/main.rs:10:32: 10:45
    }

    bb2: {
        _8 = move (_10.0: u32);          // scope 0 at src/main.rs:10:32: 10:45
        StorageDead(_9);                 // scope 0 at src/main.rs:10:44: 10:45
        _7 = BitAnd(move _8, const 15_u32); // scope 0 at src/main.rs:10:31: 10:52
        StorageDead(_8);                 // scope 0 at src/main.rs:10:51: 10:52
        _11 = CheckedShl(_7, const 1_i32); // scope 0 at src/main.rs:10:31: 10:57
        assert(!move (_11.1: bool), "attempt to shift left by `{}`, which would overflow", const 1_i32) -> [success: bb3, unwind: bb5]; // scope 0 at src/main.rs:10:31: 10:57
    }

    bb3: {
        _6 = move (_11.0: u32);          // scope 0 at src/main.rs:10:31: 10:57
        StorageDead(_7);                 // scope 0 at src/main.rs:10:56: 10:57
        _3 = core::num::<impl u32>::rotate_right(move _4, move _6) -> [return: bb4, unwind: bb5]; // scope 0 at src/main.rs:10:5: 10:58
                                         // mir::Constant
                                         // + span: src/main.rs:10:18: 10:30
                                         // + literal: Const { ty: fn(u32, u32) -> u32 {core::num::<impl u32>::rotate_right}, val: Value(<ZST>) }
    }

    bb4: {
        StorageDead(_6);                 // scope 0 at src/main.rs:10:57: 10:58
        StorageDead(_4);                 // scope 0 at src/main.rs:10:57: 10:58
        _2 = move _3 as i32 (Misc);      // scope 0 at src/main.rs:10:5: 10:65
        StorageDead(_3);                 // scope 0 at src/main.rs:10:64: 10:65
        _0 = move _2 as i64 (Misc);      // scope 0 at src/main.rs:10:5: 10:72
        StorageDead(_2);                 // scope 0 at src/main.rs:10:71: 10:72
        return;                          // scope 0 at src/main.rs:11:2: 11:2
    }

    bb5 (cleanup): {
        resume;                          // scope 0 at src/main.rs:9:1: 11:2
    }
}
