
Pulse_Control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006118  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080062f0  080062f0  000072f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006330  08006330  00008010  2**0
                  CONTENTS
  4 .ARM          00000008  08006330  08006330  00007330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006338  08006338  00008010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006338  08006338  00007338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800633c  0800633c  0000733c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08006340  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000244  20000010  08006350  00008010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000254  08006350  00008254  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012468  00000000  00000000  00008040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002371  00000000  00000000  0001a4a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001000  00000000  00000000  0001c820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c8e  00000000  00000000  0001d820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026301  00000000  00000000  0001e4ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000130d9  00000000  00000000  000447af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb613  00000000  00000000  00057888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00152e9b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004614  00000000  00000000  00152ee0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  001574f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000010 	.word	0x20000010
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080062d8 	.word	0x080062d8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000014 	.word	0x20000014
 8000214:	080062d8 	.word	0x080062d8

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2uiz>:
 8000ac4:	004a      	lsls	r2, r1, #1
 8000ac6:	d211      	bcs.n	8000aec <__aeabi_d2uiz+0x28>
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d211      	bcs.n	8000af2 <__aeabi_d2uiz+0x2e>
 8000ace:	d50d      	bpl.n	8000aec <__aeabi_d2uiz+0x28>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d40e      	bmi.n	8000af8 <__aeabi_d2uiz+0x34>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	4770      	bx	lr
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af6:	d102      	bne.n	8000afe <__aeabi_d2uiz+0x3a>
 8000af8:	f04f 30ff 	mov.w	r0, #4294967295
 8000afc:	4770      	bx	lr
 8000afe:	f04f 0000 	mov.w	r0, #0
 8000b02:	4770      	bx	lr

08000b04 <__aeabi_d2f>:
 8000b04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b0c:	bf24      	itt	cs
 8000b0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b16:	d90d      	bls.n	8000b34 <__aeabi_d2f+0x30>
 8000b18:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b24:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b2c:	bf08      	it	eq
 8000b2e:	f020 0001 	biceq.w	r0, r0, #1
 8000b32:	4770      	bx	lr
 8000b34:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b38:	d121      	bne.n	8000b7e <__aeabi_d2f+0x7a>
 8000b3a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b3e:	bfbc      	itt	lt
 8000b40:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b44:	4770      	bxlt	lr
 8000b46:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4e:	f1c2 0218 	rsb	r2, r2, #24
 8000b52:	f1c2 0c20 	rsb	ip, r2, #32
 8000b56:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5e:	bf18      	it	ne
 8000b60:	f040 0001 	orrne.w	r0, r0, #1
 8000b64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b6c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b70:	ea40 000c 	orr.w	r0, r0, ip
 8000b74:	fa23 f302 	lsr.w	r3, r3, r2
 8000b78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b7c:	e7cc      	b.n	8000b18 <__aeabi_d2f+0x14>
 8000b7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b82:	d107      	bne.n	8000b94 <__aeabi_d2f+0x90>
 8000b84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b88:	bf1e      	ittt	ne
 8000b8a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b8e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b92:	4770      	bxne	lr
 8000b94:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop

08000ba4 <__aeabi_uldivmod>:
 8000ba4:	b953      	cbnz	r3, 8000bbc <__aeabi_uldivmod+0x18>
 8000ba6:	b94a      	cbnz	r2, 8000bbc <__aeabi_uldivmod+0x18>
 8000ba8:	2900      	cmp	r1, #0
 8000baa:	bf08      	it	eq
 8000bac:	2800      	cmpeq	r0, #0
 8000bae:	bf1c      	itt	ne
 8000bb0:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb4:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb8:	f000 b96a 	b.w	8000e90 <__aeabi_idiv0>
 8000bbc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc4:	f000 f806 	bl	8000bd4 <__udivmoddi4>
 8000bc8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd0:	b004      	add	sp, #16
 8000bd2:	4770      	bx	lr

08000bd4 <__udivmoddi4>:
 8000bd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd8:	9d08      	ldr	r5, [sp, #32]
 8000bda:	460c      	mov	r4, r1
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d14e      	bne.n	8000c7e <__udivmoddi4+0xaa>
 8000be0:	4694      	mov	ip, r2
 8000be2:	458c      	cmp	ip, r1
 8000be4:	4686      	mov	lr, r0
 8000be6:	fab2 f282 	clz	r2, r2
 8000bea:	d962      	bls.n	8000cb2 <__udivmoddi4+0xde>
 8000bec:	b14a      	cbz	r2, 8000c02 <__udivmoddi4+0x2e>
 8000bee:	f1c2 0320 	rsb	r3, r2, #32
 8000bf2:	4091      	lsls	r1, r2
 8000bf4:	fa20 f303 	lsr.w	r3, r0, r3
 8000bf8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bfc:	4319      	orrs	r1, r3
 8000bfe:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c06:	fa1f f68c 	uxth.w	r6, ip
 8000c0a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c12:	fb07 1114 	mls	r1, r7, r4, r1
 8000c16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1a:	fb04 f106 	mul.w	r1, r4, r6
 8000c1e:	4299      	cmp	r1, r3
 8000c20:	d90a      	bls.n	8000c38 <__udivmoddi4+0x64>
 8000c22:	eb1c 0303 	adds.w	r3, ip, r3
 8000c26:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2a:	f080 8112 	bcs.w	8000e52 <__udivmoddi4+0x27e>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 810f 	bls.w	8000e52 <__udivmoddi4+0x27e>
 8000c34:	3c02      	subs	r4, #2
 8000c36:	4463      	add	r3, ip
 8000c38:	1a59      	subs	r1, r3, r1
 8000c3a:	fa1f f38e 	uxth.w	r3, lr
 8000c3e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c42:	fb07 1110 	mls	r1, r7, r0, r1
 8000c46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4a:	fb00 f606 	mul.w	r6, r0, r6
 8000c4e:	429e      	cmp	r6, r3
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x94>
 8000c52:	eb1c 0303 	adds.w	r3, ip, r3
 8000c56:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5a:	f080 80fc 	bcs.w	8000e56 <__udivmoddi4+0x282>
 8000c5e:	429e      	cmp	r6, r3
 8000c60:	f240 80f9 	bls.w	8000e56 <__udivmoddi4+0x282>
 8000c64:	4463      	add	r3, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	1b9b      	subs	r3, r3, r6
 8000c6a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa6>
 8000c72:	40d3      	lsrs	r3, r2
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xba>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb4>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa6>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x150>
 8000c96:	42a3      	cmp	r3, r4
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xcc>
 8000c9a:	4290      	cmp	r0, r2
 8000c9c:	f0c0 80f0 	bcc.w	8000e80 <__udivmoddi4+0x2ac>
 8000ca0:	1a86      	subs	r6, r0, r2
 8000ca2:	eb64 0303 	sbc.w	r3, r4, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	2d00      	cmp	r5, #0
 8000caa:	d0e6      	beq.n	8000c7a <__udivmoddi4+0xa6>
 8000cac:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb0:	e7e3      	b.n	8000c7a <__udivmoddi4+0xa6>
 8000cb2:	2a00      	cmp	r2, #0
 8000cb4:	f040 8090 	bne.w	8000dd8 <__udivmoddi4+0x204>
 8000cb8:	eba1 040c 	sub.w	r4, r1, ip
 8000cbc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc0:	fa1f f78c 	uxth.w	r7, ip
 8000cc4:	2101      	movs	r1, #1
 8000cc6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cca:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cce:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cd6:	fb07 f006 	mul.w	r0, r7, r6
 8000cda:	4298      	cmp	r0, r3
 8000cdc:	d908      	bls.n	8000cf0 <__udivmoddi4+0x11c>
 8000cde:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000ce6:	d202      	bcs.n	8000cee <__udivmoddi4+0x11a>
 8000ce8:	4298      	cmp	r0, r3
 8000cea:	f200 80cd 	bhi.w	8000e88 <__udivmoddi4+0x2b4>
 8000cee:	4626      	mov	r6, r4
 8000cf0:	1a1c      	subs	r4, r3, r0
 8000cf2:	fa1f f38e 	uxth.w	r3, lr
 8000cf6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfa:	fb08 4410 	mls	r4, r8, r0, r4
 8000cfe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d02:	fb00 f707 	mul.w	r7, r0, r7
 8000d06:	429f      	cmp	r7, r3
 8000d08:	d908      	bls.n	8000d1c <__udivmoddi4+0x148>
 8000d0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x146>
 8000d14:	429f      	cmp	r7, r3
 8000d16:	f200 80b0 	bhi.w	8000e7a <__udivmoddi4+0x2a6>
 8000d1a:	4620      	mov	r0, r4
 8000d1c:	1bdb      	subs	r3, r3, r7
 8000d1e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x9c>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d34:	fa04 f301 	lsl.w	r3, r4, r1
 8000d38:	ea43 030c 	orr.w	r3, r3, ip
 8000d3c:	40f4      	lsrs	r4, r6
 8000d3e:	fa00 f801 	lsl.w	r8, r0, r1
 8000d42:	0c38      	lsrs	r0, r7, #16
 8000d44:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d48:	fbb4 fef0 	udiv	lr, r4, r0
 8000d4c:	fa1f fc87 	uxth.w	ip, r7
 8000d50:	fb00 441e 	mls	r4, r0, lr, r4
 8000d54:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d58:	fb0e f90c 	mul.w	r9, lr, ip
 8000d5c:	45a1      	cmp	r9, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d90a      	bls.n	8000d7a <__udivmoddi4+0x1a6>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6a:	f080 8084 	bcs.w	8000e76 <__udivmoddi4+0x2a2>
 8000d6e:	45a1      	cmp	r9, r4
 8000d70:	f240 8081 	bls.w	8000e76 <__udivmoddi4+0x2a2>
 8000d74:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d78:	443c      	add	r4, r7
 8000d7a:	eba4 0409 	sub.w	r4, r4, r9
 8000d7e:	fa1f f983 	uxth.w	r9, r3
 8000d82:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d86:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d8e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d92:	45a4      	cmp	ip, r4
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x1d2>
 8000d96:	193c      	adds	r4, r7, r4
 8000d98:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d9c:	d267      	bcs.n	8000e6e <__udivmoddi4+0x29a>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d965      	bls.n	8000e6e <__udivmoddi4+0x29a>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000daa:	fba0 9302 	umull	r9, r3, r0, r2
 8000dae:	eba4 040c 	sub.w	r4, r4, ip
 8000db2:	429c      	cmp	r4, r3
 8000db4:	46ce      	mov	lr, r9
 8000db6:	469c      	mov	ip, r3
 8000db8:	d351      	bcc.n	8000e5e <__udivmoddi4+0x28a>
 8000dba:	d04e      	beq.n	8000e5a <__udivmoddi4+0x286>
 8000dbc:	b155      	cbz	r5, 8000dd4 <__udivmoddi4+0x200>
 8000dbe:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc2:	eb64 040c 	sbc.w	r4, r4, ip
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	40cb      	lsrs	r3, r1
 8000dcc:	431e      	orrs	r6, r3
 8000dce:	40cc      	lsrs	r4, r1
 8000dd0:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e750      	b.n	8000c7a <__udivmoddi4+0xa6>
 8000dd8:	f1c2 0320 	rsb	r3, r2, #32
 8000ddc:	fa20 f103 	lsr.w	r1, r0, r3
 8000de0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de4:	fa24 f303 	lsr.w	r3, r4, r3
 8000de8:	4094      	lsls	r4, r2
 8000dea:	430c      	orrs	r4, r1
 8000dec:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df4:	fa1f f78c 	uxth.w	r7, ip
 8000df8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dfc:	fb08 3110 	mls	r1, r8, r0, r3
 8000e00:	0c23      	lsrs	r3, r4, #16
 8000e02:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e06:	fb00 f107 	mul.w	r1, r0, r7
 8000e0a:	4299      	cmp	r1, r3
 8000e0c:	d908      	bls.n	8000e20 <__udivmoddi4+0x24c>
 8000e0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e12:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e16:	d22c      	bcs.n	8000e72 <__udivmoddi4+0x29e>
 8000e18:	4299      	cmp	r1, r3
 8000e1a:	d92a      	bls.n	8000e72 <__udivmoddi4+0x29e>
 8000e1c:	3802      	subs	r0, #2
 8000e1e:	4463      	add	r3, ip
 8000e20:	1a5b      	subs	r3, r3, r1
 8000e22:	b2a4      	uxth	r4, r4
 8000e24:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e28:	fb08 3311 	mls	r3, r8, r1, r3
 8000e2c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e30:	fb01 f307 	mul.w	r3, r1, r7
 8000e34:	42a3      	cmp	r3, r4
 8000e36:	d908      	bls.n	8000e4a <__udivmoddi4+0x276>
 8000e38:	eb1c 0404 	adds.w	r4, ip, r4
 8000e3c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e40:	d213      	bcs.n	8000e6a <__udivmoddi4+0x296>
 8000e42:	42a3      	cmp	r3, r4
 8000e44:	d911      	bls.n	8000e6a <__udivmoddi4+0x296>
 8000e46:	3902      	subs	r1, #2
 8000e48:	4464      	add	r4, ip
 8000e4a:	1ae4      	subs	r4, r4, r3
 8000e4c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e50:	e739      	b.n	8000cc6 <__udivmoddi4+0xf2>
 8000e52:	4604      	mov	r4, r0
 8000e54:	e6f0      	b.n	8000c38 <__udivmoddi4+0x64>
 8000e56:	4608      	mov	r0, r1
 8000e58:	e706      	b.n	8000c68 <__udivmoddi4+0x94>
 8000e5a:	45c8      	cmp	r8, r9
 8000e5c:	d2ae      	bcs.n	8000dbc <__udivmoddi4+0x1e8>
 8000e5e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e62:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e66:	3801      	subs	r0, #1
 8000e68:	e7a8      	b.n	8000dbc <__udivmoddi4+0x1e8>
 8000e6a:	4631      	mov	r1, r6
 8000e6c:	e7ed      	b.n	8000e4a <__udivmoddi4+0x276>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	e799      	b.n	8000da6 <__udivmoddi4+0x1d2>
 8000e72:	4630      	mov	r0, r6
 8000e74:	e7d4      	b.n	8000e20 <__udivmoddi4+0x24c>
 8000e76:	46d6      	mov	lr, sl
 8000e78:	e77f      	b.n	8000d7a <__udivmoddi4+0x1a6>
 8000e7a:	4463      	add	r3, ip
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	e74d      	b.n	8000d1c <__udivmoddi4+0x148>
 8000e80:	4606      	mov	r6, r0
 8000e82:	4623      	mov	r3, r4
 8000e84:	4608      	mov	r0, r1
 8000e86:	e70f      	b.n	8000ca8 <__udivmoddi4+0xd4>
 8000e88:	3e02      	subs	r6, #2
 8000e8a:	4463      	add	r3, ip
 8000e8c:	e730      	b.n	8000cf0 <__udivmoddi4+0x11c>
 8000e8e:	bf00      	nop

08000e90 <__aeabi_idiv0>:
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop

08000e94 <PWM_init>:
 *      Author: beamk
 */

#include "PWM.h"

void PWM_init(PWM* pwm, TIM_HandleTypeDef* htimx, uint16_t tim_chx){
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b084      	sub	sp, #16
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	60f8      	str	r0, [r7, #12]
 8000e9c:	60b9      	str	r1, [r7, #8]
 8000e9e:	4613      	mov	r3, r2
 8000ea0:	80fb      	strh	r3, [r7, #6]
	pwm->CPU_FREQ = 170e6;
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	4a0b      	ldr	r2, [pc, #44]	@ (8000ed4 <PWM_init+0x40>)
 8000ea6:	611a      	str	r2, [r3, #16]
	pwm->htimx = htimx;
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	68ba      	ldr	r2, [r7, #8]
 8000eac:	601a      	str	r2, [r3, #0]
	pwm->tim_chx = tim_chx;
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	88fa      	ldrh	r2, [r7, #6]
 8000eb2:	809a      	strh	r2, [r3, #4]
	pwm->OC = 0;
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	615a      	str	r2, [r3, #20]
	HAL_TIM_Base_Start(htimx);
 8000eba:	68b8      	ldr	r0, [r7, #8]
 8000ebc:	f002 fd4c 	bl	8003958 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(htimx, tim_chx);
 8000ec0:	88fb      	ldrh	r3, [r7, #6]
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	68b8      	ldr	r0, [r7, #8]
 8000ec6:	f002 fe19 	bl	8003afc <HAL_TIM_PWM_Start>
}
 8000eca:	bf00      	nop
 8000ecc:	3710      	adds	r7, #16
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	0a21fe80 	.word	0x0a21fe80

08000ed8 <PWM_write_duty>:

void PWM_write_duty(PWM* pwm, float freq, float percent_duty){
 8000ed8:	b5b0      	push	{r4, r5, r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	60f8      	str	r0, [r7, #12]
 8000ee0:	ed87 0a02 	vstr	s0, [r7, #8]
 8000ee4:	edc7 0a01 	vstr	s1, [r7, #4]
    if (freq == 0) {
 8000ee8:	edd7 7a02 	vldr	s15, [r7, #8]
 8000eec:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000ef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ef4:	d137      	bne.n	8000f66 <PWM_write_duty+0x8e>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	889b      	ldrh	r3, [r3, #4]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d105      	bne.n	8000f0a <PWM_write_duty+0x32>
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	2200      	movs	r2, #0
 8000f06:	635a      	str	r2, [r3, #52]	@ 0x34
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(percent_duty) / 100.0);
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}
 8000f08:	e0e1      	b.n	80010ce <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	889b      	ldrh	r3, [r3, #4]
 8000f0e:	2b04      	cmp	r3, #4
 8000f10:	d105      	bne.n	8000f1e <PWM_write_duty+0x46>
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	681a      	ldr	r2, [r3, #0]
 8000f18:	2300      	movs	r3, #0
 8000f1a:	6393      	str	r3, [r2, #56]	@ 0x38
 8000f1c:	e0d7      	b.n	80010ce <PWM_write_duty+0x1f6>
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	889b      	ldrh	r3, [r3, #4]
 8000f22:	2b08      	cmp	r3, #8
 8000f24:	d105      	bne.n	8000f32 <PWM_write_duty+0x5a>
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	681a      	ldr	r2, [r3, #0]
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000f30:	e0cd      	b.n	80010ce <PWM_write_duty+0x1f6>
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	889b      	ldrh	r3, [r3, #4]
 8000f36:	2b0c      	cmp	r3, #12
 8000f38:	d105      	bne.n	8000f46 <PWM_write_duty+0x6e>
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	681a      	ldr	r2, [r3, #0]
 8000f40:	2300      	movs	r3, #0
 8000f42:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f44:	e0c3      	b.n	80010ce <PWM_write_duty+0x1f6>
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	889b      	ldrh	r3, [r3, #4]
 8000f4a:	2b10      	cmp	r3, #16
 8000f4c:	d105      	bne.n	8000f5a <PWM_write_duty+0x82>
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	2300      	movs	r3, #0
 8000f56:	6493      	str	r3, [r2, #72]	@ 0x48
 8000f58:	e0b9      	b.n	80010ce <PWM_write_duty+0x1f6>
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	2300      	movs	r3, #0
 8000f62:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8000f64:	e0b3      	b.n	80010ce <PWM_write_duty+0x1f6>
    	pwm->period_cyc = (uint32_t) (pwm->CPU_FREQ / freq);
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	691b      	ldr	r3, [r3, #16]
 8000f6a:	ee07 3a90 	vmov	s15, r3
 8000f6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000f72:	ed97 7a02 	vldr	s14, [r7, #8]
 8000f76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f7e:	ee17 2a90 	vmov	r2, s15
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	609a      	str	r2, [r3, #8]
    	pwm->prescaler = (uint16_t) ((pwm->period_cyc + 65535 - 1) / 65535) - 1; // Subtracting 1 since prescaler is zero-based
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	689b      	ldr	r3, [r3, #8]
 8000f8a:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8000f8e:	33fe      	adds	r3, #254	@ 0xfe
 8000f90:	4a51      	ldr	r2, [pc, #324]	@ (80010d8 <PWM_write_duty+0x200>)
 8000f92:	fba2 2303 	umull	r2, r3, r2, r3
 8000f96:	0bdb      	lsrs	r3, r3, #15
 8000f98:	b29b      	uxth	r3, r3
 8000f9a:	3b01      	subs	r3, #1
 8000f9c:	b29a      	uxth	r2, r3
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	819a      	strh	r2, [r3, #12]
    	pwm->overflow = (uint16_t) ((pwm->CPU_FREQ / (float)(pwm->prescaler + 1) / freq) - 1);
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	691b      	ldr	r3, [r3, #16]
 8000fa6:	ee07 3a90 	vmov	s15, r3
 8000faa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	899b      	ldrh	r3, [r3, #12]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	ee07 3a90 	vmov	s15, r3
 8000fb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fbc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000fc0:	ed97 7a02 	vldr	s14, [r7, #8]
 8000fc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fc8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000fcc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000fd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fd4:	ee17 3a90 	vmov	r3, s15
 8000fd8:	b29a      	uxth	r2, r3
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	81da      	strh	r2, [r3, #14]
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(percent_duty) / 100.0);
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	89db      	ldrh	r3, [r3, #14]
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f7ff fa6a 	bl	80004bc <__aeabi_i2d>
 8000fe8:	4604      	mov	r4, r0
 8000fea:	460d      	mov	r5, r1
 8000fec:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ff0:	eef0 7ae7 	vabs.f32	s15, s15
 8000ff4:	ee17 0a90 	vmov	r0, s15
 8000ff8:	f7ff fa72 	bl	80004e0 <__aeabi_f2d>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	460b      	mov	r3, r1
 8001000:	4620      	mov	r0, r4
 8001002:	4629      	mov	r1, r5
 8001004:	f7ff fac4 	bl	8000590 <__aeabi_dmul>
 8001008:	4602      	mov	r2, r0
 800100a:	460b      	mov	r3, r1
 800100c:	4610      	mov	r0, r2
 800100e:	4619      	mov	r1, r3
 8001010:	f04f 0200 	mov.w	r2, #0
 8001014:	4b31      	ldr	r3, [pc, #196]	@ (80010dc <PWM_write_duty+0x204>)
 8001016:	f7ff fbe5 	bl	80007e4 <__aeabi_ddiv>
 800101a:	4602      	mov	r2, r0
 800101c:	460b      	mov	r3, r1
 800101e:	4610      	mov	r0, r2
 8001020:	4619      	mov	r1, r3
 8001022:	f7ff fd4f 	bl	8000ac4 <__aeabi_d2uiz>
 8001026:	4603      	mov	r3, r0
 8001028:	b29b      	uxth	r3, r3
 800102a:	461a      	mov	r2, r3
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	899a      	ldrh	r2, [r3, #12]
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	89da      	ldrh	r2, [r3, #14]
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	89da      	ldrh	r2, [r3, #14]
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	889b      	ldrh	r3, [r3, #4]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d106      	bne.n	8001068 <PWM_write_duty+0x190>
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	68fa      	ldr	r2, [r7, #12]
 8001062:	6952      	ldr	r2, [r2, #20]
 8001064:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001066:	e032      	b.n	80010ce <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	889b      	ldrh	r3, [r3, #4]
 800106c:	2b04      	cmp	r3, #4
 800106e:	d106      	bne.n	800107e <PWM_write_duty+0x1a6>
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	695b      	ldr	r3, [r3, #20]
 800107a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800107c:	e027      	b.n	80010ce <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	889b      	ldrh	r3, [r3, #4]
 8001082:	2b08      	cmp	r3, #8
 8001084:	d106      	bne.n	8001094 <PWM_write_duty+0x1bc>
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	681a      	ldr	r2, [r3, #0]
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	695b      	ldr	r3, [r3, #20]
 8001090:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001092:	e01c      	b.n	80010ce <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	889b      	ldrh	r3, [r3, #4]
 8001098:	2b0c      	cmp	r3, #12
 800109a:	d106      	bne.n	80010aa <PWM_write_duty+0x1d2>
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	681a      	ldr	r2, [r3, #0]
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	695b      	ldr	r3, [r3, #20]
 80010a6:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80010a8:	e011      	b.n	80010ce <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	889b      	ldrh	r3, [r3, #4]
 80010ae:	2b10      	cmp	r3, #16
 80010b0:	d106      	bne.n	80010c0 <PWM_write_duty+0x1e8>
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	695b      	ldr	r3, [r3, #20]
 80010bc:	6493      	str	r3, [r2, #72]	@ 0x48
}
 80010be:	e006      	b.n	80010ce <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	681a      	ldr	r2, [r3, #0]
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	695b      	ldr	r3, [r3, #20]
 80010ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80010cc:	e7ff      	b.n	80010ce <PWM_write_duty+0x1f6>
 80010ce:	bf00      	nop
 80010d0:	3710      	adds	r7, #16
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bdb0      	pop	{r4, r5, r7, pc}
 80010d6:	bf00      	nop
 80010d8:	80008001 	.word	0x80008001
 80010dc:	40590000 	.word	0x40590000

080010e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010e4:	f001 f871 	bl	80021ca <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010e8:	f000 f85c 	bl	80011a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010ec:	f000 fb9c 	bl	8001828 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80010f0:	f000 f8a4 	bl	800123c <MX_LPUART1_UART_Init>
  MX_TIM1_Init();
 80010f4:	f000 f8ec 	bl	80012d0 <MX_TIM1_Init>
  MX_TIM3_Init();
 80010f8:	f000 f98e 	bl	8001418 <MX_TIM3_Init>
  MX_TIM4_Init();
 80010fc:	f000 fa2a 	bl	8001554 <MX_TIM4_Init>
  MX_TIM8_Init();
 8001100:	f000 fac6 	bl	8001690 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  PWM_init(&StepperL, &htim8, TIM_CHANNEL_1);
 8001104:	2200      	movs	r2, #0
 8001106:	4920      	ldr	r1, [pc, #128]	@ (8001188 <main+0xa8>)
 8001108:	4820      	ldr	r0, [pc, #128]	@ (800118c <main+0xac>)
 800110a:	f7ff fec3 	bl	8000e94 <PWM_init>
  PWM_init(&StepperR, &htim8, TIM_CHANNEL_2);
 800110e:	2204      	movs	r2, #4
 8001110:	491d      	ldr	r1, [pc, #116]	@ (8001188 <main+0xa8>)
 8001112:	481f      	ldr	r0, [pc, #124]	@ (8001190 <main+0xb0>)
 8001114:	f7ff febe 	bl	8000e94 <PWM_init>
  PWM_init(&BrushMTR, &htim8, TIM_CHANNEL_3);
 8001118:	2208      	movs	r2, #8
 800111a:	491b      	ldr	r1, [pc, #108]	@ (8001188 <main+0xa8>)
 800111c:	481d      	ldr	r0, [pc, #116]	@ (8001194 <main+0xb4>)
 800111e:	f7ff feb9 	bl	8000e94 <PWM_init>

  HAL_TIM_Base_Start(&htim1);
 8001122:	481d      	ldr	r0, [pc, #116]	@ (8001198 <main+0xb8>)
 8001124:	f002 fc18 	bl	8003958 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim3);
 8001128:	481c      	ldr	r0, [pc, #112]	@ (800119c <main+0xbc>)
 800112a:	f002 fc15 	bl	8003958 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim4);
 800112e:	481c      	ldr	r0, [pc, #112]	@ (80011a0 <main+0xc0>)
 8001130:	f002 fc12 	bl	8003958 <HAL_TIM_Base_Start>

  HAL_TIM_IC_Start(&htim1, TIM_CHANNEL_1);
 8001134:	2100      	movs	r1, #0
 8001136:	4818      	ldr	r0, [pc, #96]	@ (8001198 <main+0xb8>)
 8001138:	f002 fe54 	bl	8003de4 <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start(&htim1, TIM_CHANNEL_2);
 800113c:	2104      	movs	r1, #4
 800113e:	4816      	ldr	r0, [pc, #88]	@ (8001198 <main+0xb8>)
 8001140:	f002 fe50 	bl	8003de4 <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start(&htim3, TIM_CHANNEL_1);
 8001144:	2100      	movs	r1, #0
 8001146:	4815      	ldr	r0, [pc, #84]	@ (800119c <main+0xbc>)
 8001148:	f002 fe4c 	bl	8003de4 <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start(&htim3, TIM_CHANNEL_2);
 800114c:	2104      	movs	r1, #4
 800114e:	4813      	ldr	r0, [pc, #76]	@ (800119c <main+0xbc>)
 8001150:	f002 fe48 	bl	8003de4 <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start(&htim4, TIM_CHANNEL_1);
 8001154:	2100      	movs	r1, #0
 8001156:	4812      	ldr	r0, [pc, #72]	@ (80011a0 <main+0xc0>)
 8001158:	f002 fe44 	bl	8003de4 <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start(&htim4, TIM_CHANNEL_2);
 800115c:	2104      	movs	r1, #4
 800115e:	4810      	ldr	r0, [pc, #64]	@ (80011a0 <main+0xc0>)
 8001160:	f002 fe40 	bl	8003de4 <HAL_TIM_IC_Start>

  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8001164:	2100      	movs	r1, #0
 8001166:	4808      	ldr	r0, [pc, #32]	@ (8001188 <main+0xa8>)
 8001168:	f002 fcc8 	bl	8003afc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 800116c:	2104      	movs	r1, #4
 800116e:	4806      	ldr	r0, [pc, #24]	@ (8001188 <main+0xa8>)
 8001170:	f002 fcc4 	bl	8003afc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8001174:	2108      	movs	r1, #8
 8001176:	4804      	ldr	r0, [pc, #16]	@ (8001188 <main+0xa8>)
 8001178:	f002 fcc0 	bl	8003afc <HAL_TIM_PWM_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  ReadController();
 800117c:	f000 fd84 	bl	8001c88 <ReadController>
	  StpperMotorControlled();
 8001180:	f000 fbda 	bl	8001938 <StpperMotorControlled>
	  ReadController();
 8001184:	bf00      	nop
 8001186:	e7f9      	b.n	800117c <main+0x9c>
 8001188:	200001a4 	.word	0x200001a4
 800118c:	20000208 	.word	0x20000208
 8001190:	20000220 	.word	0x20000220
 8001194:	20000238 	.word	0x20000238
 8001198:	200000c0 	.word	0x200000c0
 800119c:	2000010c 	.word	0x2000010c
 80011a0:	20000158 	.word	0x20000158

080011a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b094      	sub	sp, #80	@ 0x50
 80011a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011aa:	f107 0318 	add.w	r3, r7, #24
 80011ae:	2238      	movs	r2, #56	@ 0x38
 80011b0:	2100      	movs	r1, #0
 80011b2:	4618      	mov	r0, r3
 80011b4:	f005 f864 	bl	8006280 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011b8:	1d3b      	adds	r3, r7, #4
 80011ba:	2200      	movs	r2, #0
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	605a      	str	r2, [r3, #4]
 80011c0:	609a      	str	r2, [r3, #8]
 80011c2:	60da      	str	r2, [r3, #12]
 80011c4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80011c6:	2000      	movs	r0, #0
 80011c8:	f001 fb3e 	bl	8002848 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011cc:	2302      	movs	r3, #2
 80011ce:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011d4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011d6:	2340      	movs	r3, #64	@ 0x40
 80011d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011da:	2302      	movs	r3, #2
 80011dc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011de:	2302      	movs	r3, #2
 80011e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80011e2:	2304      	movs	r3, #4
 80011e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80011e6:	2355      	movs	r3, #85	@ 0x55
 80011e8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011ea:	2302      	movs	r3, #2
 80011ec:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80011ee:	2302      	movs	r3, #2
 80011f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80011f2:	2302      	movs	r3, #2
 80011f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011f6:	f107 0318 	add.w	r3, r7, #24
 80011fa:	4618      	mov	r0, r3
 80011fc:	f001 fbd8 	bl	80029b0 <HAL_RCC_OscConfig>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001206:	f000 fdbd 	bl	8001d84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800120a:	230f      	movs	r3, #15
 800120c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800120e:	2303      	movs	r3, #3
 8001210:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001212:	2300      	movs	r3, #0
 8001214:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001216:	2300      	movs	r3, #0
 8001218:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800121a:	2300      	movs	r3, #0
 800121c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800121e:	1d3b      	adds	r3, r7, #4
 8001220:	2104      	movs	r1, #4
 8001222:	4618      	mov	r0, r3
 8001224:	f001 fed6 	bl	8002fd4 <HAL_RCC_ClockConfig>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800122e:	f000 fda9 	bl	8001d84 <Error_Handler>
  }
}
 8001232:	bf00      	nop
 8001234:	3750      	adds	r7, #80	@ 0x50
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
	...

0800123c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001240:	4b21      	ldr	r3, [pc, #132]	@ (80012c8 <MX_LPUART1_UART_Init+0x8c>)
 8001242:	4a22      	ldr	r2, [pc, #136]	@ (80012cc <MX_LPUART1_UART_Init+0x90>)
 8001244:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001246:	4b20      	ldr	r3, [pc, #128]	@ (80012c8 <MX_LPUART1_UART_Init+0x8c>)
 8001248:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800124c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800124e:	4b1e      	ldr	r3, [pc, #120]	@ (80012c8 <MX_LPUART1_UART_Init+0x8c>)
 8001250:	2200      	movs	r2, #0
 8001252:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001254:	4b1c      	ldr	r3, [pc, #112]	@ (80012c8 <MX_LPUART1_UART_Init+0x8c>)
 8001256:	2200      	movs	r2, #0
 8001258:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800125a:	4b1b      	ldr	r3, [pc, #108]	@ (80012c8 <MX_LPUART1_UART_Init+0x8c>)
 800125c:	2200      	movs	r2, #0
 800125e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001260:	4b19      	ldr	r3, [pc, #100]	@ (80012c8 <MX_LPUART1_UART_Init+0x8c>)
 8001262:	220c      	movs	r2, #12
 8001264:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001266:	4b18      	ldr	r3, [pc, #96]	@ (80012c8 <MX_LPUART1_UART_Init+0x8c>)
 8001268:	2200      	movs	r2, #0
 800126a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800126c:	4b16      	ldr	r3, [pc, #88]	@ (80012c8 <MX_LPUART1_UART_Init+0x8c>)
 800126e:	2200      	movs	r2, #0
 8001270:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001272:	4b15      	ldr	r3, [pc, #84]	@ (80012c8 <MX_LPUART1_UART_Init+0x8c>)
 8001274:	2200      	movs	r2, #0
 8001276:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001278:	4b13      	ldr	r3, [pc, #76]	@ (80012c8 <MX_LPUART1_UART_Init+0x8c>)
 800127a:	2200      	movs	r2, #0
 800127c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800127e:	4812      	ldr	r0, [pc, #72]	@ (80012c8 <MX_LPUART1_UART_Init+0x8c>)
 8001280:	f004 f990 	bl	80055a4 <HAL_UART_Init>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 800128a:	f000 fd7b 	bl	8001d84 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800128e:	2100      	movs	r1, #0
 8001290:	480d      	ldr	r0, [pc, #52]	@ (80012c8 <MX_LPUART1_UART_Init+0x8c>)
 8001292:	f004 ff2b 	bl	80060ec <HAL_UARTEx_SetTxFifoThreshold>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 800129c:	f000 fd72 	bl	8001d84 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012a0:	2100      	movs	r1, #0
 80012a2:	4809      	ldr	r0, [pc, #36]	@ (80012c8 <MX_LPUART1_UART_Init+0x8c>)
 80012a4:	f004 ff60 	bl	8006168 <HAL_UARTEx_SetRxFifoThreshold>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 80012ae:	f000 fd69 	bl	8001d84 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80012b2:	4805      	ldr	r0, [pc, #20]	@ (80012c8 <MX_LPUART1_UART_Init+0x8c>)
 80012b4:	f004 fee1 	bl	800607a <HAL_UARTEx_DisableFifoMode>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 80012be:	f000 fd61 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80012c2:	bf00      	nop
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	2000002c 	.word	0x2000002c
 80012cc:	40008000 	.word	0x40008000

080012d0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b090      	sub	sp, #64	@ 0x40
 80012d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012d6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80012da:	2200      	movs	r2, #0
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	605a      	str	r2, [r3, #4]
 80012e0:	609a      	str	r2, [r3, #8]
 80012e2:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80012e4:	f107 031c 	add.w	r3, r7, #28
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
 80012ec:	605a      	str	r2, [r3, #4]
 80012ee:	609a      	str	r2, [r3, #8]
 80012f0:	60da      	str	r2, [r3, #12]
 80012f2:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80012f4:	f107 030c 	add.w	r3, r7, #12
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	605a      	str	r2, [r3, #4]
 80012fe:	609a      	str	r2, [r3, #8]
 8001300:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001302:	463b      	mov	r3, r7
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
 800130a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800130c:	4b40      	ldr	r3, [pc, #256]	@ (8001410 <MX_TIM1_Init+0x140>)
 800130e:	4a41      	ldr	r2, [pc, #260]	@ (8001414 <MX_TIM1_Init+0x144>)
 8001310:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 169;
 8001312:	4b3f      	ldr	r3, [pc, #252]	@ (8001410 <MX_TIM1_Init+0x140>)
 8001314:	22a9      	movs	r2, #169	@ 0xa9
 8001316:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001318:	4b3d      	ldr	r3, [pc, #244]	@ (8001410 <MX_TIM1_Init+0x140>)
 800131a:	2200      	movs	r2, #0
 800131c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800131e:	4b3c      	ldr	r3, [pc, #240]	@ (8001410 <MX_TIM1_Init+0x140>)
 8001320:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001324:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001326:	4b3a      	ldr	r3, [pc, #232]	@ (8001410 <MX_TIM1_Init+0x140>)
 8001328:	2200      	movs	r2, #0
 800132a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800132c:	4b38      	ldr	r3, [pc, #224]	@ (8001410 <MX_TIM1_Init+0x140>)
 800132e:	2200      	movs	r2, #0
 8001330:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001332:	4b37      	ldr	r3, [pc, #220]	@ (8001410 <MX_TIM1_Init+0x140>)
 8001334:	2200      	movs	r2, #0
 8001336:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001338:	4835      	ldr	r0, [pc, #212]	@ (8001410 <MX_TIM1_Init+0x140>)
 800133a:	f002 fab5 	bl	80038a8 <HAL_TIM_Base_Init>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001344:	f000 fd1e 	bl	8001d84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001348:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800134c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800134e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001352:	4619      	mov	r1, r3
 8001354:	482e      	ldr	r0, [pc, #184]	@ (8001410 <MX_TIM1_Init+0x140>)
 8001356:	f002 fff9 	bl	800434c <HAL_TIM_ConfigClockSource>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001360:	f000 fd10 	bl	8001d84 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001364:	482a      	ldr	r0, [pc, #168]	@ (8001410 <MX_TIM1_Init+0x140>)
 8001366:	f002 fcdb 	bl	8003d20 <HAL_TIM_IC_Init>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001370:	f000 fd08 	bl	8001d84 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001374:	2304      	movs	r3, #4
 8001376:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001378:	2350      	movs	r3, #80	@ 0x50
 800137a:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800137c:	2300      	movs	r3, #0
 800137e:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001380:	2300      	movs	r3, #0
 8001382:	62bb      	str	r3, [r7, #40]	@ 0x28
  sSlaveConfig.TriggerFilter = 0;
 8001384:	2300      	movs	r3, #0
 8001386:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001388:	f107 031c 	add.w	r3, r7, #28
 800138c:	4619      	mov	r1, r3
 800138e:	4820      	ldr	r0, [pc, #128]	@ (8001410 <MX_TIM1_Init+0x140>)
 8001390:	f003 f8f2 	bl	8004578 <HAL_TIM_SlaveConfigSynchro>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 800139a:	f000 fcf3 	bl	8001d84 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800139e:	2300      	movs	r3, #0
 80013a0:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80013a2:	2301      	movs	r3, #1
 80013a4:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80013a6:	2300      	movs	r3, #0
 80013a8:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 80013aa:	2300      	movs	r3, #0
 80013ac:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80013ae:	f107 030c 	add.w	r3, r7, #12
 80013b2:	2200      	movs	r2, #0
 80013b4:	4619      	mov	r1, r3
 80013b6:	4816      	ldr	r0, [pc, #88]	@ (8001410 <MX_TIM1_Init+0x140>)
 80013b8:	f002 fe18 	bl	8003fec <HAL_TIM_IC_ConfigChannel>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80013c2:	f000 fcdf 	bl	8001d84 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80013c6:	2302      	movs	r3, #2
 80013c8:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80013ca:	2302      	movs	r3, #2
 80013cc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80013ce:	f107 030c 	add.w	r3, r7, #12
 80013d2:	2204      	movs	r2, #4
 80013d4:	4619      	mov	r1, r3
 80013d6:	480e      	ldr	r0, [pc, #56]	@ (8001410 <MX_TIM1_Init+0x140>)
 80013d8:	f002 fe08 	bl	8003fec <HAL_TIM_IC_ConfigChannel>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 80013e2:	f000 fccf 	bl	8001d84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013e6:	2300      	movs	r3, #0
 80013e8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80013ea:	2300      	movs	r3, #0
 80013ec:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013ee:	2300      	movs	r3, #0
 80013f0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013f2:	463b      	mov	r3, r7
 80013f4:	4619      	mov	r1, r3
 80013f6:	4806      	ldr	r0, [pc, #24]	@ (8001410 <MX_TIM1_Init+0x140>)
 80013f8:	f003 ffaa 	bl	8005350 <HAL_TIMEx_MasterConfigSynchronization>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <MX_TIM1_Init+0x136>
  {
    Error_Handler();
 8001402:	f000 fcbf 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001406:	bf00      	nop
 8001408:	3740      	adds	r7, #64	@ 0x40
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	200000c0 	.word	0x200000c0
 8001414:	40012c00 	.word	0x40012c00

08001418 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b090      	sub	sp, #64	@ 0x40
 800141c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800141e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001422:	2200      	movs	r2, #0
 8001424:	601a      	str	r2, [r3, #0]
 8001426:	605a      	str	r2, [r3, #4]
 8001428:	609a      	str	r2, [r3, #8]
 800142a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800142c:	f107 031c 	add.w	r3, r7, #28
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
 8001434:	605a      	str	r2, [r3, #4]
 8001436:	609a      	str	r2, [r3, #8]
 8001438:	60da      	str	r2, [r3, #12]
 800143a:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800143c:	f107 030c 	add.w	r3, r7, #12
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
 8001444:	605a      	str	r2, [r3, #4]
 8001446:	609a      	str	r2, [r3, #8]
 8001448:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800144a:	463b      	mov	r3, r7
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
 8001452:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001454:	4b3d      	ldr	r3, [pc, #244]	@ (800154c <MX_TIM3_Init+0x134>)
 8001456:	4a3e      	ldr	r2, [pc, #248]	@ (8001550 <MX_TIM3_Init+0x138>)
 8001458:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 169;
 800145a:	4b3c      	ldr	r3, [pc, #240]	@ (800154c <MX_TIM3_Init+0x134>)
 800145c:	22a9      	movs	r2, #169	@ 0xa9
 800145e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001460:	4b3a      	ldr	r3, [pc, #232]	@ (800154c <MX_TIM3_Init+0x134>)
 8001462:	2200      	movs	r2, #0
 8001464:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001466:	4b39      	ldr	r3, [pc, #228]	@ (800154c <MX_TIM3_Init+0x134>)
 8001468:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800146c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800146e:	4b37      	ldr	r3, [pc, #220]	@ (800154c <MX_TIM3_Init+0x134>)
 8001470:	2200      	movs	r2, #0
 8001472:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001474:	4b35      	ldr	r3, [pc, #212]	@ (800154c <MX_TIM3_Init+0x134>)
 8001476:	2200      	movs	r2, #0
 8001478:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800147a:	4834      	ldr	r0, [pc, #208]	@ (800154c <MX_TIM3_Init+0x134>)
 800147c:	f002 fa14 	bl	80038a8 <HAL_TIM_Base_Init>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8001486:	f000 fc7d 	bl	8001d84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800148a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800148e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001490:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001494:	4619      	mov	r1, r3
 8001496:	482d      	ldr	r0, [pc, #180]	@ (800154c <MX_TIM3_Init+0x134>)
 8001498:	f002 ff58 	bl	800434c <HAL_TIM_ConfigClockSource>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 80014a2:	f000 fc6f 	bl	8001d84 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80014a6:	4829      	ldr	r0, [pc, #164]	@ (800154c <MX_TIM3_Init+0x134>)
 80014a8:	f002 fc3a 	bl	8003d20 <HAL_TIM_IC_Init>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80014b2:	f000 fc67 	bl	8001d84 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80014b6:	2304      	movs	r3, #4
 80014b8:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80014ba:	2350      	movs	r3, #80	@ 0x50
 80014bc:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80014be:	2300      	movs	r3, #0
 80014c0:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 80014c2:	2300      	movs	r3, #0
 80014c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sSlaveConfig.TriggerFilter = 0;
 80014c6:	2300      	movs	r3, #0
 80014c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 80014ca:	f107 031c 	add.w	r3, r7, #28
 80014ce:	4619      	mov	r1, r3
 80014d0:	481e      	ldr	r0, [pc, #120]	@ (800154c <MX_TIM3_Init+0x134>)
 80014d2:	f003 f851 	bl	8004578 <HAL_TIM_SlaveConfigSynchro>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 80014dc:	f000 fc52 	bl	8001d84 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80014e0:	2300      	movs	r3, #0
 80014e2:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80014e4:	2301      	movs	r3, #1
 80014e6:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80014e8:	2300      	movs	r3, #0
 80014ea:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 80014ec:	2300      	movs	r3, #0
 80014ee:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80014f0:	f107 030c 	add.w	r3, r7, #12
 80014f4:	2200      	movs	r2, #0
 80014f6:	4619      	mov	r1, r3
 80014f8:	4814      	ldr	r0, [pc, #80]	@ (800154c <MX_TIM3_Init+0x134>)
 80014fa:	f002 fd77 	bl	8003fec <HAL_TIM_IC_ConfigChannel>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <MX_TIM3_Init+0xf0>
  {
    Error_Handler();
 8001504:	f000 fc3e 	bl	8001d84 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001508:	2302      	movs	r3, #2
 800150a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800150c:	2302      	movs	r3, #2
 800150e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001510:	f107 030c 	add.w	r3, r7, #12
 8001514:	2204      	movs	r2, #4
 8001516:	4619      	mov	r1, r3
 8001518:	480c      	ldr	r0, [pc, #48]	@ (800154c <MX_TIM3_Init+0x134>)
 800151a:	f002 fd67 	bl	8003fec <HAL_TIM_IC_ConfigChannel>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MX_TIM3_Init+0x110>
  {
    Error_Handler();
 8001524:	f000 fc2e 	bl	8001d84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001528:	2300      	movs	r3, #0
 800152a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800152c:	2300      	movs	r3, #0
 800152e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001530:	463b      	mov	r3, r7
 8001532:	4619      	mov	r1, r3
 8001534:	4805      	ldr	r0, [pc, #20]	@ (800154c <MX_TIM3_Init+0x134>)
 8001536:	f003 ff0b 	bl	8005350 <HAL_TIMEx_MasterConfigSynchronization>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <MX_TIM3_Init+0x12c>
  {
    Error_Handler();
 8001540:	f000 fc20 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001544:	bf00      	nop
 8001546:	3740      	adds	r7, #64	@ 0x40
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	2000010c 	.word	0x2000010c
 8001550:	40000400 	.word	0x40000400

08001554 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b090      	sub	sp, #64	@ 0x40
 8001558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800155a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]
 8001562:	605a      	str	r2, [r3, #4]
 8001564:	609a      	str	r2, [r3, #8]
 8001566:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001568:	f107 031c 	add.w	r3, r7, #28
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	605a      	str	r2, [r3, #4]
 8001572:	609a      	str	r2, [r3, #8]
 8001574:	60da      	str	r2, [r3, #12]
 8001576:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001578:	f107 030c 	add.w	r3, r7, #12
 800157c:	2200      	movs	r2, #0
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	605a      	str	r2, [r3, #4]
 8001582:	609a      	str	r2, [r3, #8]
 8001584:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001586:	463b      	mov	r3, r7
 8001588:	2200      	movs	r2, #0
 800158a:	601a      	str	r2, [r3, #0]
 800158c:	605a      	str	r2, [r3, #4]
 800158e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001590:	4b3d      	ldr	r3, [pc, #244]	@ (8001688 <MX_TIM4_Init+0x134>)
 8001592:	4a3e      	ldr	r2, [pc, #248]	@ (800168c <MX_TIM4_Init+0x138>)
 8001594:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 169;
 8001596:	4b3c      	ldr	r3, [pc, #240]	@ (8001688 <MX_TIM4_Init+0x134>)
 8001598:	22a9      	movs	r2, #169	@ 0xa9
 800159a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800159c:	4b3a      	ldr	r3, [pc, #232]	@ (8001688 <MX_TIM4_Init+0x134>)
 800159e:	2200      	movs	r2, #0
 80015a0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80015a2:	4b39      	ldr	r3, [pc, #228]	@ (8001688 <MX_TIM4_Init+0x134>)
 80015a4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015a8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015aa:	4b37      	ldr	r3, [pc, #220]	@ (8001688 <MX_TIM4_Init+0x134>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015b0:	4b35      	ldr	r3, [pc, #212]	@ (8001688 <MX_TIM4_Init+0x134>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80015b6:	4834      	ldr	r0, [pc, #208]	@ (8001688 <MX_TIM4_Init+0x134>)
 80015b8:	f002 f976 	bl	80038a8 <HAL_TIM_Base_Init>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 80015c2:	f000 fbdf 	bl	8001d84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015ca:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80015cc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80015d0:	4619      	mov	r1, r3
 80015d2:	482d      	ldr	r0, [pc, #180]	@ (8001688 <MX_TIM4_Init+0x134>)
 80015d4:	f002 feba 	bl	800434c <HAL_TIM_ConfigClockSource>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 80015de:	f000 fbd1 	bl	8001d84 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80015e2:	4829      	ldr	r0, [pc, #164]	@ (8001688 <MX_TIM4_Init+0x134>)
 80015e4:	f002 fb9c 	bl	8003d20 <HAL_TIM_IC_Init>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 80015ee:	f000 fbc9 	bl	8001d84 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80015f2:	2304      	movs	r3, #4
 80015f4:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80015f6:	2350      	movs	r3, #80	@ 0x50
 80015f8:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80015fa:	2300      	movs	r3, #0
 80015fc:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 80015fe:	2300      	movs	r3, #0
 8001600:	62bb      	str	r3, [r7, #40]	@ 0x28
  sSlaveConfig.TriggerFilter = 0;
 8001602:	2300      	movs	r3, #0
 8001604:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8001606:	f107 031c 	add.w	r3, r7, #28
 800160a:	4619      	mov	r1, r3
 800160c:	481e      	ldr	r0, [pc, #120]	@ (8001688 <MX_TIM4_Init+0x134>)
 800160e:	f002 ffb3 	bl	8004578 <HAL_TIM_SlaveConfigSynchro>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <MX_TIM4_Init+0xc8>
  {
    Error_Handler();
 8001618:	f000 fbb4 	bl	8001d84 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800161c:	2300      	movs	r3, #0
 800161e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001620:	2301      	movs	r3, #1
 8001622:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001624:	2300      	movs	r3, #0
 8001626:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8001628:	2300      	movs	r3, #0
 800162a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800162c:	f107 030c 	add.w	r3, r7, #12
 8001630:	2200      	movs	r2, #0
 8001632:	4619      	mov	r1, r3
 8001634:	4814      	ldr	r0, [pc, #80]	@ (8001688 <MX_TIM4_Init+0x134>)
 8001636:	f002 fcd9 	bl	8003fec <HAL_TIM_IC_ConfigChannel>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <MX_TIM4_Init+0xf0>
  {
    Error_Handler();
 8001640:	f000 fba0 	bl	8001d84 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001644:	2302      	movs	r3, #2
 8001646:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001648:	2302      	movs	r3, #2
 800164a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800164c:	f107 030c 	add.w	r3, r7, #12
 8001650:	2204      	movs	r2, #4
 8001652:	4619      	mov	r1, r3
 8001654:	480c      	ldr	r0, [pc, #48]	@ (8001688 <MX_TIM4_Init+0x134>)
 8001656:	f002 fcc9 	bl	8003fec <HAL_TIM_IC_ConfigChannel>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_TIM4_Init+0x110>
  {
    Error_Handler();
 8001660:	f000 fb90 	bl	8001d84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001664:	2300      	movs	r3, #0
 8001666:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001668:	2300      	movs	r3, #0
 800166a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800166c:	463b      	mov	r3, r7
 800166e:	4619      	mov	r1, r3
 8001670:	4805      	ldr	r0, [pc, #20]	@ (8001688 <MX_TIM4_Init+0x134>)
 8001672:	f003 fe6d 	bl	8005350 <HAL_TIMEx_MasterConfigSynchronization>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <MX_TIM4_Init+0x12c>
  {
    Error_Handler();
 800167c:	f000 fb82 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001680:	bf00      	nop
 8001682:	3740      	adds	r7, #64	@ 0x40
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	20000158 	.word	0x20000158
 800168c:	40000800 	.word	0x40000800

08001690 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b09c      	sub	sp, #112	@ 0x70
 8001694:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001696:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800169a:	2200      	movs	r2, #0
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	605a      	str	r2, [r3, #4]
 80016a0:	609a      	str	r2, [r3, #8]
 80016a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016a4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	605a      	str	r2, [r3, #4]
 80016ae:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016b0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
 80016b8:	605a      	str	r2, [r3, #4]
 80016ba:	609a      	str	r2, [r3, #8]
 80016bc:	60da      	str	r2, [r3, #12]
 80016be:	611a      	str	r2, [r3, #16]
 80016c0:	615a      	str	r2, [r3, #20]
 80016c2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80016c4:	1d3b      	adds	r3, r7, #4
 80016c6:	2234      	movs	r2, #52	@ 0x34
 80016c8:	2100      	movs	r1, #0
 80016ca:	4618      	mov	r0, r3
 80016cc:	f004 fdd8 	bl	8006280 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80016d0:	4b53      	ldr	r3, [pc, #332]	@ (8001820 <MX_TIM8_Init+0x190>)
 80016d2:	4a54      	ldr	r2, [pc, #336]	@ (8001824 <MX_TIM8_Init+0x194>)
 80016d4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 169;
 80016d6:	4b52      	ldr	r3, [pc, #328]	@ (8001820 <MX_TIM8_Init+0x190>)
 80016d8:	22a9      	movs	r2, #169	@ 0xa9
 80016da:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016dc:	4b50      	ldr	r3, [pc, #320]	@ (8001820 <MX_TIM8_Init+0x190>)
 80016de:	2200      	movs	r2, #0
 80016e0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 80016e2:	4b4f      	ldr	r3, [pc, #316]	@ (8001820 <MX_TIM8_Init+0x190>)
 80016e4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80016e8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ea:	4b4d      	ldr	r3, [pc, #308]	@ (8001820 <MX_TIM8_Init+0x190>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80016f0:	4b4b      	ldr	r3, [pc, #300]	@ (8001820 <MX_TIM8_Init+0x190>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016f6:	4b4a      	ldr	r3, [pc, #296]	@ (8001820 <MX_TIM8_Init+0x190>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80016fc:	4848      	ldr	r0, [pc, #288]	@ (8001820 <MX_TIM8_Init+0x190>)
 80016fe:	f002 f8d3 	bl	80038a8 <HAL_TIM_Base_Init>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8001708:	f000 fb3c 	bl	8001d84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800170c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001710:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001712:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001716:	4619      	mov	r1, r3
 8001718:	4841      	ldr	r0, [pc, #260]	@ (8001820 <MX_TIM8_Init+0x190>)
 800171a:	f002 fe17 	bl	800434c <HAL_TIM_ConfigClockSource>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8001724:	f000 fb2e 	bl	8001d84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001728:	483d      	ldr	r0, [pc, #244]	@ (8001820 <MX_TIM8_Init+0x190>)
 800172a:	f002 f985 	bl	8003a38 <HAL_TIM_PWM_Init>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8001734:	f000 fb26 	bl	8001d84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001738:	2300      	movs	r3, #0
 800173a:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800173c:	2300      	movs	r3, #0
 800173e:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001740:	2300      	movs	r3, #0
 8001742:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001744:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001748:	4619      	mov	r1, r3
 800174a:	4835      	ldr	r0, [pc, #212]	@ (8001820 <MX_TIM8_Init+0x190>)
 800174c:	f003 fe00 	bl	8005350 <HAL_TIMEx_MasterConfigSynchronization>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 8001756:	f000 fb15 	bl	8001d84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800175a:	2360      	movs	r3, #96	@ 0x60
 800175c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 500;
 800175e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001762:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001764:	2300      	movs	r3, #0
 8001766:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001768:	2300      	movs	r3, #0
 800176a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800176c:	2300      	movs	r3, #0
 800176e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001770:	2300      	movs	r3, #0
 8001772:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001774:	2300      	movs	r3, #0
 8001776:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001778:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800177c:	2200      	movs	r2, #0
 800177e:	4619      	mov	r1, r3
 8001780:	4827      	ldr	r0, [pc, #156]	@ (8001820 <MX_TIM8_Init+0x190>)
 8001782:	f002 fccf 	bl	8004124 <HAL_TIM_PWM_ConfigChannel>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <MX_TIM8_Init+0x100>
  {
    Error_Handler();
 800178c:	f000 fafa 	bl	8001d84 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8001790:	2300      	movs	r3, #0
 8001792:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001794:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001798:	2204      	movs	r2, #4
 800179a:	4619      	mov	r1, r3
 800179c:	4820      	ldr	r0, [pc, #128]	@ (8001820 <MX_TIM8_Init+0x190>)
 800179e:	f002 fcc1 	bl	8004124 <HAL_TIM_PWM_ConfigChannel>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d001      	beq.n	80017ac <MX_TIM8_Init+0x11c>
  {
    Error_Handler();
 80017a8:	f000 faec 	bl	8001d84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80017ac:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80017b0:	2208      	movs	r2, #8
 80017b2:	4619      	mov	r1, r3
 80017b4:	481a      	ldr	r0, [pc, #104]	@ (8001820 <MX_TIM8_Init+0x190>)
 80017b6:	f002 fcb5 	bl	8004124 <HAL_TIM_PWM_ConfigChannel>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <MX_TIM8_Init+0x134>
  {
    Error_Handler();
 80017c0:	f000 fae0 	bl	8001d84 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80017c4:	2300      	movs	r3, #0
 80017c6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80017c8:	2300      	movs	r3, #0
 80017ca:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80017cc:	2300      	movs	r3, #0
 80017ce:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80017d0:	2300      	movs	r3, #0
 80017d2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80017d4:	2300      	movs	r3, #0
 80017d6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80017d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017dc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80017de:	2300      	movs	r3, #0
 80017e0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80017e2:	2300      	movs	r3, #0
 80017e4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80017e6:	2300      	movs	r3, #0
 80017e8:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80017ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80017ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80017f0:	2300      	movs	r3, #0
 80017f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80017f4:	2300      	movs	r3, #0
 80017f6:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80017f8:	2300      	movs	r3, #0
 80017fa:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80017fc:	1d3b      	adds	r3, r7, #4
 80017fe:	4619      	mov	r1, r3
 8001800:	4807      	ldr	r0, [pc, #28]	@ (8001820 <MX_TIM8_Init+0x190>)
 8001802:	f003 fe3b 	bl	800547c <HAL_TIMEx_ConfigBreakDeadTime>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <MX_TIM8_Init+0x180>
  {
    Error_Handler();
 800180c:	f000 faba 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001810:	4803      	ldr	r0, [pc, #12]	@ (8001820 <MX_TIM8_Init+0x190>)
 8001812:	f000 fbf3 	bl	8001ffc <HAL_TIM_MspPostInit>

}
 8001816:	bf00      	nop
 8001818:	3770      	adds	r7, #112	@ 0x70
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	200001a4 	.word	0x200001a4
 8001824:	40013400 	.word	0x40013400

08001828 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b08a      	sub	sp, #40	@ 0x28
 800182c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800182e:	f107 0314 	add.w	r3, r7, #20
 8001832:	2200      	movs	r2, #0
 8001834:	601a      	str	r2, [r3, #0]
 8001836:	605a      	str	r2, [r3, #4]
 8001838:	609a      	str	r2, [r3, #8]
 800183a:	60da      	str	r2, [r3, #12]
 800183c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800183e:	4b3b      	ldr	r3, [pc, #236]	@ (800192c <MX_GPIO_Init+0x104>)
 8001840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001842:	4a3a      	ldr	r2, [pc, #232]	@ (800192c <MX_GPIO_Init+0x104>)
 8001844:	f043 0304 	orr.w	r3, r3, #4
 8001848:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800184a:	4b38      	ldr	r3, [pc, #224]	@ (800192c <MX_GPIO_Init+0x104>)
 800184c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800184e:	f003 0304 	and.w	r3, r3, #4
 8001852:	613b      	str	r3, [r7, #16]
 8001854:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001856:	4b35      	ldr	r3, [pc, #212]	@ (800192c <MX_GPIO_Init+0x104>)
 8001858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800185a:	4a34      	ldr	r2, [pc, #208]	@ (800192c <MX_GPIO_Init+0x104>)
 800185c:	f043 0320 	orr.w	r3, r3, #32
 8001860:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001862:	4b32      	ldr	r3, [pc, #200]	@ (800192c <MX_GPIO_Init+0x104>)
 8001864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001866:	f003 0320 	and.w	r3, r3, #32
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800186e:	4b2f      	ldr	r3, [pc, #188]	@ (800192c <MX_GPIO_Init+0x104>)
 8001870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001872:	4a2e      	ldr	r2, [pc, #184]	@ (800192c <MX_GPIO_Init+0x104>)
 8001874:	f043 0301 	orr.w	r3, r3, #1
 8001878:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800187a:	4b2c      	ldr	r3, [pc, #176]	@ (800192c <MX_GPIO_Init+0x104>)
 800187c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800187e:	f003 0301 	and.w	r3, r3, #1
 8001882:	60bb      	str	r3, [r7, #8]
 8001884:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001886:	4b29      	ldr	r3, [pc, #164]	@ (800192c <MX_GPIO_Init+0x104>)
 8001888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800188a:	4a28      	ldr	r2, [pc, #160]	@ (800192c <MX_GPIO_Init+0x104>)
 800188c:	f043 0302 	orr.w	r3, r3, #2
 8001890:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001892:	4b26      	ldr	r3, [pc, #152]	@ (800192c <MX_GPIO_Init+0x104>)
 8001894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001896:	f003 0302 	and.w	r3, r3, #2
 800189a:	607b      	str	r3, [r7, #4]
 800189c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_7|GPIO_PIN_9, GPIO_PIN_RESET);
 800189e:	2200      	movs	r2, #0
 80018a0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80018a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018a8:	f000 ff92 	bl	80027d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 80018ac:	2200      	movs	r2, #0
 80018ae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80018b2:	481f      	ldr	r0, [pc, #124]	@ (8001930 <MX_GPIO_Init+0x108>)
 80018b4:	f000 ff8c 	bl	80027d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80018b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018be:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80018c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c4:	2300      	movs	r3, #0
 80018c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80018c8:	f107 0314 	add.w	r3, r7, #20
 80018cc:	4619      	mov	r1, r3
 80018ce:	4819      	ldr	r0, [pc, #100]	@ (8001934 <MX_GPIO_Init+0x10c>)
 80018d0:	f000 fdfc 	bl	80024cc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA7 PA9 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_7|GPIO_PIN_9;
 80018d4:	f44f 7328 	mov.w	r3, #672	@ 0x2a0
 80018d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018da:	2301      	movs	r3, #1
 80018dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018de:	2300      	movs	r3, #0
 80018e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e2:	2300      	movs	r3, #0
 80018e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e6:	f107 0314 	add.w	r3, r7, #20
 80018ea:	4619      	mov	r1, r3
 80018ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018f0:	f000 fdec 	bl	80024cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80018f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018fa:	2301      	movs	r3, #1
 80018fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fe:	2300      	movs	r3, #0
 8001900:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001902:	2300      	movs	r3, #0
 8001904:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001906:	f107 0314 	add.w	r3, r7, #20
 800190a:	4619      	mov	r1, r3
 800190c:	4808      	ldr	r0, [pc, #32]	@ (8001930 <MX_GPIO_Init+0x108>)
 800190e:	f000 fddd 	bl	80024cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001912:	2200      	movs	r2, #0
 8001914:	2100      	movs	r1, #0
 8001916:	2028      	movs	r0, #40	@ 0x28
 8001918:	f000 fda3 	bl	8002462 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800191c:	2028      	movs	r0, #40	@ 0x28
 800191e:	f000 fdba 	bl	8002496 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001922:	bf00      	nop
 8001924:	3728      	adds	r7, #40	@ 0x28
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	40021000 	.word	0x40021000
 8001930:	48000400 	.word	0x48000400
 8001934:	48000800 	.word	0x48000800

08001938 <StpperMotorControlled>:

/* USER CODE BEGIN 4 */
void StpperMotorControlled()
{
 8001938:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800193c:	b082      	sub	sp, #8
 800193e:	af00      	add	r7, sp, #0
	if (Speed < -20)
 8001940:	4bc9      	ldr	r3, [pc, #804]	@ (8001c68 <StpperMotorControlled+0x330>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f113 0f14 	cmn.w	r3, #20
 8001948:	da60      	bge.n	8001a0c <StpperMotorControlled+0xd4>
	{
		freq = 1;
 800194a:	4bc8      	ldr	r3, [pc, #800]	@ (8001c6c <StpperMotorControlled+0x334>)
 800194c:	2201      	movs	r2, #1
 800194e:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, SET);
 8001950:	2201      	movs	r2, #1
 8001952:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001956:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800195a:	f000 ff39 	bl	80027d0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 800195e:	2200      	movs	r2, #0
 8001960:	2180      	movs	r1, #128	@ 0x80
 8001962:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001966:	f000 ff33 	bl	80027d0 <HAL_GPIO_WritePin>
		if (fabs(Speed) > 170)
 800196a:	4bbf      	ldr	r3, [pc, #764]	@ (8001c68 <StpperMotorControlled+0x330>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4618      	mov	r0, r3
 8001970:	f7fe fda4 	bl	80004bc <__aeabi_i2d>
 8001974:	4602      	mov	r2, r0
 8001976:	460b      	mov	r3, r1
 8001978:	603a      	str	r2, [r7, #0]
 800197a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800197e:	607b      	str	r3, [r7, #4]
 8001980:	f04f 0200 	mov.w	r2, #0
 8001984:	4bba      	ldr	r3, [pc, #744]	@ (8001c70 <StpperMotorControlled+0x338>)
 8001986:	e9d7 0100 	ldrd	r0, r1, [r7]
 800198a:	f7ff f891 	bl	8000ab0 <__aeabi_dcmpgt>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d02c      	beq.n	80019ee <StpperMotorControlled+0xb6>
		{
			PWM_write_duty(&StepperL, fabs(Speed), 50);
 8001994:	4bb4      	ldr	r3, [pc, #720]	@ (8001c68 <StpperMotorControlled+0x330>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4618      	mov	r0, r3
 800199a:	f7fe fd8f 	bl	80004bc <__aeabi_i2d>
 800199e:	4602      	mov	r2, r0
 80019a0:	460b      	mov	r3, r1
 80019a2:	4610      	mov	r0, r2
 80019a4:	4619      	mov	r1, r3
 80019a6:	f7ff f8ad 	bl	8000b04 <__aeabi_d2f>
 80019aa:	ee07 0a90 	vmov	s15, r0
 80019ae:	eef0 7ae7 	vabs.f32	s15, s15
 80019b2:	eddf 0ab0 	vldr	s1, [pc, #704]	@ 8001c74 <StpperMotorControlled+0x33c>
 80019b6:	eeb0 0a67 	vmov.f32	s0, s15
 80019ba:	48af      	ldr	r0, [pc, #700]	@ (8001c78 <StpperMotorControlled+0x340>)
 80019bc:	f7ff fa8c 	bl	8000ed8 <PWM_write_duty>
			PWM_write_duty(&StepperR, fabs(Speed), 50);
 80019c0:	4ba9      	ldr	r3, [pc, #676]	@ (8001c68 <StpperMotorControlled+0x330>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7fe fd79 	bl	80004bc <__aeabi_i2d>
 80019ca:	4602      	mov	r2, r0
 80019cc:	460b      	mov	r3, r1
 80019ce:	4610      	mov	r0, r2
 80019d0:	4619      	mov	r1, r3
 80019d2:	f7ff f897 	bl	8000b04 <__aeabi_d2f>
 80019d6:	ee07 0a90 	vmov	s15, r0
 80019da:	eef0 7ae7 	vabs.f32	s15, s15
 80019de:	eddf 0aa5 	vldr	s1, [pc, #660]	@ 8001c74 <StpperMotorControlled+0x33c>
 80019e2:	eeb0 0a67 	vmov.f32	s0, s15
 80019e6:	48a5      	ldr	r0, [pc, #660]	@ (8001c7c <StpperMotorControlled+0x344>)
 80019e8:	f7ff fa76 	bl	8000ed8 <PWM_write_duty>
				PWM_write_duty(&StepperL, 0, 50);
				PWM_write_duty(&StepperR, 0, 50);
			}
		}
	}
}
 80019ec:	e136      	b.n	8001c5c <StpperMotorControlled+0x324>
			PWM_write_duty(&StepperL, 0, 50);
 80019ee:	eddf 0aa1 	vldr	s1, [pc, #644]	@ 8001c74 <StpperMotorControlled+0x33c>
 80019f2:	ed9f 0aa3 	vldr	s0, [pc, #652]	@ 8001c80 <StpperMotorControlled+0x348>
 80019f6:	48a0      	ldr	r0, [pc, #640]	@ (8001c78 <StpperMotorControlled+0x340>)
 80019f8:	f7ff fa6e 	bl	8000ed8 <PWM_write_duty>
			PWM_write_duty(&StepperR, 0, 50);
 80019fc:	eddf 0a9d 	vldr	s1, [pc, #628]	@ 8001c74 <StpperMotorControlled+0x33c>
 8001a00:	ed9f 0a9f 	vldr	s0, [pc, #636]	@ 8001c80 <StpperMotorControlled+0x348>
 8001a04:	489d      	ldr	r0, [pc, #628]	@ (8001c7c <StpperMotorControlled+0x344>)
 8001a06:	f7ff fa67 	bl	8000ed8 <PWM_write_duty>
}
 8001a0a:	e127      	b.n	8001c5c <StpperMotorControlled+0x324>
	else if (Speed > 20)
 8001a0c:	4b96      	ldr	r3, [pc, #600]	@ (8001c68 <StpperMotorControlled+0x330>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2b14      	cmp	r3, #20
 8001a12:	dd5f      	ble.n	8001ad4 <StpperMotorControlled+0x19c>
		freq = 2;
 8001a14:	4b95      	ldr	r3, [pc, #596]	@ (8001c6c <StpperMotorControlled+0x334>)
 8001a16:	2202      	movs	r2, #2
 8001a18:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, RESET);
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a24:	f000 fed4 	bl	80027d0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, SET);
 8001a28:	2201      	movs	r2, #1
 8001a2a:	2180      	movs	r1, #128	@ 0x80
 8001a2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a30:	f000 fece 	bl	80027d0 <HAL_GPIO_WritePin>
		if (fabs(Speed) > 170)
 8001a34:	4b8c      	ldr	r3, [pc, #560]	@ (8001c68 <StpperMotorControlled+0x330>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7fe fd3f 	bl	80004bc <__aeabi_i2d>
 8001a3e:	4602      	mov	r2, r0
 8001a40:	460b      	mov	r3, r1
 8001a42:	4692      	mov	sl, r2
 8001a44:	f023 4b00 	bic.w	fp, r3, #2147483648	@ 0x80000000
 8001a48:	f04f 0200 	mov.w	r2, #0
 8001a4c:	4b88      	ldr	r3, [pc, #544]	@ (8001c70 <StpperMotorControlled+0x338>)
 8001a4e:	4650      	mov	r0, sl
 8001a50:	4659      	mov	r1, fp
 8001a52:	f7ff f82d 	bl	8000ab0 <__aeabi_dcmpgt>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d02c      	beq.n	8001ab6 <StpperMotorControlled+0x17e>
			PWM_write_duty(&StepperL, fabs(Speed), 50);
 8001a5c:	4b82      	ldr	r3, [pc, #520]	@ (8001c68 <StpperMotorControlled+0x330>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7fe fd2b 	bl	80004bc <__aeabi_i2d>
 8001a66:	4602      	mov	r2, r0
 8001a68:	460b      	mov	r3, r1
 8001a6a:	4610      	mov	r0, r2
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	f7ff f849 	bl	8000b04 <__aeabi_d2f>
 8001a72:	ee07 0a90 	vmov	s15, r0
 8001a76:	eef0 7ae7 	vabs.f32	s15, s15
 8001a7a:	eddf 0a7e 	vldr	s1, [pc, #504]	@ 8001c74 <StpperMotorControlled+0x33c>
 8001a7e:	eeb0 0a67 	vmov.f32	s0, s15
 8001a82:	487d      	ldr	r0, [pc, #500]	@ (8001c78 <StpperMotorControlled+0x340>)
 8001a84:	f7ff fa28 	bl	8000ed8 <PWM_write_duty>
			PWM_write_duty(&StepperR, fabs(Speed), 50);
 8001a88:	4b77      	ldr	r3, [pc, #476]	@ (8001c68 <StpperMotorControlled+0x330>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7fe fd15 	bl	80004bc <__aeabi_i2d>
 8001a92:	4602      	mov	r2, r0
 8001a94:	460b      	mov	r3, r1
 8001a96:	4610      	mov	r0, r2
 8001a98:	4619      	mov	r1, r3
 8001a9a:	f7ff f833 	bl	8000b04 <__aeabi_d2f>
 8001a9e:	ee07 0a90 	vmov	s15, r0
 8001aa2:	eef0 7ae7 	vabs.f32	s15, s15
 8001aa6:	eddf 0a73 	vldr	s1, [pc, #460]	@ 8001c74 <StpperMotorControlled+0x33c>
 8001aaa:	eeb0 0a67 	vmov.f32	s0, s15
 8001aae:	4873      	ldr	r0, [pc, #460]	@ (8001c7c <StpperMotorControlled+0x344>)
 8001ab0:	f7ff fa12 	bl	8000ed8 <PWM_write_duty>
}
 8001ab4:	e0d2      	b.n	8001c5c <StpperMotorControlled+0x324>
			PWM_write_duty(&StepperL, 0, 50);
 8001ab6:	eddf 0a6f 	vldr	s1, [pc, #444]	@ 8001c74 <StpperMotorControlled+0x33c>
 8001aba:	ed9f 0a71 	vldr	s0, [pc, #452]	@ 8001c80 <StpperMotorControlled+0x348>
 8001abe:	486e      	ldr	r0, [pc, #440]	@ (8001c78 <StpperMotorControlled+0x340>)
 8001ac0:	f7ff fa0a 	bl	8000ed8 <PWM_write_duty>
			PWM_write_duty(&StepperR, 0, 50);
 8001ac4:	eddf 0a6b 	vldr	s1, [pc, #428]	@ 8001c74 <StpperMotorControlled+0x33c>
 8001ac8:	ed9f 0a6d 	vldr	s0, [pc, #436]	@ 8001c80 <StpperMotorControlled+0x348>
 8001acc:	486b      	ldr	r0, [pc, #428]	@ (8001c7c <StpperMotorControlled+0x344>)
 8001ace:	f7ff fa03 	bl	8000ed8 <PWM_write_duty>
}
 8001ad2:	e0c3      	b.n	8001c5c <StpperMotorControlled+0x324>
		freq = 0;
 8001ad4:	4b65      	ldr	r3, [pc, #404]	@ (8001c6c <StpperMotorControlled+0x334>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	801a      	strh	r2, [r3, #0]
		if (Turn < 0)
 8001ada:	4b6a      	ldr	r3, [pc, #424]	@ (8001c84 <StpperMotorControlled+0x34c>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	da5c      	bge.n	8001b9c <StpperMotorControlled+0x264>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, SET);
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ae8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001aec:	f000 fe70 	bl	80027d0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, SET);
 8001af0:	2201      	movs	r2, #1
 8001af2:	2180      	movs	r1, #128	@ 0x80
 8001af4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001af8:	f000 fe6a 	bl	80027d0 <HAL_GPIO_WritePin>
			if (fabs(Turn) > 170)
 8001afc:	4b61      	ldr	r3, [pc, #388]	@ (8001c84 <StpperMotorControlled+0x34c>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7fe fcdb 	bl	80004bc <__aeabi_i2d>
 8001b06:	4602      	mov	r2, r0
 8001b08:	460b      	mov	r3, r1
 8001b0a:	4690      	mov	r8, r2
 8001b0c:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8001b10:	f04f 0200 	mov.w	r2, #0
 8001b14:	4b56      	ldr	r3, [pc, #344]	@ (8001c70 <StpperMotorControlled+0x338>)
 8001b16:	4640      	mov	r0, r8
 8001b18:	4649      	mov	r1, r9
 8001b1a:	f7fe ffc9 	bl	8000ab0 <__aeabi_dcmpgt>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d02c      	beq.n	8001b7e <StpperMotorControlled+0x246>
				PWM_write_duty(&StepperL, fabs(Turn), 50);
 8001b24:	4b57      	ldr	r3, [pc, #348]	@ (8001c84 <StpperMotorControlled+0x34c>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7fe fcc7 	bl	80004bc <__aeabi_i2d>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	460b      	mov	r3, r1
 8001b32:	4610      	mov	r0, r2
 8001b34:	4619      	mov	r1, r3
 8001b36:	f7fe ffe5 	bl	8000b04 <__aeabi_d2f>
 8001b3a:	ee07 0a90 	vmov	s15, r0
 8001b3e:	eef0 7ae7 	vabs.f32	s15, s15
 8001b42:	eddf 0a4c 	vldr	s1, [pc, #304]	@ 8001c74 <StpperMotorControlled+0x33c>
 8001b46:	eeb0 0a67 	vmov.f32	s0, s15
 8001b4a:	484b      	ldr	r0, [pc, #300]	@ (8001c78 <StpperMotorControlled+0x340>)
 8001b4c:	f7ff f9c4 	bl	8000ed8 <PWM_write_duty>
				PWM_write_duty(&StepperR, fabs(Turn), 50);
 8001b50:	4b4c      	ldr	r3, [pc, #304]	@ (8001c84 <StpperMotorControlled+0x34c>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7fe fcb1 	bl	80004bc <__aeabi_i2d>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	4610      	mov	r0, r2
 8001b60:	4619      	mov	r1, r3
 8001b62:	f7fe ffcf 	bl	8000b04 <__aeabi_d2f>
 8001b66:	ee07 0a90 	vmov	s15, r0
 8001b6a:	eef0 7ae7 	vabs.f32	s15, s15
 8001b6e:	eddf 0a41 	vldr	s1, [pc, #260]	@ 8001c74 <StpperMotorControlled+0x33c>
 8001b72:	eeb0 0a67 	vmov.f32	s0, s15
 8001b76:	4841      	ldr	r0, [pc, #260]	@ (8001c7c <StpperMotorControlled+0x344>)
 8001b78:	f7ff f9ae 	bl	8000ed8 <PWM_write_duty>
}
 8001b7c:	e06e      	b.n	8001c5c <StpperMotorControlled+0x324>
				PWM_write_duty(&StepperL, 0, 50);
 8001b7e:	eddf 0a3d 	vldr	s1, [pc, #244]	@ 8001c74 <StpperMotorControlled+0x33c>
 8001b82:	ed9f 0a3f 	vldr	s0, [pc, #252]	@ 8001c80 <StpperMotorControlled+0x348>
 8001b86:	483c      	ldr	r0, [pc, #240]	@ (8001c78 <StpperMotorControlled+0x340>)
 8001b88:	f7ff f9a6 	bl	8000ed8 <PWM_write_duty>
				PWM_write_duty(&StepperR, 0, 50);
 8001b8c:	eddf 0a39 	vldr	s1, [pc, #228]	@ 8001c74 <StpperMotorControlled+0x33c>
 8001b90:	ed9f 0a3b 	vldr	s0, [pc, #236]	@ 8001c80 <StpperMotorControlled+0x348>
 8001b94:	4839      	ldr	r0, [pc, #228]	@ (8001c7c <StpperMotorControlled+0x344>)
 8001b96:	f7ff f99f 	bl	8000ed8 <PWM_write_duty>
}
 8001b9a:	e05f      	b.n	8001c5c <StpperMotorControlled+0x324>
		else if (Turn > 0)
 8001b9c:	4b39      	ldr	r3, [pc, #228]	@ (8001c84 <StpperMotorControlled+0x34c>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	dd5b      	ble.n	8001c5c <StpperMotorControlled+0x324>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, RESET);
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001baa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bae:	f000 fe0f 	bl	80027d0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2180      	movs	r1, #128	@ 0x80
 8001bb6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bba:	f000 fe09 	bl	80027d0 <HAL_GPIO_WritePin>
			if (fabs(Turn) > 170)
 8001bbe:	4b31      	ldr	r3, [pc, #196]	@ (8001c84 <StpperMotorControlled+0x34c>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f7fe fc7a 	bl	80004bc <__aeabi_i2d>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	460b      	mov	r3, r1
 8001bcc:	4614      	mov	r4, r2
 8001bce:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8001bd2:	f04f 0200 	mov.w	r2, #0
 8001bd6:	4b26      	ldr	r3, [pc, #152]	@ (8001c70 <StpperMotorControlled+0x338>)
 8001bd8:	4620      	mov	r0, r4
 8001bda:	4629      	mov	r1, r5
 8001bdc:	f7fe ff68 	bl	8000ab0 <__aeabi_dcmpgt>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d02c      	beq.n	8001c40 <StpperMotorControlled+0x308>
				PWM_write_duty(&StepperL, fabs(Turn), 50);
 8001be6:	4b27      	ldr	r3, [pc, #156]	@ (8001c84 <StpperMotorControlled+0x34c>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7fe fc66 	bl	80004bc <__aeabi_i2d>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	4610      	mov	r0, r2
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	f7fe ff84 	bl	8000b04 <__aeabi_d2f>
 8001bfc:	ee07 0a90 	vmov	s15, r0
 8001c00:	eef0 7ae7 	vabs.f32	s15, s15
 8001c04:	eddf 0a1b 	vldr	s1, [pc, #108]	@ 8001c74 <StpperMotorControlled+0x33c>
 8001c08:	eeb0 0a67 	vmov.f32	s0, s15
 8001c0c:	481a      	ldr	r0, [pc, #104]	@ (8001c78 <StpperMotorControlled+0x340>)
 8001c0e:	f7ff f963 	bl	8000ed8 <PWM_write_duty>
				PWM_write_duty(&StepperR, fabs(Turn), 50);
 8001c12:	4b1c      	ldr	r3, [pc, #112]	@ (8001c84 <StpperMotorControlled+0x34c>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7fe fc50 	bl	80004bc <__aeabi_i2d>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	460b      	mov	r3, r1
 8001c20:	4610      	mov	r0, r2
 8001c22:	4619      	mov	r1, r3
 8001c24:	f7fe ff6e 	bl	8000b04 <__aeabi_d2f>
 8001c28:	ee07 0a90 	vmov	s15, r0
 8001c2c:	eef0 7ae7 	vabs.f32	s15, s15
 8001c30:	eddf 0a10 	vldr	s1, [pc, #64]	@ 8001c74 <StpperMotorControlled+0x33c>
 8001c34:	eeb0 0a67 	vmov.f32	s0, s15
 8001c38:	4810      	ldr	r0, [pc, #64]	@ (8001c7c <StpperMotorControlled+0x344>)
 8001c3a:	f7ff f94d 	bl	8000ed8 <PWM_write_duty>
}
 8001c3e:	e00d      	b.n	8001c5c <StpperMotorControlled+0x324>
				PWM_write_duty(&StepperL, 0, 50);
 8001c40:	eddf 0a0c 	vldr	s1, [pc, #48]	@ 8001c74 <StpperMotorControlled+0x33c>
 8001c44:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 8001c80 <StpperMotorControlled+0x348>
 8001c48:	480b      	ldr	r0, [pc, #44]	@ (8001c78 <StpperMotorControlled+0x340>)
 8001c4a:	f7ff f945 	bl	8000ed8 <PWM_write_duty>
				PWM_write_duty(&StepperR, 0, 50);
 8001c4e:	eddf 0a09 	vldr	s1, [pc, #36]	@ 8001c74 <StpperMotorControlled+0x33c>
 8001c52:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8001c80 <StpperMotorControlled+0x348>
 8001c56:	4809      	ldr	r0, [pc, #36]	@ (8001c7c <StpperMotorControlled+0x344>)
 8001c58:	f7ff f93e 	bl	8000ed8 <PWM_write_duty>
}
 8001c5c:	bf00      	nop
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c66:	bf00      	nop
 8001c68:	200001f8 	.word	0x200001f8
 8001c6c:	20000204 	.word	0x20000204
 8001c70:	40654000 	.word	0x40654000
 8001c74:	42480000 	.word	0x42480000
 8001c78:	20000208 	.word	0x20000208
 8001c7c:	20000220 	.word	0x20000220
 8001c80:	00000000 	.word	0x00000000
 8001c84:	200001fc 	.word	0x200001fc

08001c88 <ReadController>:
	{
		PWM_write_duty(&StepperL, 2000, 0);
	}
}
void ReadController()
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
	FB_Read = __HAL_TIM_GET_COMPARE(&htim1,TIM_CHANNEL_2);
 8001c8c:	4b1f      	ldr	r3, [pc, #124]	@ (8001d0c <ReadController+0x84>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c92:	b29a      	uxth	r2, r3
 8001c94:	4b1e      	ldr	r3, [pc, #120]	@ (8001d10 <ReadController+0x88>)
 8001c96:	801a      	strh	r2, [r3, #0]
	LR_Read = __HAL_TIM_GET_COMPARE(&htim3,TIM_CHANNEL_2);
 8001c98:	4b1e      	ldr	r3, [pc, #120]	@ (8001d14 <ReadController+0x8c>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c9e:	b29a      	uxth	r2, r3
 8001ca0:	4b1d      	ldr	r3, [pc, #116]	@ (8001d18 <ReadController+0x90>)
 8001ca2:	801a      	strh	r2, [r3, #0]
	BR_Read = __HAL_TIM_GET_COMPARE(&htim4,TIM_CHANNEL_2);
 8001ca4:	4b1d      	ldr	r3, [pc, #116]	@ (8001d1c <ReadController+0x94>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001caa:	b29a      	uxth	r2, r3
 8001cac:	4b1c      	ldr	r3, [pc, #112]	@ (8001d20 <ReadController+0x98>)
 8001cae:	801a      	strh	r2, [r3, #0]

	Speed = mapValue(FB_Read, -MaxSpeed, MaxSpeed);
 8001cb0:	4b17      	ldr	r3, [pc, #92]	@ (8001d10 <ReadController+0x88>)
 8001cb2:	881b      	ldrh	r3, [r3, #0]
 8001cb4:	4a1b      	ldr	r2, [pc, #108]	@ (8001d24 <ReadController+0x9c>)
 8001cb6:	6812      	ldr	r2, [r2, #0]
 8001cb8:	b292      	uxth	r2, r2
 8001cba:	4252      	negs	r2, r2
 8001cbc:	b292      	uxth	r2, r2
 8001cbe:	b211      	sxth	r1, r2
 8001cc0:	4a18      	ldr	r2, [pc, #96]	@ (8001d24 <ReadController+0x9c>)
 8001cc2:	6812      	ldr	r2, [r2, #0]
 8001cc4:	b212      	sxth	r2, r2
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f000 f834 	bl	8001d34 <mapValue>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	4a16      	ldr	r2, [pc, #88]	@ (8001d28 <ReadController+0xa0>)
 8001cd0:	6013      	str	r3, [r2, #0]
	Turn  = mapValue(LR_Read, -MaxSpeed, MaxSpeed);
 8001cd2:	4b11      	ldr	r3, [pc, #68]	@ (8001d18 <ReadController+0x90>)
 8001cd4:	881b      	ldrh	r3, [r3, #0]
 8001cd6:	4a13      	ldr	r2, [pc, #76]	@ (8001d24 <ReadController+0x9c>)
 8001cd8:	6812      	ldr	r2, [r2, #0]
 8001cda:	b292      	uxth	r2, r2
 8001cdc:	4252      	negs	r2, r2
 8001cde:	b292      	uxth	r2, r2
 8001ce0:	b211      	sxth	r1, r2
 8001ce2:	4a10      	ldr	r2, [pc, #64]	@ (8001d24 <ReadController+0x9c>)
 8001ce4:	6812      	ldr	r2, [r2, #0]
 8001ce6:	b212      	sxth	r2, r2
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f000 f823 	bl	8001d34 <mapValue>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	4a0e      	ldr	r2, [pc, #56]	@ (8001d2c <ReadController+0xa4>)
 8001cf2:	6013      	str	r3, [r2, #0]
	Brush = mapValue(BR_Read, 0, 2);
 8001cf4:	4b0a      	ldr	r3, [pc, #40]	@ (8001d20 <ReadController+0x98>)
 8001cf6:	881b      	ldrh	r3, [r3, #0]
 8001cf8:	2202      	movs	r2, #2
 8001cfa:	2100      	movs	r1, #0
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f000 f819 	bl	8001d34 <mapValue>
 8001d02:	4603      	mov	r3, r0
 8001d04:	4a0a      	ldr	r2, [pc, #40]	@ (8001d30 <ReadController+0xa8>)
 8001d06:	6013      	str	r3, [r2, #0]
}
 8001d08:	bf00      	nop
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	200000c0 	.word	0x200000c0
 8001d10:	200001f0 	.word	0x200001f0
 8001d14:	2000010c 	.word	0x2000010c
 8001d18:	200001f2 	.word	0x200001f2
 8001d1c:	20000158 	.word	0x20000158
 8001d20:	200001f4 	.word	0x200001f4
 8001d24:	20000000 	.word	0x20000000
 8001d28:	200001f8 	.word	0x200001f8
 8001d2c:	200001fc 	.word	0x200001fc
 8001d30:	20000200 	.word	0x20000200

08001d34 <mapValue>:
int mapValue(uint16_t inputValue, int16_t Min, int16_t Max)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	80fb      	strh	r3, [r7, #6]
 8001d3e:	460b      	mov	r3, r1
 8001d40:	80bb      	strh	r3, [r7, #4]
 8001d42:	4613      	mov	r3, r2
 8001d44:	807b      	strh	r3, [r7, #2]
    // Map from 1000-2010 to Min-Max
    return (int16_t)(((int32_t)(inputValue - 1000) * (Max - Min)) / 1010 + Min);
 8001d46:	88fb      	ldrh	r3, [r7, #6]
 8001d48:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8001d4c:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8001d50:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001d54:	1a8a      	subs	r2, r1, r2
 8001d56:	fb02 f303 	mul.w	r3, r2, r3
 8001d5a:	4a09      	ldr	r2, [pc, #36]	@ (8001d80 <mapValue+0x4c>)
 8001d5c:	fb82 1203 	smull	r1, r2, r2, r3
 8001d60:	441a      	add	r2, r3
 8001d62:	1252      	asrs	r2, r2, #9
 8001d64:	17db      	asrs	r3, r3, #31
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	b29a      	uxth	r2, r3
 8001d6a:	88bb      	ldrh	r3, [r7, #4]
 8001d6c:	4413      	add	r3, r2
 8001d6e:	b29b      	uxth	r3, r3
 8001d70:	b21b      	sxth	r3, r3
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	370c      	adds	r7, #12
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	81c635bd 	.word	0x81c635bd

08001d84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d88:	b672      	cpsid	i
}
 8001d8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d8c:	bf00      	nop
 8001d8e:	e7fd      	b.n	8001d8c <Error_Handler+0x8>

08001d90 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d96:	4b0f      	ldr	r3, [pc, #60]	@ (8001dd4 <HAL_MspInit+0x44>)
 8001d98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d9a:	4a0e      	ldr	r2, [pc, #56]	@ (8001dd4 <HAL_MspInit+0x44>)
 8001d9c:	f043 0301 	orr.w	r3, r3, #1
 8001da0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001da2:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd4 <HAL_MspInit+0x44>)
 8001da4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001da6:	f003 0301 	and.w	r3, r3, #1
 8001daa:	607b      	str	r3, [r7, #4]
 8001dac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dae:	4b09      	ldr	r3, [pc, #36]	@ (8001dd4 <HAL_MspInit+0x44>)
 8001db0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001db2:	4a08      	ldr	r2, [pc, #32]	@ (8001dd4 <HAL_MspInit+0x44>)
 8001db4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001db8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dba:	4b06      	ldr	r3, [pc, #24]	@ (8001dd4 <HAL_MspInit+0x44>)
 8001dbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dc2:	603b      	str	r3, [r7, #0]
 8001dc4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001dc6:	f000 fde3 	bl	8002990 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dca:	bf00      	nop
 8001dcc:	3708      	adds	r7, #8
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	40021000 	.word	0x40021000

08001dd8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b09e      	sub	sp, #120	@ 0x78
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001de4:	2200      	movs	r2, #0
 8001de6:	601a      	str	r2, [r3, #0]
 8001de8:	605a      	str	r2, [r3, #4]
 8001dea:	609a      	str	r2, [r3, #8]
 8001dec:	60da      	str	r2, [r3, #12]
 8001dee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001df0:	f107 0310 	add.w	r3, r7, #16
 8001df4:	2254      	movs	r2, #84	@ 0x54
 8001df6:	2100      	movs	r1, #0
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f004 fa41 	bl	8006280 <memset>
  if(huart->Instance==LPUART1)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a1f      	ldr	r2, [pc, #124]	@ (8001e80 <HAL_UART_MspInit+0xa8>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d136      	bne.n	8001e76 <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001e08:	2320      	movs	r3, #32
 8001e0a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e10:	f107 0310 	add.w	r3, r7, #16
 8001e14:	4618      	mov	r0, r3
 8001e16:	f001 faf9 	bl	800340c <HAL_RCCEx_PeriphCLKConfig>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001e20:	f7ff ffb0 	bl	8001d84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001e24:	4b17      	ldr	r3, [pc, #92]	@ (8001e84 <HAL_UART_MspInit+0xac>)
 8001e26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e28:	4a16      	ldr	r2, [pc, #88]	@ (8001e84 <HAL_UART_MspInit+0xac>)
 8001e2a:	f043 0301 	orr.w	r3, r3, #1
 8001e2e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001e30:	4b14      	ldr	r3, [pc, #80]	@ (8001e84 <HAL_UART_MspInit+0xac>)
 8001e32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e34:	f003 0301 	and.w	r3, r3, #1
 8001e38:	60fb      	str	r3, [r7, #12]
 8001e3a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e3c:	4b11      	ldr	r3, [pc, #68]	@ (8001e84 <HAL_UART_MspInit+0xac>)
 8001e3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e40:	4a10      	ldr	r2, [pc, #64]	@ (8001e84 <HAL_UART_MspInit+0xac>)
 8001e42:	f043 0301 	orr.w	r3, r3, #1
 8001e46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e48:	4b0e      	ldr	r3, [pc, #56]	@ (8001e84 <HAL_UART_MspInit+0xac>)
 8001e4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e4c:	f003 0301 	and.w	r3, r3, #1
 8001e50:	60bb      	str	r3, [r7, #8]
 8001e52:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001e54:	230c      	movs	r3, #12
 8001e56:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e58:	2302      	movs	r3, #2
 8001e5a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e60:	2300      	movs	r3, #0
 8001e62:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001e64:	230c      	movs	r3, #12
 8001e66:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e68:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e72:	f000 fb2b 	bl	80024cc <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8001e76:	bf00      	nop
 8001e78:	3778      	adds	r7, #120	@ 0x78
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	40008000 	.word	0x40008000
 8001e84:	40021000 	.word	0x40021000

08001e88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b08e      	sub	sp, #56	@ 0x38
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e94:	2200      	movs	r2, #0
 8001e96:	601a      	str	r2, [r3, #0]
 8001e98:	605a      	str	r2, [r3, #4]
 8001e9a:	609a      	str	r2, [r3, #8]
 8001e9c:	60da      	str	r2, [r3, #12]
 8001e9e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a4f      	ldr	r2, [pc, #316]	@ (8001fe4 <HAL_TIM_Base_MspInit+0x15c>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d12a      	bne.n	8001f00 <HAL_TIM_Base_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001eaa:	4b4f      	ldr	r3, [pc, #316]	@ (8001fe8 <HAL_TIM_Base_MspInit+0x160>)
 8001eac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eae:	4a4e      	ldr	r2, [pc, #312]	@ (8001fe8 <HAL_TIM_Base_MspInit+0x160>)
 8001eb0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001eb4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001eb6:	4b4c      	ldr	r3, [pc, #304]	@ (8001fe8 <HAL_TIM_Base_MspInit+0x160>)
 8001eb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ebe:	623b      	str	r3, [r7, #32]
 8001ec0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec2:	4b49      	ldr	r3, [pc, #292]	@ (8001fe8 <HAL_TIM_Base_MspInit+0x160>)
 8001ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ec6:	4a48      	ldr	r2, [pc, #288]	@ (8001fe8 <HAL_TIM_Base_MspInit+0x160>)
 8001ec8:	f043 0301 	orr.w	r3, r3, #1
 8001ecc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ece:	4b46      	ldr	r3, [pc, #280]	@ (8001fe8 <HAL_TIM_Base_MspInit+0x160>)
 8001ed0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	61fb      	str	r3, [r7, #28]
 8001ed8:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001eda:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ede:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001eec:	2306      	movs	r3, #6
 8001eee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ef0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001efa:	f000 fae7 	bl	80024cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001efe:	e06c      	b.n	8001fda <HAL_TIM_Base_MspInit+0x152>
  else if(htim_base->Instance==TIM3)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a39      	ldr	r2, [pc, #228]	@ (8001fec <HAL_TIM_Base_MspInit+0x164>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d128      	bne.n	8001f5c <HAL_TIM_Base_MspInit+0xd4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f0a:	4b37      	ldr	r3, [pc, #220]	@ (8001fe8 <HAL_TIM_Base_MspInit+0x160>)
 8001f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f0e:	4a36      	ldr	r2, [pc, #216]	@ (8001fe8 <HAL_TIM_Base_MspInit+0x160>)
 8001f10:	f043 0302 	orr.w	r3, r3, #2
 8001f14:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f16:	4b34      	ldr	r3, [pc, #208]	@ (8001fe8 <HAL_TIM_Base_MspInit+0x160>)
 8001f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f1a:	f003 0302 	and.w	r3, r3, #2
 8001f1e:	61bb      	str	r3, [r7, #24]
 8001f20:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f22:	4b31      	ldr	r3, [pc, #196]	@ (8001fe8 <HAL_TIM_Base_MspInit+0x160>)
 8001f24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f26:	4a30      	ldr	r2, [pc, #192]	@ (8001fe8 <HAL_TIM_Base_MspInit+0x160>)
 8001f28:	f043 0302 	orr.w	r3, r3, #2
 8001f2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f2e:	4b2e      	ldr	r3, [pc, #184]	@ (8001fe8 <HAL_TIM_Base_MspInit+0x160>)
 8001f30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f32:	f003 0302 	and.w	r3, r3, #2
 8001f36:	617b      	str	r3, [r7, #20]
 8001f38:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001f3a:	2310      	movs	r3, #16
 8001f3c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f3e:	2302      	movs	r3, #2
 8001f40:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f42:	2300      	movs	r3, #0
 8001f44:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f46:	2300      	movs	r3, #0
 8001f48:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f52:	4619      	mov	r1, r3
 8001f54:	4826      	ldr	r0, [pc, #152]	@ (8001ff0 <HAL_TIM_Base_MspInit+0x168>)
 8001f56:	f000 fab9 	bl	80024cc <HAL_GPIO_Init>
}
 8001f5a:	e03e      	b.n	8001fda <HAL_TIM_Base_MspInit+0x152>
  else if(htim_base->Instance==TIM4)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a24      	ldr	r2, [pc, #144]	@ (8001ff4 <HAL_TIM_Base_MspInit+0x16c>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d128      	bne.n	8001fb8 <HAL_TIM_Base_MspInit+0x130>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001f66:	4b20      	ldr	r3, [pc, #128]	@ (8001fe8 <HAL_TIM_Base_MspInit+0x160>)
 8001f68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f6a:	4a1f      	ldr	r2, [pc, #124]	@ (8001fe8 <HAL_TIM_Base_MspInit+0x160>)
 8001f6c:	f043 0304 	orr.w	r3, r3, #4
 8001f70:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f72:	4b1d      	ldr	r3, [pc, #116]	@ (8001fe8 <HAL_TIM_Base_MspInit+0x160>)
 8001f74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f76:	f003 0304 	and.w	r3, r3, #4
 8001f7a:	613b      	str	r3, [r7, #16]
 8001f7c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f7e:	4b1a      	ldr	r3, [pc, #104]	@ (8001fe8 <HAL_TIM_Base_MspInit+0x160>)
 8001f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f82:	4a19      	ldr	r2, [pc, #100]	@ (8001fe8 <HAL_TIM_Base_MspInit+0x160>)
 8001f84:	f043 0302 	orr.w	r3, r3, #2
 8001f88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f8a:	4b17      	ldr	r3, [pc, #92]	@ (8001fe8 <HAL_TIM_Base_MspInit+0x160>)
 8001f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	60fb      	str	r3, [r7, #12]
 8001f94:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001f96:	2340      	movs	r3, #64	@ 0x40
 8001f98:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001fa6:	2302      	movs	r3, #2
 8001fa8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001faa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fae:	4619      	mov	r1, r3
 8001fb0:	480f      	ldr	r0, [pc, #60]	@ (8001ff0 <HAL_TIM_Base_MspInit+0x168>)
 8001fb2:	f000 fa8b 	bl	80024cc <HAL_GPIO_Init>
}
 8001fb6:	e010      	b.n	8001fda <HAL_TIM_Base_MspInit+0x152>
  else if(htim_base->Instance==TIM8)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a0e      	ldr	r2, [pc, #56]	@ (8001ff8 <HAL_TIM_Base_MspInit+0x170>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d10b      	bne.n	8001fda <HAL_TIM_Base_MspInit+0x152>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001fc2:	4b09      	ldr	r3, [pc, #36]	@ (8001fe8 <HAL_TIM_Base_MspInit+0x160>)
 8001fc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fc6:	4a08      	ldr	r2, [pc, #32]	@ (8001fe8 <HAL_TIM_Base_MspInit+0x160>)
 8001fc8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001fcc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001fce:	4b06      	ldr	r3, [pc, #24]	@ (8001fe8 <HAL_TIM_Base_MspInit+0x160>)
 8001fd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fd2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001fd6:	60bb      	str	r3, [r7, #8]
 8001fd8:	68bb      	ldr	r3, [r7, #8]
}
 8001fda:	bf00      	nop
 8001fdc:	3738      	adds	r7, #56	@ 0x38
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	40012c00 	.word	0x40012c00
 8001fe8:	40021000 	.word	0x40021000
 8001fec:	40000400 	.word	0x40000400
 8001ff0:	48000400 	.word	0x48000400
 8001ff4:	40000800 	.word	0x40000800
 8001ff8:	40013400 	.word	0x40013400

08001ffc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b08a      	sub	sp, #40	@ 0x28
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002004:	f107 0314 	add.w	r3, r7, #20
 8002008:	2200      	movs	r2, #0
 800200a:	601a      	str	r2, [r3, #0]
 800200c:	605a      	str	r2, [r3, #4]
 800200e:	609a      	str	r2, [r3, #8]
 8002010:	60da      	str	r2, [r3, #12]
 8002012:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a2e      	ldr	r2, [pc, #184]	@ (80020d4 <HAL_TIM_MspPostInit+0xd8>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d156      	bne.n	80020cc <HAL_TIM_MspPostInit+0xd0>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800201e:	4b2e      	ldr	r3, [pc, #184]	@ (80020d8 <HAL_TIM_MspPostInit+0xdc>)
 8002020:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002022:	4a2d      	ldr	r2, [pc, #180]	@ (80020d8 <HAL_TIM_MspPostInit+0xdc>)
 8002024:	f043 0304 	orr.w	r3, r3, #4
 8002028:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800202a:	4b2b      	ldr	r3, [pc, #172]	@ (80020d8 <HAL_TIM_MspPostInit+0xdc>)
 800202c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800202e:	f003 0304 	and.w	r3, r3, #4
 8002032:	613b      	str	r3, [r7, #16]
 8002034:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002036:	4b28      	ldr	r3, [pc, #160]	@ (80020d8 <HAL_TIM_MspPostInit+0xdc>)
 8002038:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800203a:	4a27      	ldr	r2, [pc, #156]	@ (80020d8 <HAL_TIM_MspPostInit+0xdc>)
 800203c:	f043 0301 	orr.w	r3, r3, #1
 8002040:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002042:	4b25      	ldr	r3, [pc, #148]	@ (80020d8 <HAL_TIM_MspPostInit+0xdc>)
 8002044:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002046:	f003 0301 	and.w	r3, r3, #1
 800204a:	60fb      	str	r3, [r7, #12]
 800204c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800204e:	4b22      	ldr	r3, [pc, #136]	@ (80020d8 <HAL_TIM_MspPostInit+0xdc>)
 8002050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002052:	4a21      	ldr	r2, [pc, #132]	@ (80020d8 <HAL_TIM_MspPostInit+0xdc>)
 8002054:	f043 0302 	orr.w	r3, r3, #2
 8002058:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800205a:	4b1f      	ldr	r3, [pc, #124]	@ (80020d8 <HAL_TIM_MspPostInit+0xdc>)
 800205c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800205e:	f003 0302 	and.w	r3, r3, #2
 8002062:	60bb      	str	r3, [r7, #8]
 8002064:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PC7     ------> TIM8_CH2
    PA15     ------> TIM8_CH1
    PB9     ------> TIM8_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002066:	2380      	movs	r3, #128	@ 0x80
 8002068:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800206a:	2302      	movs	r3, #2
 800206c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206e:	2300      	movs	r3, #0
 8002070:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002072:	2300      	movs	r3, #0
 8002074:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8002076:	2304      	movs	r3, #4
 8002078:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800207a:	f107 0314 	add.w	r3, r7, #20
 800207e:	4619      	mov	r1, r3
 8002080:	4816      	ldr	r0, [pc, #88]	@ (80020dc <HAL_TIM_MspPostInit+0xe0>)
 8002082:	f000 fa23 	bl	80024cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002086:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800208a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800208c:	2302      	movs	r3, #2
 800208e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002090:	2300      	movs	r3, #0
 8002092:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002094:	2300      	movs	r3, #0
 8002096:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM8;
 8002098:	2302      	movs	r3, #2
 800209a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800209c:	f107 0314 	add.w	r3, r7, #20
 80020a0:	4619      	mov	r1, r3
 80020a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020a6:	f000 fa11 	bl	80024cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80020aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020b0:	2302      	movs	r3, #2
 80020b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b4:	2300      	movs	r3, #0
 80020b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b8:	2300      	movs	r3, #0
 80020ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 80020bc:	230a      	movs	r3, #10
 80020be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020c0:	f107 0314 	add.w	r3, r7, #20
 80020c4:	4619      	mov	r1, r3
 80020c6:	4806      	ldr	r0, [pc, #24]	@ (80020e0 <HAL_TIM_MspPostInit+0xe4>)
 80020c8:	f000 fa00 	bl	80024cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80020cc:	bf00      	nop
 80020ce:	3728      	adds	r7, #40	@ 0x28
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	40013400 	.word	0x40013400
 80020d8:	40021000 	.word	0x40021000
 80020dc:	48000800 	.word	0x48000800
 80020e0:	48000400 	.word	0x48000400

080020e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020e8:	bf00      	nop
 80020ea:	e7fd      	b.n	80020e8 <NMI_Handler+0x4>

080020ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020f0:	bf00      	nop
 80020f2:	e7fd      	b.n	80020f0 <HardFault_Handler+0x4>

080020f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020f8:	bf00      	nop
 80020fa:	e7fd      	b.n	80020f8 <MemManage_Handler+0x4>

080020fc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002100:	bf00      	nop
 8002102:	e7fd      	b.n	8002100 <BusFault_Handler+0x4>

08002104 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002108:	bf00      	nop
 800210a:	e7fd      	b.n	8002108 <UsageFault_Handler+0x4>

0800210c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002110:	bf00      	nop
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr

0800211a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800211a:	b480      	push	{r7}
 800211c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800211e:	bf00      	nop
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800212c:	bf00      	nop
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr

08002136 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002136:	b580      	push	{r7, lr}
 8002138:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800213a:	f000 f899 	bl	8002270 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800213e:	bf00      	nop
 8002140:	bd80      	pop	{r7, pc}

08002142 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002142:	b580      	push	{r7, lr}
 8002144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002146:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800214a:	f000 fb59 	bl	8002800 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800214e:	bf00      	nop
 8002150:	bd80      	pop	{r7, pc}
	...

08002154 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002158:	4b06      	ldr	r3, [pc, #24]	@ (8002174 <SystemInit+0x20>)
 800215a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800215e:	4a05      	ldr	r2, [pc, #20]	@ (8002174 <SystemInit+0x20>)
 8002160:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002164:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002168:	bf00      	nop
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop
 8002174:	e000ed00 	.word	0xe000ed00

08002178 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002178:	480d      	ldr	r0, [pc, #52]	@ (80021b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800217a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800217c:	f7ff ffea 	bl	8002154 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002180:	480c      	ldr	r0, [pc, #48]	@ (80021b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002182:	490d      	ldr	r1, [pc, #52]	@ (80021b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002184:	4a0d      	ldr	r2, [pc, #52]	@ (80021bc <LoopForever+0xe>)
  movs r3, #0
 8002186:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002188:	e002      	b.n	8002190 <LoopCopyDataInit>

0800218a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800218a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800218c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800218e:	3304      	adds	r3, #4

08002190 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002190:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002192:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002194:	d3f9      	bcc.n	800218a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002196:	4a0a      	ldr	r2, [pc, #40]	@ (80021c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002198:	4c0a      	ldr	r4, [pc, #40]	@ (80021c4 <LoopForever+0x16>)
  movs r3, #0
 800219a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800219c:	e001      	b.n	80021a2 <LoopFillZerobss>

0800219e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800219e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021a0:	3204      	adds	r2, #4

080021a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021a4:	d3fb      	bcc.n	800219e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021a6:	f004 f873 	bl	8006290 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80021aa:	f7fe ff99 	bl	80010e0 <main>

080021ae <LoopForever>:

LoopForever:
    b LoopForever
 80021ae:	e7fe      	b.n	80021ae <LoopForever>
  ldr   r0, =_estack
 80021b0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80021b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021b8:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80021bc:	08006340 	.word	0x08006340
  ldr r2, =_sbss
 80021c0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80021c4:	20000254 	.word	0x20000254

080021c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80021c8:	e7fe      	b.n	80021c8 <ADC1_2_IRQHandler>

080021ca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021ca:	b580      	push	{r7, lr}
 80021cc:	b082      	sub	sp, #8
 80021ce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80021d0:	2300      	movs	r3, #0
 80021d2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021d4:	2003      	movs	r0, #3
 80021d6:	f000 f939 	bl	800244c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80021da:	2000      	movs	r0, #0
 80021dc:	f000 f80e 	bl	80021fc <HAL_InitTick>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d002      	beq.n	80021ec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	71fb      	strb	r3, [r7, #7]
 80021ea:	e001      	b.n	80021f0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80021ec:	f7ff fdd0 	bl	8001d90 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80021f0:	79fb      	ldrb	r3, [r7, #7]

}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3708      	adds	r7, #8
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
	...

080021fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002204:	2300      	movs	r3, #0
 8002206:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002208:	4b16      	ldr	r3, [pc, #88]	@ (8002264 <HAL_InitTick+0x68>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d022      	beq.n	8002256 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002210:	4b15      	ldr	r3, [pc, #84]	@ (8002268 <HAL_InitTick+0x6c>)
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	4b13      	ldr	r3, [pc, #76]	@ (8002264 <HAL_InitTick+0x68>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800221c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002220:	fbb2 f3f3 	udiv	r3, r2, r3
 8002224:	4618      	mov	r0, r3
 8002226:	f000 f944 	bl	80024b2 <HAL_SYSTICK_Config>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d10f      	bne.n	8002250 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2b0f      	cmp	r3, #15
 8002234:	d809      	bhi.n	800224a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002236:	2200      	movs	r2, #0
 8002238:	6879      	ldr	r1, [r7, #4]
 800223a:	f04f 30ff 	mov.w	r0, #4294967295
 800223e:	f000 f910 	bl	8002462 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002242:	4a0a      	ldr	r2, [pc, #40]	@ (800226c <HAL_InitTick+0x70>)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6013      	str	r3, [r2, #0]
 8002248:	e007      	b.n	800225a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	73fb      	strb	r3, [r7, #15]
 800224e:	e004      	b.n	800225a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	73fb      	strb	r3, [r7, #15]
 8002254:	e001      	b.n	800225a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800225a:	7bfb      	ldrb	r3, [r7, #15]
}
 800225c:	4618      	mov	r0, r3
 800225e:	3710      	adds	r7, #16
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	2000000c 	.word	0x2000000c
 8002268:	20000004 	.word	0x20000004
 800226c:	20000008 	.word	0x20000008

08002270 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002274:	4b05      	ldr	r3, [pc, #20]	@ (800228c <HAL_IncTick+0x1c>)
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	4b05      	ldr	r3, [pc, #20]	@ (8002290 <HAL_IncTick+0x20>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4413      	add	r3, r2
 800227e:	4a03      	ldr	r2, [pc, #12]	@ (800228c <HAL_IncTick+0x1c>)
 8002280:	6013      	str	r3, [r2, #0]
}
 8002282:	bf00      	nop
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr
 800228c:	20000250 	.word	0x20000250
 8002290:	2000000c 	.word	0x2000000c

08002294 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  return uwTick;
 8002298:	4b03      	ldr	r3, [pc, #12]	@ (80022a8 <HAL_GetTick+0x14>)
 800229a:	681b      	ldr	r3, [r3, #0]
}
 800229c:	4618      	mov	r0, r3
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr
 80022a6:	bf00      	nop
 80022a8:	20000250 	.word	0x20000250

080022ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b085      	sub	sp, #20
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f003 0307 	and.w	r3, r3, #7
 80022ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022bc:	4b0c      	ldr	r3, [pc, #48]	@ (80022f0 <__NVIC_SetPriorityGrouping+0x44>)
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022c2:	68ba      	ldr	r2, [r7, #8]
 80022c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022c8:	4013      	ands	r3, r2
 80022ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80022d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022de:	4a04      	ldr	r2, [pc, #16]	@ (80022f0 <__NVIC_SetPriorityGrouping+0x44>)
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	60d3      	str	r3, [r2, #12]
}
 80022e4:	bf00      	nop
 80022e6:	3714      	adds	r7, #20
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr
 80022f0:	e000ed00 	.word	0xe000ed00

080022f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022f8:	4b04      	ldr	r3, [pc, #16]	@ (800230c <__NVIC_GetPriorityGrouping+0x18>)
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	0a1b      	lsrs	r3, r3, #8
 80022fe:	f003 0307 	and.w	r3, r3, #7
}
 8002302:	4618      	mov	r0, r3
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr
 800230c:	e000ed00 	.word	0xe000ed00

08002310 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
 8002316:	4603      	mov	r3, r0
 8002318:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800231a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800231e:	2b00      	cmp	r3, #0
 8002320:	db0b      	blt.n	800233a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002322:	79fb      	ldrb	r3, [r7, #7]
 8002324:	f003 021f 	and.w	r2, r3, #31
 8002328:	4907      	ldr	r1, [pc, #28]	@ (8002348 <__NVIC_EnableIRQ+0x38>)
 800232a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800232e:	095b      	lsrs	r3, r3, #5
 8002330:	2001      	movs	r0, #1
 8002332:	fa00 f202 	lsl.w	r2, r0, r2
 8002336:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800233a:	bf00      	nop
 800233c:	370c      	adds	r7, #12
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	e000e100 	.word	0xe000e100

0800234c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	4603      	mov	r3, r0
 8002354:	6039      	str	r1, [r7, #0]
 8002356:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235c:	2b00      	cmp	r3, #0
 800235e:	db0a      	blt.n	8002376 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	b2da      	uxtb	r2, r3
 8002364:	490c      	ldr	r1, [pc, #48]	@ (8002398 <__NVIC_SetPriority+0x4c>)
 8002366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800236a:	0112      	lsls	r2, r2, #4
 800236c:	b2d2      	uxtb	r2, r2
 800236e:	440b      	add	r3, r1
 8002370:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002374:	e00a      	b.n	800238c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	b2da      	uxtb	r2, r3
 800237a:	4908      	ldr	r1, [pc, #32]	@ (800239c <__NVIC_SetPriority+0x50>)
 800237c:	79fb      	ldrb	r3, [r7, #7]
 800237e:	f003 030f 	and.w	r3, r3, #15
 8002382:	3b04      	subs	r3, #4
 8002384:	0112      	lsls	r2, r2, #4
 8002386:	b2d2      	uxtb	r2, r2
 8002388:	440b      	add	r3, r1
 800238a:	761a      	strb	r2, [r3, #24]
}
 800238c:	bf00      	nop
 800238e:	370c      	adds	r7, #12
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr
 8002398:	e000e100 	.word	0xe000e100
 800239c:	e000ed00 	.word	0xe000ed00

080023a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b089      	sub	sp, #36	@ 0x24
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	60f8      	str	r0, [r7, #12]
 80023a8:	60b9      	str	r1, [r7, #8]
 80023aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	f003 0307 	and.w	r3, r3, #7
 80023b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023b4:	69fb      	ldr	r3, [r7, #28]
 80023b6:	f1c3 0307 	rsb	r3, r3, #7
 80023ba:	2b04      	cmp	r3, #4
 80023bc:	bf28      	it	cs
 80023be:	2304      	movcs	r3, #4
 80023c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	3304      	adds	r3, #4
 80023c6:	2b06      	cmp	r3, #6
 80023c8:	d902      	bls.n	80023d0 <NVIC_EncodePriority+0x30>
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	3b03      	subs	r3, #3
 80023ce:	e000      	b.n	80023d2 <NVIC_EncodePriority+0x32>
 80023d0:	2300      	movs	r3, #0
 80023d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023d4:	f04f 32ff 	mov.w	r2, #4294967295
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	fa02 f303 	lsl.w	r3, r2, r3
 80023de:	43da      	mvns	r2, r3
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	401a      	ands	r2, r3
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023e8:	f04f 31ff 	mov.w	r1, #4294967295
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	fa01 f303 	lsl.w	r3, r1, r3
 80023f2:	43d9      	mvns	r1, r3
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023f8:	4313      	orrs	r3, r2
         );
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3724      	adds	r7, #36	@ 0x24
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
	...

08002408 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	3b01      	subs	r3, #1
 8002414:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002418:	d301      	bcc.n	800241e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800241a:	2301      	movs	r3, #1
 800241c:	e00f      	b.n	800243e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800241e:	4a0a      	ldr	r2, [pc, #40]	@ (8002448 <SysTick_Config+0x40>)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	3b01      	subs	r3, #1
 8002424:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002426:	210f      	movs	r1, #15
 8002428:	f04f 30ff 	mov.w	r0, #4294967295
 800242c:	f7ff ff8e 	bl	800234c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002430:	4b05      	ldr	r3, [pc, #20]	@ (8002448 <SysTick_Config+0x40>)
 8002432:	2200      	movs	r2, #0
 8002434:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002436:	4b04      	ldr	r3, [pc, #16]	@ (8002448 <SysTick_Config+0x40>)
 8002438:	2207      	movs	r2, #7
 800243a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800243c:	2300      	movs	r3, #0
}
 800243e:	4618      	mov	r0, r3
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	e000e010 	.word	0xe000e010

0800244c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	f7ff ff29 	bl	80022ac <__NVIC_SetPriorityGrouping>
}
 800245a:	bf00      	nop
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}

08002462 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002462:	b580      	push	{r7, lr}
 8002464:	b086      	sub	sp, #24
 8002466:	af00      	add	r7, sp, #0
 8002468:	4603      	mov	r3, r0
 800246a:	60b9      	str	r1, [r7, #8]
 800246c:	607a      	str	r2, [r7, #4]
 800246e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002470:	f7ff ff40 	bl	80022f4 <__NVIC_GetPriorityGrouping>
 8002474:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002476:	687a      	ldr	r2, [r7, #4]
 8002478:	68b9      	ldr	r1, [r7, #8]
 800247a:	6978      	ldr	r0, [r7, #20]
 800247c:	f7ff ff90 	bl	80023a0 <NVIC_EncodePriority>
 8002480:	4602      	mov	r2, r0
 8002482:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002486:	4611      	mov	r1, r2
 8002488:	4618      	mov	r0, r3
 800248a:	f7ff ff5f 	bl	800234c <__NVIC_SetPriority>
}
 800248e:	bf00      	nop
 8002490:	3718      	adds	r7, #24
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}

08002496 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002496:	b580      	push	{r7, lr}
 8002498:	b082      	sub	sp, #8
 800249a:	af00      	add	r7, sp, #0
 800249c:	4603      	mov	r3, r0
 800249e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7ff ff33 	bl	8002310 <__NVIC_EnableIRQ>
}
 80024aa:	bf00      	nop
 80024ac:	3708      	adds	r7, #8
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}

080024b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024b2:	b580      	push	{r7, lr}
 80024b4:	b082      	sub	sp, #8
 80024b6:	af00      	add	r7, sp, #0
 80024b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f7ff ffa4 	bl	8002408 <SysTick_Config>
 80024c0:	4603      	mov	r3, r0
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3708      	adds	r7, #8
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
	...

080024cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b087      	sub	sp, #28
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80024d6:	2300      	movs	r3, #0
 80024d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80024da:	e15a      	b.n	8002792 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	2101      	movs	r1, #1
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	fa01 f303 	lsl.w	r3, r1, r3
 80024e8:	4013      	ands	r3, r2
 80024ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	f000 814c 	beq.w	800278c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	f003 0303 	and.w	r3, r3, #3
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d005      	beq.n	800250c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002508:	2b02      	cmp	r3, #2
 800250a:	d130      	bne.n	800256e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	005b      	lsls	r3, r3, #1
 8002516:	2203      	movs	r2, #3
 8002518:	fa02 f303 	lsl.w	r3, r2, r3
 800251c:	43db      	mvns	r3, r3
 800251e:	693a      	ldr	r2, [r7, #16]
 8002520:	4013      	ands	r3, r2
 8002522:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	68da      	ldr	r2, [r3, #12]
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	005b      	lsls	r3, r3, #1
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	4313      	orrs	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	693a      	ldr	r2, [r7, #16]
 800253a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002542:	2201      	movs	r2, #1
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	fa02 f303 	lsl.w	r3, r2, r3
 800254a:	43db      	mvns	r3, r3
 800254c:	693a      	ldr	r2, [r7, #16]
 800254e:	4013      	ands	r3, r2
 8002550:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	091b      	lsrs	r3, r3, #4
 8002558:	f003 0201 	and.w	r2, r3, #1
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	fa02 f303 	lsl.w	r3, r2, r3
 8002562:	693a      	ldr	r2, [r7, #16]
 8002564:	4313      	orrs	r3, r2
 8002566:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	693a      	ldr	r2, [r7, #16]
 800256c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f003 0303 	and.w	r3, r3, #3
 8002576:	2b03      	cmp	r3, #3
 8002578:	d017      	beq.n	80025aa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	005b      	lsls	r3, r3, #1
 8002584:	2203      	movs	r2, #3
 8002586:	fa02 f303 	lsl.w	r3, r2, r3
 800258a:	43db      	mvns	r3, r3
 800258c:	693a      	ldr	r2, [r7, #16]
 800258e:	4013      	ands	r3, r2
 8002590:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	689a      	ldr	r2, [r3, #8]
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	fa02 f303 	lsl.w	r3, r2, r3
 800259e:	693a      	ldr	r2, [r7, #16]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	693a      	ldr	r2, [r7, #16]
 80025a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	f003 0303 	and.w	r3, r3, #3
 80025b2:	2b02      	cmp	r3, #2
 80025b4:	d123      	bne.n	80025fe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	08da      	lsrs	r2, r3, #3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	3208      	adds	r2, #8
 80025be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	f003 0307 	and.w	r3, r3, #7
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	220f      	movs	r2, #15
 80025ce:	fa02 f303 	lsl.w	r3, r2, r3
 80025d2:	43db      	mvns	r3, r3
 80025d4:	693a      	ldr	r2, [r7, #16]
 80025d6:	4013      	ands	r3, r2
 80025d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	691a      	ldr	r2, [r3, #16]
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	f003 0307 	and.w	r3, r3, #7
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ea:	693a      	ldr	r2, [r7, #16]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	08da      	lsrs	r2, r3, #3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	3208      	adds	r2, #8
 80025f8:	6939      	ldr	r1, [r7, #16]
 80025fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	005b      	lsls	r3, r3, #1
 8002608:	2203      	movs	r2, #3
 800260a:	fa02 f303 	lsl.w	r3, r2, r3
 800260e:	43db      	mvns	r3, r3
 8002610:	693a      	ldr	r2, [r7, #16]
 8002612:	4013      	ands	r3, r2
 8002614:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	f003 0203 	and.w	r2, r3, #3
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	005b      	lsls	r3, r3, #1
 8002622:	fa02 f303 	lsl.w	r3, r2, r3
 8002626:	693a      	ldr	r2, [r7, #16]
 8002628:	4313      	orrs	r3, r2
 800262a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800263a:	2b00      	cmp	r3, #0
 800263c:	f000 80a6 	beq.w	800278c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002640:	4b5b      	ldr	r3, [pc, #364]	@ (80027b0 <HAL_GPIO_Init+0x2e4>)
 8002642:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002644:	4a5a      	ldr	r2, [pc, #360]	@ (80027b0 <HAL_GPIO_Init+0x2e4>)
 8002646:	f043 0301 	orr.w	r3, r3, #1
 800264a:	6613      	str	r3, [r2, #96]	@ 0x60
 800264c:	4b58      	ldr	r3, [pc, #352]	@ (80027b0 <HAL_GPIO_Init+0x2e4>)
 800264e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002650:	f003 0301 	and.w	r3, r3, #1
 8002654:	60bb      	str	r3, [r7, #8]
 8002656:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002658:	4a56      	ldr	r2, [pc, #344]	@ (80027b4 <HAL_GPIO_Init+0x2e8>)
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	089b      	lsrs	r3, r3, #2
 800265e:	3302      	adds	r3, #2
 8002660:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002664:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	f003 0303 	and.w	r3, r3, #3
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	220f      	movs	r2, #15
 8002670:	fa02 f303 	lsl.w	r3, r2, r3
 8002674:	43db      	mvns	r3, r3
 8002676:	693a      	ldr	r2, [r7, #16]
 8002678:	4013      	ands	r3, r2
 800267a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002682:	d01f      	beq.n	80026c4 <HAL_GPIO_Init+0x1f8>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	4a4c      	ldr	r2, [pc, #304]	@ (80027b8 <HAL_GPIO_Init+0x2ec>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d019      	beq.n	80026c0 <HAL_GPIO_Init+0x1f4>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	4a4b      	ldr	r2, [pc, #300]	@ (80027bc <HAL_GPIO_Init+0x2f0>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d013      	beq.n	80026bc <HAL_GPIO_Init+0x1f0>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	4a4a      	ldr	r2, [pc, #296]	@ (80027c0 <HAL_GPIO_Init+0x2f4>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d00d      	beq.n	80026b8 <HAL_GPIO_Init+0x1ec>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	4a49      	ldr	r2, [pc, #292]	@ (80027c4 <HAL_GPIO_Init+0x2f8>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d007      	beq.n	80026b4 <HAL_GPIO_Init+0x1e8>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	4a48      	ldr	r2, [pc, #288]	@ (80027c8 <HAL_GPIO_Init+0x2fc>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d101      	bne.n	80026b0 <HAL_GPIO_Init+0x1e4>
 80026ac:	2305      	movs	r3, #5
 80026ae:	e00a      	b.n	80026c6 <HAL_GPIO_Init+0x1fa>
 80026b0:	2306      	movs	r3, #6
 80026b2:	e008      	b.n	80026c6 <HAL_GPIO_Init+0x1fa>
 80026b4:	2304      	movs	r3, #4
 80026b6:	e006      	b.n	80026c6 <HAL_GPIO_Init+0x1fa>
 80026b8:	2303      	movs	r3, #3
 80026ba:	e004      	b.n	80026c6 <HAL_GPIO_Init+0x1fa>
 80026bc:	2302      	movs	r3, #2
 80026be:	e002      	b.n	80026c6 <HAL_GPIO_Init+0x1fa>
 80026c0:	2301      	movs	r3, #1
 80026c2:	e000      	b.n	80026c6 <HAL_GPIO_Init+0x1fa>
 80026c4:	2300      	movs	r3, #0
 80026c6:	697a      	ldr	r2, [r7, #20]
 80026c8:	f002 0203 	and.w	r2, r2, #3
 80026cc:	0092      	lsls	r2, r2, #2
 80026ce:	4093      	lsls	r3, r2
 80026d0:	693a      	ldr	r2, [r7, #16]
 80026d2:	4313      	orrs	r3, r2
 80026d4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026d6:	4937      	ldr	r1, [pc, #220]	@ (80027b4 <HAL_GPIO_Init+0x2e8>)
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	089b      	lsrs	r3, r3, #2
 80026dc:	3302      	adds	r3, #2
 80026de:	693a      	ldr	r2, [r7, #16]
 80026e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80026e4:	4b39      	ldr	r3, [pc, #228]	@ (80027cc <HAL_GPIO_Init+0x300>)
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	43db      	mvns	r3, r3
 80026ee:	693a      	ldr	r2, [r7, #16]
 80026f0:	4013      	ands	r3, r2
 80026f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d003      	beq.n	8002708 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002700:	693a      	ldr	r2, [r7, #16]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	4313      	orrs	r3, r2
 8002706:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002708:	4a30      	ldr	r2, [pc, #192]	@ (80027cc <HAL_GPIO_Init+0x300>)
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800270e:	4b2f      	ldr	r3, [pc, #188]	@ (80027cc <HAL_GPIO_Init+0x300>)
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	43db      	mvns	r3, r3
 8002718:	693a      	ldr	r2, [r7, #16]
 800271a:	4013      	ands	r3, r2
 800271c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d003      	beq.n	8002732 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800272a:	693a      	ldr	r2, [r7, #16]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	4313      	orrs	r3, r2
 8002730:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002732:	4a26      	ldr	r2, [pc, #152]	@ (80027cc <HAL_GPIO_Init+0x300>)
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002738:	4b24      	ldr	r3, [pc, #144]	@ (80027cc <HAL_GPIO_Init+0x300>)
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	43db      	mvns	r3, r3
 8002742:	693a      	ldr	r2, [r7, #16]
 8002744:	4013      	ands	r3, r2
 8002746:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002750:	2b00      	cmp	r3, #0
 8002752:	d003      	beq.n	800275c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002754:	693a      	ldr	r2, [r7, #16]
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	4313      	orrs	r3, r2
 800275a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800275c:	4a1b      	ldr	r2, [pc, #108]	@ (80027cc <HAL_GPIO_Init+0x300>)
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002762:	4b1a      	ldr	r3, [pc, #104]	@ (80027cc <HAL_GPIO_Init+0x300>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	43db      	mvns	r3, r3
 800276c:	693a      	ldr	r2, [r7, #16]
 800276e:	4013      	ands	r3, r2
 8002770:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800277a:	2b00      	cmp	r3, #0
 800277c:	d003      	beq.n	8002786 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800277e:	693a      	ldr	r2, [r7, #16]
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	4313      	orrs	r3, r2
 8002784:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002786:	4a11      	ldr	r2, [pc, #68]	@ (80027cc <HAL_GPIO_Init+0x300>)
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	3301      	adds	r3, #1
 8002790:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	fa22 f303 	lsr.w	r3, r2, r3
 800279c:	2b00      	cmp	r3, #0
 800279e:	f47f ae9d 	bne.w	80024dc <HAL_GPIO_Init+0x10>
  }
}
 80027a2:	bf00      	nop
 80027a4:	bf00      	nop
 80027a6:	371c      	adds	r7, #28
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	40021000 	.word	0x40021000
 80027b4:	40010000 	.word	0x40010000
 80027b8:	48000400 	.word	0x48000400
 80027bc:	48000800 	.word	0x48000800
 80027c0:	48000c00 	.word	0x48000c00
 80027c4:	48001000 	.word	0x48001000
 80027c8:	48001400 	.word	0x48001400
 80027cc:	40010400 	.word	0x40010400

080027d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	460b      	mov	r3, r1
 80027da:	807b      	strh	r3, [r7, #2]
 80027dc:	4613      	mov	r3, r2
 80027de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027e0:	787b      	ldrb	r3, [r7, #1]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d003      	beq.n	80027ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80027e6:	887a      	ldrh	r2, [r7, #2]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80027ec:	e002      	b.n	80027f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80027ee:	887a      	ldrh	r2, [r7, #2]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80027f4:	bf00      	nop
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr

08002800 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	4603      	mov	r3, r0
 8002808:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800280a:	4b08      	ldr	r3, [pc, #32]	@ (800282c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800280c:	695a      	ldr	r2, [r3, #20]
 800280e:	88fb      	ldrh	r3, [r7, #6]
 8002810:	4013      	ands	r3, r2
 8002812:	2b00      	cmp	r3, #0
 8002814:	d006      	beq.n	8002824 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002816:	4a05      	ldr	r2, [pc, #20]	@ (800282c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002818:	88fb      	ldrh	r3, [r7, #6]
 800281a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800281c:	88fb      	ldrh	r3, [r7, #6]
 800281e:	4618      	mov	r0, r3
 8002820:	f000 f806 	bl	8002830 <HAL_GPIO_EXTI_Callback>
  }
}
 8002824:	bf00      	nop
 8002826:	3708      	adds	r7, #8
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	40010400 	.word	0x40010400

08002830 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	4603      	mov	r3, r0
 8002838:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800283a:	bf00      	nop
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
	...

08002848 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002848:	b480      	push	{r7}
 800284a:	b085      	sub	sp, #20
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d141      	bne.n	80028da <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002856:	4b4b      	ldr	r3, [pc, #300]	@ (8002984 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800285e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002862:	d131      	bne.n	80028c8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002864:	4b47      	ldr	r3, [pc, #284]	@ (8002984 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002866:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800286a:	4a46      	ldr	r2, [pc, #280]	@ (8002984 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800286c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002870:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002874:	4b43      	ldr	r3, [pc, #268]	@ (8002984 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800287c:	4a41      	ldr	r2, [pc, #260]	@ (8002984 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800287e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002882:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002884:	4b40      	ldr	r3, [pc, #256]	@ (8002988 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2232      	movs	r2, #50	@ 0x32
 800288a:	fb02 f303 	mul.w	r3, r2, r3
 800288e:	4a3f      	ldr	r2, [pc, #252]	@ (800298c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002890:	fba2 2303 	umull	r2, r3, r2, r3
 8002894:	0c9b      	lsrs	r3, r3, #18
 8002896:	3301      	adds	r3, #1
 8002898:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800289a:	e002      	b.n	80028a2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	3b01      	subs	r3, #1
 80028a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028a2:	4b38      	ldr	r3, [pc, #224]	@ (8002984 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028a4:	695b      	ldr	r3, [r3, #20]
 80028a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028ae:	d102      	bne.n	80028b6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d1f2      	bne.n	800289c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80028b6:	4b33      	ldr	r3, [pc, #204]	@ (8002984 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028b8:	695b      	ldr	r3, [r3, #20]
 80028ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028c2:	d158      	bne.n	8002976 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80028c4:	2303      	movs	r3, #3
 80028c6:	e057      	b.n	8002978 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80028c8:	4b2e      	ldr	r3, [pc, #184]	@ (8002984 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80028ce:	4a2d      	ldr	r2, [pc, #180]	@ (8002984 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80028d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80028d8:	e04d      	b.n	8002976 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028e0:	d141      	bne.n	8002966 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80028e2:	4b28      	ldr	r3, [pc, #160]	@ (8002984 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80028ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028ee:	d131      	bne.n	8002954 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80028f0:	4b24      	ldr	r3, [pc, #144]	@ (8002984 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80028f6:	4a23      	ldr	r2, [pc, #140]	@ (8002984 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028fc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002900:	4b20      	ldr	r3, [pc, #128]	@ (8002984 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002908:	4a1e      	ldr	r2, [pc, #120]	@ (8002984 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800290a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800290e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002910:	4b1d      	ldr	r3, [pc, #116]	@ (8002988 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	2232      	movs	r2, #50	@ 0x32
 8002916:	fb02 f303 	mul.w	r3, r2, r3
 800291a:	4a1c      	ldr	r2, [pc, #112]	@ (800298c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800291c:	fba2 2303 	umull	r2, r3, r2, r3
 8002920:	0c9b      	lsrs	r3, r3, #18
 8002922:	3301      	adds	r3, #1
 8002924:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002926:	e002      	b.n	800292e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	3b01      	subs	r3, #1
 800292c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800292e:	4b15      	ldr	r3, [pc, #84]	@ (8002984 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002930:	695b      	ldr	r3, [r3, #20]
 8002932:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002936:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800293a:	d102      	bne.n	8002942 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d1f2      	bne.n	8002928 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002942:	4b10      	ldr	r3, [pc, #64]	@ (8002984 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002944:	695b      	ldr	r3, [r3, #20]
 8002946:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800294a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800294e:	d112      	bne.n	8002976 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002950:	2303      	movs	r3, #3
 8002952:	e011      	b.n	8002978 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002954:	4b0b      	ldr	r3, [pc, #44]	@ (8002984 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002956:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800295a:	4a0a      	ldr	r2, [pc, #40]	@ (8002984 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800295c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002960:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002964:	e007      	b.n	8002976 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002966:	4b07      	ldr	r3, [pc, #28]	@ (8002984 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800296e:	4a05      	ldr	r2, [pc, #20]	@ (8002984 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002970:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002974:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002976:	2300      	movs	r3, #0
}
 8002978:	4618      	mov	r0, r3
 800297a:	3714      	adds	r7, #20
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr
 8002984:	40007000 	.word	0x40007000
 8002988:	20000004 	.word	0x20000004
 800298c:	431bde83 	.word	0x431bde83

08002990 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002994:	4b05      	ldr	r3, [pc, #20]	@ (80029ac <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	4a04      	ldr	r2, [pc, #16]	@ (80029ac <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800299a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800299e:	6093      	str	r3, [r2, #8]
}
 80029a0:	bf00      	nop
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	40007000 	.word	0x40007000

080029b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b088      	sub	sp, #32
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d101      	bne.n	80029c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e2fe      	b.n	8002fc0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0301 	and.w	r3, r3, #1
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d075      	beq.n	8002aba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029ce:	4b97      	ldr	r3, [pc, #604]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	f003 030c 	and.w	r3, r3, #12
 80029d6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80029d8:	4b94      	ldr	r3, [pc, #592]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	f003 0303 	and.w	r3, r3, #3
 80029e0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80029e2:	69bb      	ldr	r3, [r7, #24]
 80029e4:	2b0c      	cmp	r3, #12
 80029e6:	d102      	bne.n	80029ee <HAL_RCC_OscConfig+0x3e>
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	2b03      	cmp	r3, #3
 80029ec:	d002      	beq.n	80029f4 <HAL_RCC_OscConfig+0x44>
 80029ee:	69bb      	ldr	r3, [r7, #24]
 80029f0:	2b08      	cmp	r3, #8
 80029f2:	d10b      	bne.n	8002a0c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029f4:	4b8d      	ldr	r3, [pc, #564]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d05b      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x108>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d157      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e2d9      	b.n	8002fc0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a14:	d106      	bne.n	8002a24 <HAL_RCC_OscConfig+0x74>
 8002a16:	4b85      	ldr	r3, [pc, #532]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a84      	ldr	r2, [pc, #528]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002a1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a20:	6013      	str	r3, [r2, #0]
 8002a22:	e01d      	b.n	8002a60 <HAL_RCC_OscConfig+0xb0>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a2c:	d10c      	bne.n	8002a48 <HAL_RCC_OscConfig+0x98>
 8002a2e:	4b7f      	ldr	r3, [pc, #508]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a7e      	ldr	r2, [pc, #504]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002a34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a38:	6013      	str	r3, [r2, #0]
 8002a3a:	4b7c      	ldr	r3, [pc, #496]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a7b      	ldr	r2, [pc, #492]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002a40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a44:	6013      	str	r3, [r2, #0]
 8002a46:	e00b      	b.n	8002a60 <HAL_RCC_OscConfig+0xb0>
 8002a48:	4b78      	ldr	r3, [pc, #480]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a77      	ldr	r2, [pc, #476]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002a4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a52:	6013      	str	r3, [r2, #0]
 8002a54:	4b75      	ldr	r3, [pc, #468]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a74      	ldr	r2, [pc, #464]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002a5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d013      	beq.n	8002a90 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a68:	f7ff fc14 	bl	8002294 <HAL_GetTick>
 8002a6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a6e:	e008      	b.n	8002a82 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a70:	f7ff fc10 	bl	8002294 <HAL_GetTick>
 8002a74:	4602      	mov	r2, r0
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	1ad3      	subs	r3, r2, r3
 8002a7a:	2b64      	cmp	r3, #100	@ 0x64
 8002a7c:	d901      	bls.n	8002a82 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a7e:	2303      	movs	r3, #3
 8002a80:	e29e      	b.n	8002fc0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a82:	4b6a      	ldr	r3, [pc, #424]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d0f0      	beq.n	8002a70 <HAL_RCC_OscConfig+0xc0>
 8002a8e:	e014      	b.n	8002aba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a90:	f7ff fc00 	bl	8002294 <HAL_GetTick>
 8002a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a96:	e008      	b.n	8002aaa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a98:	f7ff fbfc 	bl	8002294 <HAL_GetTick>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	2b64      	cmp	r3, #100	@ 0x64
 8002aa4:	d901      	bls.n	8002aaa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e28a      	b.n	8002fc0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002aaa:	4b60      	ldr	r3, [pc, #384]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d1f0      	bne.n	8002a98 <HAL_RCC_OscConfig+0xe8>
 8002ab6:	e000      	b.n	8002aba <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ab8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 0302 	and.w	r3, r3, #2
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d075      	beq.n	8002bb2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ac6:	4b59      	ldr	r3, [pc, #356]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	f003 030c 	and.w	r3, r3, #12
 8002ace:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ad0:	4b56      	ldr	r3, [pc, #344]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	f003 0303 	and.w	r3, r3, #3
 8002ad8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	2b0c      	cmp	r3, #12
 8002ade:	d102      	bne.n	8002ae6 <HAL_RCC_OscConfig+0x136>
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d002      	beq.n	8002aec <HAL_RCC_OscConfig+0x13c>
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	2b04      	cmp	r3, #4
 8002aea:	d11f      	bne.n	8002b2c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002aec:	4b4f      	ldr	r3, [pc, #316]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d005      	beq.n	8002b04 <HAL_RCC_OscConfig+0x154>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d101      	bne.n	8002b04 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e25d      	b.n	8002fc0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b04:	4b49      	ldr	r3, [pc, #292]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	691b      	ldr	r3, [r3, #16]
 8002b10:	061b      	lsls	r3, r3, #24
 8002b12:	4946      	ldr	r1, [pc, #280]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002b14:	4313      	orrs	r3, r2
 8002b16:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002b18:	4b45      	ldr	r3, [pc, #276]	@ (8002c30 <HAL_RCC_OscConfig+0x280>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7ff fb6d 	bl	80021fc <HAL_InitTick>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d043      	beq.n	8002bb0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e249      	b.n	8002fc0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d023      	beq.n	8002b7c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b34:	4b3d      	ldr	r3, [pc, #244]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a3c      	ldr	r2, [pc, #240]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002b3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b40:	f7ff fba8 	bl	8002294 <HAL_GetTick>
 8002b44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b46:	e008      	b.n	8002b5a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b48:	f7ff fba4 	bl	8002294 <HAL_GetTick>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	d901      	bls.n	8002b5a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002b56:	2303      	movs	r3, #3
 8002b58:	e232      	b.n	8002fc0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b5a:	4b34      	ldr	r3, [pc, #208]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d0f0      	beq.n	8002b48 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b66:	4b31      	ldr	r3, [pc, #196]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	691b      	ldr	r3, [r3, #16]
 8002b72:	061b      	lsls	r3, r3, #24
 8002b74:	492d      	ldr	r1, [pc, #180]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002b76:	4313      	orrs	r3, r2
 8002b78:	604b      	str	r3, [r1, #4]
 8002b7a:	e01a      	b.n	8002bb2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b7c:	4b2b      	ldr	r3, [pc, #172]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a2a      	ldr	r2, [pc, #168]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002b82:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b88:	f7ff fb84 	bl	8002294 <HAL_GetTick>
 8002b8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b8e:	e008      	b.n	8002ba2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b90:	f7ff fb80 	bl	8002294 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e20e      	b.n	8002fc0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ba2:	4b22      	ldr	r3, [pc, #136]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d1f0      	bne.n	8002b90 <HAL_RCC_OscConfig+0x1e0>
 8002bae:	e000      	b.n	8002bb2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002bb0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 0308 	and.w	r3, r3, #8
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d041      	beq.n	8002c42 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	695b      	ldr	r3, [r3, #20]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d01c      	beq.n	8002c00 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bc6:	4b19      	ldr	r3, [pc, #100]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002bc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bcc:	4a17      	ldr	r2, [pc, #92]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002bce:	f043 0301 	orr.w	r3, r3, #1
 8002bd2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bd6:	f7ff fb5d 	bl	8002294 <HAL_GetTick>
 8002bda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002bdc:	e008      	b.n	8002bf0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bde:	f7ff fb59 	bl	8002294 <HAL_GetTick>
 8002be2:	4602      	mov	r2, r0
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d901      	bls.n	8002bf0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002bec:	2303      	movs	r3, #3
 8002bee:	e1e7      	b.n	8002fc0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002bf0:	4b0e      	ldr	r3, [pc, #56]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002bf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bf6:	f003 0302 	and.w	r3, r3, #2
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d0ef      	beq.n	8002bde <HAL_RCC_OscConfig+0x22e>
 8002bfe:	e020      	b.n	8002c42 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c00:	4b0a      	ldr	r3, [pc, #40]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002c02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c06:	4a09      	ldr	r2, [pc, #36]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002c08:	f023 0301 	bic.w	r3, r3, #1
 8002c0c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c10:	f7ff fb40 	bl	8002294 <HAL_GetTick>
 8002c14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c16:	e00d      	b.n	8002c34 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c18:	f7ff fb3c 	bl	8002294 <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d906      	bls.n	8002c34 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e1ca      	b.n	8002fc0 <HAL_RCC_OscConfig+0x610>
 8002c2a:	bf00      	nop
 8002c2c:	40021000 	.word	0x40021000
 8002c30:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c34:	4b8c      	ldr	r3, [pc, #560]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002c36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c3a:	f003 0302 	and.w	r3, r3, #2
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d1ea      	bne.n	8002c18 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0304 	and.w	r3, r3, #4
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	f000 80a6 	beq.w	8002d9c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c50:	2300      	movs	r3, #0
 8002c52:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002c54:	4b84      	ldr	r3, [pc, #528]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002c56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d101      	bne.n	8002c64 <HAL_RCC_OscConfig+0x2b4>
 8002c60:	2301      	movs	r3, #1
 8002c62:	e000      	b.n	8002c66 <HAL_RCC_OscConfig+0x2b6>
 8002c64:	2300      	movs	r3, #0
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d00d      	beq.n	8002c86 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c6a:	4b7f      	ldr	r3, [pc, #508]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c6e:	4a7e      	ldr	r2, [pc, #504]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002c70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c74:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c76:	4b7c      	ldr	r3, [pc, #496]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c7e:	60fb      	str	r3, [r7, #12]
 8002c80:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002c82:	2301      	movs	r3, #1
 8002c84:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c86:	4b79      	ldr	r3, [pc, #484]	@ (8002e6c <HAL_RCC_OscConfig+0x4bc>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d118      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c92:	4b76      	ldr	r3, [pc, #472]	@ (8002e6c <HAL_RCC_OscConfig+0x4bc>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a75      	ldr	r2, [pc, #468]	@ (8002e6c <HAL_RCC_OscConfig+0x4bc>)
 8002c98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c9e:	f7ff faf9 	bl	8002294 <HAL_GetTick>
 8002ca2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ca4:	e008      	b.n	8002cb8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ca6:	f7ff faf5 	bl	8002294 <HAL_GetTick>
 8002caa:	4602      	mov	r2, r0
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d901      	bls.n	8002cb8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	e183      	b.n	8002fc0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cb8:	4b6c      	ldr	r3, [pc, #432]	@ (8002e6c <HAL_RCC_OscConfig+0x4bc>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d0f0      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d108      	bne.n	8002cde <HAL_RCC_OscConfig+0x32e>
 8002ccc:	4b66      	ldr	r3, [pc, #408]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cd2:	4a65      	ldr	r2, [pc, #404]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002cd4:	f043 0301 	orr.w	r3, r3, #1
 8002cd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cdc:	e024      	b.n	8002d28 <HAL_RCC_OscConfig+0x378>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	2b05      	cmp	r3, #5
 8002ce4:	d110      	bne.n	8002d08 <HAL_RCC_OscConfig+0x358>
 8002ce6:	4b60      	ldr	r3, [pc, #384]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002ce8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cec:	4a5e      	ldr	r2, [pc, #376]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002cee:	f043 0304 	orr.w	r3, r3, #4
 8002cf2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cf6:	4b5c      	ldr	r3, [pc, #368]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002cf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cfc:	4a5a      	ldr	r2, [pc, #360]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002cfe:	f043 0301 	orr.w	r3, r3, #1
 8002d02:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d06:	e00f      	b.n	8002d28 <HAL_RCC_OscConfig+0x378>
 8002d08:	4b57      	ldr	r3, [pc, #348]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d0e:	4a56      	ldr	r2, [pc, #344]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002d10:	f023 0301 	bic.w	r3, r3, #1
 8002d14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d18:	4b53      	ldr	r3, [pc, #332]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d1e:	4a52      	ldr	r2, [pc, #328]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002d20:	f023 0304 	bic.w	r3, r3, #4
 8002d24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d016      	beq.n	8002d5e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d30:	f7ff fab0 	bl	8002294 <HAL_GetTick>
 8002d34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d36:	e00a      	b.n	8002d4e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d38:	f7ff faac 	bl	8002294 <HAL_GetTick>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	1ad3      	subs	r3, r2, r3
 8002d42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d901      	bls.n	8002d4e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e138      	b.n	8002fc0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d4e:	4b46      	ldr	r3, [pc, #280]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d54:	f003 0302 	and.w	r3, r3, #2
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d0ed      	beq.n	8002d38 <HAL_RCC_OscConfig+0x388>
 8002d5c:	e015      	b.n	8002d8a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d5e:	f7ff fa99 	bl	8002294 <HAL_GetTick>
 8002d62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d64:	e00a      	b.n	8002d7c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d66:	f7ff fa95 	bl	8002294 <HAL_GetTick>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	1ad3      	subs	r3, r2, r3
 8002d70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d901      	bls.n	8002d7c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	e121      	b.n	8002fc0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d7c:	4b3a      	ldr	r3, [pc, #232]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d82:	f003 0302 	and.w	r3, r3, #2
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d1ed      	bne.n	8002d66 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d8a:	7ffb      	ldrb	r3, [r7, #31]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d105      	bne.n	8002d9c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d90:	4b35      	ldr	r3, [pc, #212]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002d92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d94:	4a34      	ldr	r2, [pc, #208]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002d96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d9a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 0320 	and.w	r3, r3, #32
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d03c      	beq.n	8002e22 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	699b      	ldr	r3, [r3, #24]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d01c      	beq.n	8002dea <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002db0:	4b2d      	ldr	r3, [pc, #180]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002db2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002db6:	4a2c      	ldr	r2, [pc, #176]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002db8:	f043 0301 	orr.w	r3, r3, #1
 8002dbc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dc0:	f7ff fa68 	bl	8002294 <HAL_GetTick>
 8002dc4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002dc6:	e008      	b.n	8002dda <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002dc8:	f7ff fa64 	bl	8002294 <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	d901      	bls.n	8002dda <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e0f2      	b.n	8002fc0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002dda:	4b23      	ldr	r3, [pc, #140]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002ddc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002de0:	f003 0302 	and.w	r3, r3, #2
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d0ef      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x418>
 8002de8:	e01b      	b.n	8002e22 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002dea:	4b1f      	ldr	r3, [pc, #124]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002dec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002df0:	4a1d      	ldr	r2, [pc, #116]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002df2:	f023 0301 	bic.w	r3, r3, #1
 8002df6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dfa:	f7ff fa4b 	bl	8002294 <HAL_GetTick>
 8002dfe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002e00:	e008      	b.n	8002e14 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002e02:	f7ff fa47 	bl	8002294 <HAL_GetTick>
 8002e06:	4602      	mov	r2, r0
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	1ad3      	subs	r3, r2, r3
 8002e0c:	2b02      	cmp	r3, #2
 8002e0e:	d901      	bls.n	8002e14 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002e10:	2303      	movs	r3, #3
 8002e12:	e0d5      	b.n	8002fc0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002e14:	4b14      	ldr	r3, [pc, #80]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002e16:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002e1a:	f003 0302 	and.w	r3, r3, #2
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d1ef      	bne.n	8002e02 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	69db      	ldr	r3, [r3, #28]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	f000 80c9 	beq.w	8002fbe <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e2c:	4b0e      	ldr	r3, [pc, #56]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	f003 030c 	and.w	r3, r3, #12
 8002e34:	2b0c      	cmp	r3, #12
 8002e36:	f000 8083 	beq.w	8002f40 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	69db      	ldr	r3, [r3, #28]
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d15e      	bne.n	8002f00 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e42:	4b09      	ldr	r3, [pc, #36]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a08      	ldr	r2, [pc, #32]	@ (8002e68 <HAL_RCC_OscConfig+0x4b8>)
 8002e48:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e4e:	f7ff fa21 	bl	8002294 <HAL_GetTick>
 8002e52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e54:	e00c      	b.n	8002e70 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e56:	f7ff fa1d 	bl	8002294 <HAL_GetTick>
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d905      	bls.n	8002e70 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002e64:	2303      	movs	r3, #3
 8002e66:	e0ab      	b.n	8002fc0 <HAL_RCC_OscConfig+0x610>
 8002e68:	40021000 	.word	0x40021000
 8002e6c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e70:	4b55      	ldr	r3, [pc, #340]	@ (8002fc8 <HAL_RCC_OscConfig+0x618>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d1ec      	bne.n	8002e56 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e7c:	4b52      	ldr	r3, [pc, #328]	@ (8002fc8 <HAL_RCC_OscConfig+0x618>)
 8002e7e:	68da      	ldr	r2, [r3, #12]
 8002e80:	4b52      	ldr	r3, [pc, #328]	@ (8002fcc <HAL_RCC_OscConfig+0x61c>)
 8002e82:	4013      	ands	r3, r2
 8002e84:	687a      	ldr	r2, [r7, #4]
 8002e86:	6a11      	ldr	r1, [r2, #32]
 8002e88:	687a      	ldr	r2, [r7, #4]
 8002e8a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e8c:	3a01      	subs	r2, #1
 8002e8e:	0112      	lsls	r2, r2, #4
 8002e90:	4311      	orrs	r1, r2
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002e96:	0212      	lsls	r2, r2, #8
 8002e98:	4311      	orrs	r1, r2
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002e9e:	0852      	lsrs	r2, r2, #1
 8002ea0:	3a01      	subs	r2, #1
 8002ea2:	0552      	lsls	r2, r2, #21
 8002ea4:	4311      	orrs	r1, r2
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002eaa:	0852      	lsrs	r2, r2, #1
 8002eac:	3a01      	subs	r2, #1
 8002eae:	0652      	lsls	r2, r2, #25
 8002eb0:	4311      	orrs	r1, r2
 8002eb2:	687a      	ldr	r2, [r7, #4]
 8002eb4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002eb6:	06d2      	lsls	r2, r2, #27
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	4943      	ldr	r1, [pc, #268]	@ (8002fc8 <HAL_RCC_OscConfig+0x618>)
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ec0:	4b41      	ldr	r3, [pc, #260]	@ (8002fc8 <HAL_RCC_OscConfig+0x618>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a40      	ldr	r2, [pc, #256]	@ (8002fc8 <HAL_RCC_OscConfig+0x618>)
 8002ec6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002eca:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ecc:	4b3e      	ldr	r3, [pc, #248]	@ (8002fc8 <HAL_RCC_OscConfig+0x618>)
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	4a3d      	ldr	r2, [pc, #244]	@ (8002fc8 <HAL_RCC_OscConfig+0x618>)
 8002ed2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ed6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed8:	f7ff f9dc 	bl	8002294 <HAL_GetTick>
 8002edc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ede:	e008      	b.n	8002ef2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ee0:	f7ff f9d8 	bl	8002294 <HAL_GetTick>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	1ad3      	subs	r3, r2, r3
 8002eea:	2b02      	cmp	r3, #2
 8002eec:	d901      	bls.n	8002ef2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e066      	b.n	8002fc0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ef2:	4b35      	ldr	r3, [pc, #212]	@ (8002fc8 <HAL_RCC_OscConfig+0x618>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d0f0      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x530>
 8002efe:	e05e      	b.n	8002fbe <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f00:	4b31      	ldr	r3, [pc, #196]	@ (8002fc8 <HAL_RCC_OscConfig+0x618>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a30      	ldr	r2, [pc, #192]	@ (8002fc8 <HAL_RCC_OscConfig+0x618>)
 8002f06:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f0c:	f7ff f9c2 	bl	8002294 <HAL_GetTick>
 8002f10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f12:	e008      	b.n	8002f26 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f14:	f7ff f9be 	bl	8002294 <HAL_GetTick>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	2b02      	cmp	r3, #2
 8002f20:	d901      	bls.n	8002f26 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002f22:	2303      	movs	r3, #3
 8002f24:	e04c      	b.n	8002fc0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f26:	4b28      	ldr	r3, [pc, #160]	@ (8002fc8 <HAL_RCC_OscConfig+0x618>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d1f0      	bne.n	8002f14 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002f32:	4b25      	ldr	r3, [pc, #148]	@ (8002fc8 <HAL_RCC_OscConfig+0x618>)
 8002f34:	68da      	ldr	r2, [r3, #12]
 8002f36:	4924      	ldr	r1, [pc, #144]	@ (8002fc8 <HAL_RCC_OscConfig+0x618>)
 8002f38:	4b25      	ldr	r3, [pc, #148]	@ (8002fd0 <HAL_RCC_OscConfig+0x620>)
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	60cb      	str	r3, [r1, #12]
 8002f3e:	e03e      	b.n	8002fbe <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	69db      	ldr	r3, [r3, #28]
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d101      	bne.n	8002f4c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	e039      	b.n	8002fc0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002f4c:	4b1e      	ldr	r3, [pc, #120]	@ (8002fc8 <HAL_RCC_OscConfig+0x618>)
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	f003 0203 	and.w	r2, r3, #3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6a1b      	ldr	r3, [r3, #32]
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d12c      	bne.n	8002fba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f60:	697b      	ldr	r3, [r7, #20]
 8002f62:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f6a:	3b01      	subs	r3, #1
 8002f6c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	d123      	bne.n	8002fba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f7c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d11b      	bne.n	8002fba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f8c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f8e:	429a      	cmp	r2, r3
 8002f90:	d113      	bne.n	8002fba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f9c:	085b      	lsrs	r3, r3, #1
 8002f9e:	3b01      	subs	r3, #1
 8002fa0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d109      	bne.n	8002fba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fb0:	085b      	lsrs	r3, r3, #1
 8002fb2:	3b01      	subs	r3, #1
 8002fb4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d001      	beq.n	8002fbe <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e000      	b.n	8002fc0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002fbe:	2300      	movs	r3, #0
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	3720      	adds	r7, #32
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	40021000 	.word	0x40021000
 8002fcc:	019f800c 	.word	0x019f800c
 8002fd0:	feeefffc 	.word	0xfeeefffc

08002fd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b086      	sub	sp, #24
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d101      	bne.n	8002fec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	e11e      	b.n	800322a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fec:	4b91      	ldr	r3, [pc, #580]	@ (8003234 <HAL_RCC_ClockConfig+0x260>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 030f 	and.w	r3, r3, #15
 8002ff4:	683a      	ldr	r2, [r7, #0]
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d910      	bls.n	800301c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ffa:	4b8e      	ldr	r3, [pc, #568]	@ (8003234 <HAL_RCC_ClockConfig+0x260>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f023 020f 	bic.w	r2, r3, #15
 8003002:	498c      	ldr	r1, [pc, #560]	@ (8003234 <HAL_RCC_ClockConfig+0x260>)
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	4313      	orrs	r3, r2
 8003008:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800300a:	4b8a      	ldr	r3, [pc, #552]	@ (8003234 <HAL_RCC_ClockConfig+0x260>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 030f 	and.w	r3, r3, #15
 8003012:	683a      	ldr	r2, [r7, #0]
 8003014:	429a      	cmp	r2, r3
 8003016:	d001      	beq.n	800301c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e106      	b.n	800322a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0301 	and.w	r3, r3, #1
 8003024:	2b00      	cmp	r3, #0
 8003026:	d073      	beq.n	8003110 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	2b03      	cmp	r3, #3
 800302e:	d129      	bne.n	8003084 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003030:	4b81      	ldr	r3, [pc, #516]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003038:	2b00      	cmp	r3, #0
 800303a:	d101      	bne.n	8003040 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e0f4      	b.n	800322a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003040:	f000 f99e 	bl	8003380 <RCC_GetSysClockFreqFromPLLSource>
 8003044:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	4a7c      	ldr	r2, [pc, #496]	@ (800323c <HAL_RCC_ClockConfig+0x268>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d93f      	bls.n	80030ce <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800304e:	4b7a      	ldr	r3, [pc, #488]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003056:	2b00      	cmp	r3, #0
 8003058:	d009      	beq.n	800306e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003062:	2b00      	cmp	r3, #0
 8003064:	d033      	beq.n	80030ce <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800306a:	2b00      	cmp	r3, #0
 800306c:	d12f      	bne.n	80030ce <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800306e:	4b72      	ldr	r3, [pc, #456]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003076:	4a70      	ldr	r2, [pc, #448]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 8003078:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800307c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800307e:	2380      	movs	r3, #128	@ 0x80
 8003080:	617b      	str	r3, [r7, #20]
 8003082:	e024      	b.n	80030ce <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	2b02      	cmp	r3, #2
 800308a:	d107      	bne.n	800309c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800308c:	4b6a      	ldr	r3, [pc, #424]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003094:	2b00      	cmp	r3, #0
 8003096:	d109      	bne.n	80030ac <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e0c6      	b.n	800322a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800309c:	4b66      	ldr	r3, [pc, #408]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d101      	bne.n	80030ac <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e0be      	b.n	800322a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80030ac:	f000 f8ce 	bl	800324c <HAL_RCC_GetSysClockFreq>
 80030b0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	4a61      	ldr	r2, [pc, #388]	@ (800323c <HAL_RCC_ClockConfig+0x268>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d909      	bls.n	80030ce <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80030ba:	4b5f      	ldr	r3, [pc, #380]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80030c2:	4a5d      	ldr	r2, [pc, #372]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 80030c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80030c8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80030ca:	2380      	movs	r3, #128	@ 0x80
 80030cc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80030ce:	4b5a      	ldr	r3, [pc, #360]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f023 0203 	bic.w	r2, r3, #3
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	4957      	ldr	r1, [pc, #348]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 80030dc:	4313      	orrs	r3, r2
 80030de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030e0:	f7ff f8d8 	bl	8002294 <HAL_GetTick>
 80030e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030e6:	e00a      	b.n	80030fe <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030e8:	f7ff f8d4 	bl	8002294 <HAL_GetTick>
 80030ec:	4602      	mov	r2, r0
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d901      	bls.n	80030fe <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80030fa:	2303      	movs	r3, #3
 80030fc:	e095      	b.n	800322a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030fe:	4b4e      	ldr	r3, [pc, #312]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f003 020c 	and.w	r2, r3, #12
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	429a      	cmp	r2, r3
 800310e:	d1eb      	bne.n	80030e8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 0302 	and.w	r3, r3, #2
 8003118:	2b00      	cmp	r3, #0
 800311a:	d023      	beq.n	8003164 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 0304 	and.w	r3, r3, #4
 8003124:	2b00      	cmp	r3, #0
 8003126:	d005      	beq.n	8003134 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003128:	4b43      	ldr	r3, [pc, #268]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	4a42      	ldr	r2, [pc, #264]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 800312e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003132:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0308 	and.w	r3, r3, #8
 800313c:	2b00      	cmp	r3, #0
 800313e:	d007      	beq.n	8003150 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003140:	4b3d      	ldr	r3, [pc, #244]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003148:	4a3b      	ldr	r2, [pc, #236]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 800314a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800314e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003150:	4b39      	ldr	r3, [pc, #228]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	4936      	ldr	r1, [pc, #216]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 800315e:	4313      	orrs	r3, r2
 8003160:	608b      	str	r3, [r1, #8]
 8003162:	e008      	b.n	8003176 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	2b80      	cmp	r3, #128	@ 0x80
 8003168:	d105      	bne.n	8003176 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800316a:	4b33      	ldr	r3, [pc, #204]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	4a32      	ldr	r2, [pc, #200]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 8003170:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003174:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003176:	4b2f      	ldr	r3, [pc, #188]	@ (8003234 <HAL_RCC_ClockConfig+0x260>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 030f 	and.w	r3, r3, #15
 800317e:	683a      	ldr	r2, [r7, #0]
 8003180:	429a      	cmp	r2, r3
 8003182:	d21d      	bcs.n	80031c0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003184:	4b2b      	ldr	r3, [pc, #172]	@ (8003234 <HAL_RCC_ClockConfig+0x260>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f023 020f 	bic.w	r2, r3, #15
 800318c:	4929      	ldr	r1, [pc, #164]	@ (8003234 <HAL_RCC_ClockConfig+0x260>)
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	4313      	orrs	r3, r2
 8003192:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003194:	f7ff f87e 	bl	8002294 <HAL_GetTick>
 8003198:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800319a:	e00a      	b.n	80031b2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800319c:	f7ff f87a 	bl	8002294 <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d901      	bls.n	80031b2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e03b      	b.n	800322a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031b2:	4b20      	ldr	r3, [pc, #128]	@ (8003234 <HAL_RCC_ClockConfig+0x260>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 030f 	and.w	r3, r3, #15
 80031ba:	683a      	ldr	r2, [r7, #0]
 80031bc:	429a      	cmp	r2, r3
 80031be:	d1ed      	bne.n	800319c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0304 	and.w	r3, r3, #4
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d008      	beq.n	80031de <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031cc:	4b1a      	ldr	r3, [pc, #104]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	4917      	ldr	r1, [pc, #92]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 80031da:	4313      	orrs	r3, r2
 80031dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0308 	and.w	r3, r3, #8
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d009      	beq.n	80031fe <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031ea:	4b13      	ldr	r3, [pc, #76]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	691b      	ldr	r3, [r3, #16]
 80031f6:	00db      	lsls	r3, r3, #3
 80031f8:	490f      	ldr	r1, [pc, #60]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80031fe:	f000 f825 	bl	800324c <HAL_RCC_GetSysClockFreq>
 8003202:	4602      	mov	r2, r0
 8003204:	4b0c      	ldr	r3, [pc, #48]	@ (8003238 <HAL_RCC_ClockConfig+0x264>)
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	091b      	lsrs	r3, r3, #4
 800320a:	f003 030f 	and.w	r3, r3, #15
 800320e:	490c      	ldr	r1, [pc, #48]	@ (8003240 <HAL_RCC_ClockConfig+0x26c>)
 8003210:	5ccb      	ldrb	r3, [r1, r3]
 8003212:	f003 031f 	and.w	r3, r3, #31
 8003216:	fa22 f303 	lsr.w	r3, r2, r3
 800321a:	4a0a      	ldr	r2, [pc, #40]	@ (8003244 <HAL_RCC_ClockConfig+0x270>)
 800321c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800321e:	4b0a      	ldr	r3, [pc, #40]	@ (8003248 <HAL_RCC_ClockConfig+0x274>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4618      	mov	r0, r3
 8003224:	f7fe ffea 	bl	80021fc <HAL_InitTick>
 8003228:	4603      	mov	r3, r0
}
 800322a:	4618      	mov	r0, r3
 800322c:	3718      	adds	r7, #24
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	40022000 	.word	0x40022000
 8003238:	40021000 	.word	0x40021000
 800323c:	04c4b400 	.word	0x04c4b400
 8003240:	080062f0 	.word	0x080062f0
 8003244:	20000004 	.word	0x20000004
 8003248:	20000008 	.word	0x20000008

0800324c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800324c:	b480      	push	{r7}
 800324e:	b087      	sub	sp, #28
 8003250:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003252:	4b2c      	ldr	r3, [pc, #176]	@ (8003304 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	f003 030c 	and.w	r3, r3, #12
 800325a:	2b04      	cmp	r3, #4
 800325c:	d102      	bne.n	8003264 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800325e:	4b2a      	ldr	r3, [pc, #168]	@ (8003308 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003260:	613b      	str	r3, [r7, #16]
 8003262:	e047      	b.n	80032f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003264:	4b27      	ldr	r3, [pc, #156]	@ (8003304 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	f003 030c 	and.w	r3, r3, #12
 800326c:	2b08      	cmp	r3, #8
 800326e:	d102      	bne.n	8003276 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003270:	4b26      	ldr	r3, [pc, #152]	@ (800330c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003272:	613b      	str	r3, [r7, #16]
 8003274:	e03e      	b.n	80032f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003276:	4b23      	ldr	r3, [pc, #140]	@ (8003304 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f003 030c 	and.w	r3, r3, #12
 800327e:	2b0c      	cmp	r3, #12
 8003280:	d136      	bne.n	80032f0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003282:	4b20      	ldr	r3, [pc, #128]	@ (8003304 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003284:	68db      	ldr	r3, [r3, #12]
 8003286:	f003 0303 	and.w	r3, r3, #3
 800328a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800328c:	4b1d      	ldr	r3, [pc, #116]	@ (8003304 <HAL_RCC_GetSysClockFreq+0xb8>)
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	091b      	lsrs	r3, r3, #4
 8003292:	f003 030f 	and.w	r3, r3, #15
 8003296:	3301      	adds	r3, #1
 8003298:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2b03      	cmp	r3, #3
 800329e:	d10c      	bne.n	80032ba <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80032a0:	4a1a      	ldr	r2, [pc, #104]	@ (800330c <HAL_RCC_GetSysClockFreq+0xc0>)
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80032a8:	4a16      	ldr	r2, [pc, #88]	@ (8003304 <HAL_RCC_GetSysClockFreq+0xb8>)
 80032aa:	68d2      	ldr	r2, [r2, #12]
 80032ac:	0a12      	lsrs	r2, r2, #8
 80032ae:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80032b2:	fb02 f303 	mul.w	r3, r2, r3
 80032b6:	617b      	str	r3, [r7, #20]
      break;
 80032b8:	e00c      	b.n	80032d4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80032ba:	4a13      	ldr	r2, [pc, #76]	@ (8003308 <HAL_RCC_GetSysClockFreq+0xbc>)
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	fbb2 f3f3 	udiv	r3, r2, r3
 80032c2:	4a10      	ldr	r2, [pc, #64]	@ (8003304 <HAL_RCC_GetSysClockFreq+0xb8>)
 80032c4:	68d2      	ldr	r2, [r2, #12]
 80032c6:	0a12      	lsrs	r2, r2, #8
 80032c8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80032cc:	fb02 f303 	mul.w	r3, r2, r3
 80032d0:	617b      	str	r3, [r7, #20]
      break;
 80032d2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80032d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003304 <HAL_RCC_GetSysClockFreq+0xb8>)
 80032d6:	68db      	ldr	r3, [r3, #12]
 80032d8:	0e5b      	lsrs	r3, r3, #25
 80032da:	f003 0303 	and.w	r3, r3, #3
 80032de:	3301      	adds	r3, #1
 80032e0:	005b      	lsls	r3, r3, #1
 80032e2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80032e4:	697a      	ldr	r2, [r7, #20]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ec:	613b      	str	r3, [r7, #16]
 80032ee:	e001      	b.n	80032f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80032f0:	2300      	movs	r3, #0
 80032f2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80032f4:	693b      	ldr	r3, [r7, #16]
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	371c      	adds	r7, #28
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop
 8003304:	40021000 	.word	0x40021000
 8003308:	00f42400 	.word	0x00f42400
 800330c:	016e3600 	.word	0x016e3600

08003310 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003310:	b480      	push	{r7}
 8003312:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003314:	4b03      	ldr	r3, [pc, #12]	@ (8003324 <HAL_RCC_GetHCLKFreq+0x14>)
 8003316:	681b      	ldr	r3, [r3, #0]
}
 8003318:	4618      	mov	r0, r3
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr
 8003322:	bf00      	nop
 8003324:	20000004 	.word	0x20000004

08003328 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800332c:	f7ff fff0 	bl	8003310 <HAL_RCC_GetHCLKFreq>
 8003330:	4602      	mov	r2, r0
 8003332:	4b06      	ldr	r3, [pc, #24]	@ (800334c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	0a1b      	lsrs	r3, r3, #8
 8003338:	f003 0307 	and.w	r3, r3, #7
 800333c:	4904      	ldr	r1, [pc, #16]	@ (8003350 <HAL_RCC_GetPCLK1Freq+0x28>)
 800333e:	5ccb      	ldrb	r3, [r1, r3]
 8003340:	f003 031f 	and.w	r3, r3, #31
 8003344:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003348:	4618      	mov	r0, r3
 800334a:	bd80      	pop	{r7, pc}
 800334c:	40021000 	.word	0x40021000
 8003350:	08006300 	.word	0x08006300

08003354 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003358:	f7ff ffda 	bl	8003310 <HAL_RCC_GetHCLKFreq>
 800335c:	4602      	mov	r2, r0
 800335e:	4b06      	ldr	r3, [pc, #24]	@ (8003378 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	0adb      	lsrs	r3, r3, #11
 8003364:	f003 0307 	and.w	r3, r3, #7
 8003368:	4904      	ldr	r1, [pc, #16]	@ (800337c <HAL_RCC_GetPCLK2Freq+0x28>)
 800336a:	5ccb      	ldrb	r3, [r1, r3]
 800336c:	f003 031f 	and.w	r3, r3, #31
 8003370:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003374:	4618      	mov	r0, r3
 8003376:	bd80      	pop	{r7, pc}
 8003378:	40021000 	.word	0x40021000
 800337c:	08006300 	.word	0x08006300

08003380 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003380:	b480      	push	{r7}
 8003382:	b087      	sub	sp, #28
 8003384:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003386:	4b1e      	ldr	r3, [pc, #120]	@ (8003400 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	f003 0303 	and.w	r3, r3, #3
 800338e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003390:	4b1b      	ldr	r3, [pc, #108]	@ (8003400 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	091b      	lsrs	r3, r3, #4
 8003396:	f003 030f 	and.w	r3, r3, #15
 800339a:	3301      	adds	r3, #1
 800339c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	2b03      	cmp	r3, #3
 80033a2:	d10c      	bne.n	80033be <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80033a4:	4a17      	ldr	r2, [pc, #92]	@ (8003404 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ac:	4a14      	ldr	r2, [pc, #80]	@ (8003400 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80033ae:	68d2      	ldr	r2, [r2, #12]
 80033b0:	0a12      	lsrs	r2, r2, #8
 80033b2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80033b6:	fb02 f303 	mul.w	r3, r2, r3
 80033ba:	617b      	str	r3, [r7, #20]
    break;
 80033bc:	e00c      	b.n	80033d8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80033be:	4a12      	ldr	r2, [pc, #72]	@ (8003408 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80033c6:	4a0e      	ldr	r2, [pc, #56]	@ (8003400 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80033c8:	68d2      	ldr	r2, [r2, #12]
 80033ca:	0a12      	lsrs	r2, r2, #8
 80033cc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80033d0:	fb02 f303 	mul.w	r3, r2, r3
 80033d4:	617b      	str	r3, [r7, #20]
    break;
 80033d6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80033d8:	4b09      	ldr	r3, [pc, #36]	@ (8003400 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80033da:	68db      	ldr	r3, [r3, #12]
 80033dc:	0e5b      	lsrs	r3, r3, #25
 80033de:	f003 0303 	and.w	r3, r3, #3
 80033e2:	3301      	adds	r3, #1
 80033e4:	005b      	lsls	r3, r3, #1
 80033e6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80033e8:	697a      	ldr	r2, [r7, #20]
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80033f0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80033f2:	687b      	ldr	r3, [r7, #4]
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	371c      	adds	r7, #28
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr
 8003400:	40021000 	.word	0x40021000
 8003404:	016e3600 	.word	0x016e3600
 8003408:	00f42400 	.word	0x00f42400

0800340c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b086      	sub	sp, #24
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003414:	2300      	movs	r3, #0
 8003416:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003418:	2300      	movs	r3, #0
 800341a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003424:	2b00      	cmp	r3, #0
 8003426:	f000 8098 	beq.w	800355a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800342a:	2300      	movs	r3, #0
 800342c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800342e:	4b43      	ldr	r3, [pc, #268]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003430:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003432:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003436:	2b00      	cmp	r3, #0
 8003438:	d10d      	bne.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800343a:	4b40      	ldr	r3, [pc, #256]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800343c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800343e:	4a3f      	ldr	r2, [pc, #252]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003440:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003444:	6593      	str	r3, [r2, #88]	@ 0x58
 8003446:	4b3d      	ldr	r3, [pc, #244]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003448:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800344a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800344e:	60bb      	str	r3, [r7, #8]
 8003450:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003452:	2301      	movs	r3, #1
 8003454:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003456:	4b3a      	ldr	r3, [pc, #232]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a39      	ldr	r2, [pc, #228]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800345c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003460:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003462:	f7fe ff17 	bl	8002294 <HAL_GetTick>
 8003466:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003468:	e009      	b.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800346a:	f7fe ff13 	bl	8002294 <HAL_GetTick>
 800346e:	4602      	mov	r2, r0
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	2b02      	cmp	r3, #2
 8003476:	d902      	bls.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003478:	2303      	movs	r3, #3
 800347a:	74fb      	strb	r3, [r7, #19]
        break;
 800347c:	e005      	b.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800347e:	4b30      	ldr	r3, [pc, #192]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003486:	2b00      	cmp	r3, #0
 8003488:	d0ef      	beq.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800348a:	7cfb      	ldrb	r3, [r7, #19]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d159      	bne.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003490:	4b2a      	ldr	r3, [pc, #168]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003492:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003496:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800349a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d01e      	beq.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034a6:	697a      	ldr	r2, [r7, #20]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d019      	beq.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80034ac:	4b23      	ldr	r3, [pc, #140]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034b6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80034b8:	4b20      	ldr	r3, [pc, #128]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034be:	4a1f      	ldr	r2, [pc, #124]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80034c8:	4b1c      	ldr	r3, [pc, #112]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ce:	4a1b      	ldr	r2, [pc, #108]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80034d8:	4a18      	ldr	r2, [pc, #96]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	f003 0301 	and.w	r3, r3, #1
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d016      	beq.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034ea:	f7fe fed3 	bl	8002294 <HAL_GetTick>
 80034ee:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034f0:	e00b      	b.n	800350a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034f2:	f7fe fecf 	bl	8002294 <HAL_GetTick>
 80034f6:	4602      	mov	r2, r0
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	1ad3      	subs	r3, r2, r3
 80034fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003500:	4293      	cmp	r3, r2
 8003502:	d902      	bls.n	800350a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003504:	2303      	movs	r3, #3
 8003506:	74fb      	strb	r3, [r7, #19]
            break;
 8003508:	e006      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800350a:	4b0c      	ldr	r3, [pc, #48]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800350c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003510:	f003 0302 	and.w	r3, r3, #2
 8003514:	2b00      	cmp	r3, #0
 8003516:	d0ec      	beq.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003518:	7cfb      	ldrb	r3, [r7, #19]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d10b      	bne.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800351e:	4b07      	ldr	r3, [pc, #28]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003520:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003524:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800352c:	4903      	ldr	r1, [pc, #12]	@ (800353c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800352e:	4313      	orrs	r3, r2
 8003530:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003534:	e008      	b.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003536:	7cfb      	ldrb	r3, [r7, #19]
 8003538:	74bb      	strb	r3, [r7, #18]
 800353a:	e005      	b.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800353c:	40021000 	.word	0x40021000
 8003540:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003544:	7cfb      	ldrb	r3, [r7, #19]
 8003546:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003548:	7c7b      	ldrb	r3, [r7, #17]
 800354a:	2b01      	cmp	r3, #1
 800354c:	d105      	bne.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800354e:	4ba7      	ldr	r3, [pc, #668]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003552:	4aa6      	ldr	r2, [pc, #664]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003554:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003558:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0301 	and.w	r3, r3, #1
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00a      	beq.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003566:	4ba1      	ldr	r3, [pc, #644]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003568:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800356c:	f023 0203 	bic.w	r2, r3, #3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	499d      	ldr	r1, [pc, #628]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003576:	4313      	orrs	r3, r2
 8003578:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 0302 	and.w	r3, r3, #2
 8003584:	2b00      	cmp	r3, #0
 8003586:	d00a      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003588:	4b98      	ldr	r3, [pc, #608]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800358a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800358e:	f023 020c 	bic.w	r2, r3, #12
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	4995      	ldr	r1, [pc, #596]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003598:	4313      	orrs	r3, r2
 800359a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0304 	and.w	r3, r3, #4
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d00a      	beq.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80035aa:	4b90      	ldr	r3, [pc, #576]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035b0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	498c      	ldr	r1, [pc, #560]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035ba:	4313      	orrs	r3, r2
 80035bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 0308 	and.w	r3, r3, #8
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d00a      	beq.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80035cc:	4b87      	ldr	r3, [pc, #540]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035d2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	691b      	ldr	r3, [r3, #16]
 80035da:	4984      	ldr	r1, [pc, #528]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035dc:	4313      	orrs	r3, r2
 80035de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 0310 	and.w	r3, r3, #16
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d00a      	beq.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80035ee:	4b7f      	ldr	r3, [pc, #508]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	695b      	ldr	r3, [r3, #20]
 80035fc:	497b      	ldr	r1, [pc, #492]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035fe:	4313      	orrs	r3, r2
 8003600:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0320 	and.w	r3, r3, #32
 800360c:	2b00      	cmp	r3, #0
 800360e:	d00a      	beq.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003610:	4b76      	ldr	r3, [pc, #472]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003616:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	699b      	ldr	r3, [r3, #24]
 800361e:	4973      	ldr	r1, [pc, #460]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003620:	4313      	orrs	r3, r2
 8003622:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800362e:	2b00      	cmp	r3, #0
 8003630:	d00a      	beq.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003632:	4b6e      	ldr	r3, [pc, #440]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003634:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003638:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	69db      	ldr	r3, [r3, #28]
 8003640:	496a      	ldr	r1, [pc, #424]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003642:	4313      	orrs	r3, r2
 8003644:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003650:	2b00      	cmp	r3, #0
 8003652:	d00a      	beq.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003654:	4b65      	ldr	r3, [pc, #404]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003656:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800365a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6a1b      	ldr	r3, [r3, #32]
 8003662:	4962      	ldr	r1, [pc, #392]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003664:	4313      	orrs	r3, r2
 8003666:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003672:	2b00      	cmp	r3, #0
 8003674:	d00a      	beq.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003676:	4b5d      	ldr	r3, [pc, #372]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003678:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800367c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003684:	4959      	ldr	r1, [pc, #356]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003686:	4313      	orrs	r3, r2
 8003688:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003694:	2b00      	cmp	r3, #0
 8003696:	d00a      	beq.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003698:	4b54      	ldr	r3, [pc, #336]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800369a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800369e:	f023 0203 	bic.w	r2, r3, #3
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036a6:	4951      	ldr	r1, [pc, #324]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036a8:	4313      	orrs	r3, r2
 80036aa:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d00a      	beq.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80036ba:	4b4c      	ldr	r3, [pc, #304]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036c0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036c8:	4948      	ldr	r1, [pc, #288]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036ca:	4313      	orrs	r3, r2
 80036cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d015      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80036dc:	4b43      	ldr	r3, [pc, #268]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ea:	4940      	ldr	r1, [pc, #256]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036ec:	4313      	orrs	r3, r2
 80036ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036fa:	d105      	bne.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036fc:	4b3b      	ldr	r3, [pc, #236]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	4a3a      	ldr	r2, [pc, #232]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003702:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003706:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003710:	2b00      	cmp	r3, #0
 8003712:	d015      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003714:	4b35      	ldr	r3, [pc, #212]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003716:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800371a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003722:	4932      	ldr	r1, [pc, #200]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003724:	4313      	orrs	r3, r2
 8003726:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800372e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003732:	d105      	bne.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003734:	4b2d      	ldr	r3, [pc, #180]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	4a2c      	ldr	r2, [pc, #176]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800373a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800373e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003748:	2b00      	cmp	r3, #0
 800374a:	d015      	beq.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800374c:	4b27      	ldr	r3, [pc, #156]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800374e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003752:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800375a:	4924      	ldr	r1, [pc, #144]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800375c:	4313      	orrs	r3, r2
 800375e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003766:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800376a:	d105      	bne.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800376c:	4b1f      	ldr	r3, [pc, #124]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800376e:	68db      	ldr	r3, [r3, #12]
 8003770:	4a1e      	ldr	r2, [pc, #120]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003772:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003776:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d015      	beq.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003784:	4b19      	ldr	r3, [pc, #100]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800378a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003792:	4916      	ldr	r1, [pc, #88]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003794:	4313      	orrs	r3, r2
 8003796:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800379e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80037a2:	d105      	bne.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037a4:	4b11      	ldr	r3, [pc, #68]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	4a10      	ldr	r2, [pc, #64]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80037ae:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d019      	beq.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80037bc:	4b0b      	ldr	r3, [pc, #44]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ca:	4908      	ldr	r1, [pc, #32]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037cc:	4313      	orrs	r3, r2
 80037ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80037da:	d109      	bne.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037dc:	4b03      	ldr	r3, [pc, #12]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037de:	68db      	ldr	r3, [r3, #12]
 80037e0:	4a02      	ldr	r2, [pc, #8]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80037e6:	60d3      	str	r3, [r2, #12]
 80037e8:	e002      	b.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80037ea:	bf00      	nop
 80037ec:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d015      	beq.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80037fc:	4b29      	ldr	r3, [pc, #164]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003802:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800380a:	4926      	ldr	r1, [pc, #152]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800380c:	4313      	orrs	r3, r2
 800380e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003816:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800381a:	d105      	bne.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800381c:	4b21      	ldr	r3, [pc, #132]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	4a20      	ldr	r2, [pc, #128]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003822:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003826:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d015      	beq.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003834:	4b1b      	ldr	r3, [pc, #108]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003836:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800383a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003842:	4918      	ldr	r1, [pc, #96]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003844:	4313      	orrs	r3, r2
 8003846:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800384e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003852:	d105      	bne.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003854:	4b13      	ldr	r3, [pc, #76]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003856:	68db      	ldr	r3, [r3, #12]
 8003858:	4a12      	ldr	r2, [pc, #72]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800385a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800385e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d015      	beq.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800386c:	4b0d      	ldr	r3, [pc, #52]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800386e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003872:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800387a:	490a      	ldr	r1, [pc, #40]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800387c:	4313      	orrs	r3, r2
 800387e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003886:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800388a:	d105      	bne.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800388c:	4b05      	ldr	r3, [pc, #20]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800388e:	68db      	ldr	r3, [r3, #12]
 8003890:	4a04      	ldr	r2, [pc, #16]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003892:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003896:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003898:	7cbb      	ldrb	r3, [r7, #18]
}
 800389a:	4618      	mov	r0, r3
 800389c:	3718      	adds	r7, #24
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	40021000 	.word	0x40021000

080038a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b082      	sub	sp, #8
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d101      	bne.n	80038ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e049      	b.n	800394e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d106      	bne.n	80038d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f7fe fada 	bl	8001e88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2202      	movs	r2, #2
 80038d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	3304      	adds	r3, #4
 80038e4:	4619      	mov	r1, r3
 80038e6:	4610      	mov	r0, r2
 80038e8:	f000 fe88 	bl	80045fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2201      	movs	r2, #1
 80038f0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2201      	movs	r2, #1
 80038f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2201      	movs	r2, #1
 8003900:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2201      	movs	r2, #1
 8003908:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2201      	movs	r2, #1
 8003910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2201      	movs	r2, #1
 8003918:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2201      	movs	r2, #1
 8003920:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2201      	movs	r2, #1
 8003928:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2201      	movs	r2, #1
 8003930:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2201      	movs	r2, #1
 8003938:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2201      	movs	r2, #1
 8003940:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2201      	movs	r2, #1
 8003948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800394c:	2300      	movs	r3, #0
}
 800394e:	4618      	mov	r0, r3
 8003950:	3708      	adds	r7, #8
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
	...

08003958 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003958:	b480      	push	{r7}
 800395a:	b085      	sub	sp, #20
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003966:	b2db      	uxtb	r3, r3
 8003968:	2b01      	cmp	r3, #1
 800396a:	d001      	beq.n	8003970 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e04c      	b.n	8003a0a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2202      	movs	r2, #2
 8003974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a26      	ldr	r2, [pc, #152]	@ (8003a18 <HAL_TIM_Base_Start+0xc0>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d022      	beq.n	80039c8 <HAL_TIM_Base_Start+0x70>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800398a:	d01d      	beq.n	80039c8 <HAL_TIM_Base_Start+0x70>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a22      	ldr	r2, [pc, #136]	@ (8003a1c <HAL_TIM_Base_Start+0xc4>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d018      	beq.n	80039c8 <HAL_TIM_Base_Start+0x70>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a21      	ldr	r2, [pc, #132]	@ (8003a20 <HAL_TIM_Base_Start+0xc8>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d013      	beq.n	80039c8 <HAL_TIM_Base_Start+0x70>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a1f      	ldr	r2, [pc, #124]	@ (8003a24 <HAL_TIM_Base_Start+0xcc>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d00e      	beq.n	80039c8 <HAL_TIM_Base_Start+0x70>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a1e      	ldr	r2, [pc, #120]	@ (8003a28 <HAL_TIM_Base_Start+0xd0>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d009      	beq.n	80039c8 <HAL_TIM_Base_Start+0x70>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a1c      	ldr	r2, [pc, #112]	@ (8003a2c <HAL_TIM_Base_Start+0xd4>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d004      	beq.n	80039c8 <HAL_TIM_Base_Start+0x70>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a1b      	ldr	r2, [pc, #108]	@ (8003a30 <HAL_TIM_Base_Start+0xd8>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d115      	bne.n	80039f4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	689a      	ldr	r2, [r3, #8]
 80039ce:	4b19      	ldr	r3, [pc, #100]	@ (8003a34 <HAL_TIM_Base_Start+0xdc>)
 80039d0:	4013      	ands	r3, r2
 80039d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2b06      	cmp	r3, #6
 80039d8:	d015      	beq.n	8003a06 <HAL_TIM_Base_Start+0xae>
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039e0:	d011      	beq.n	8003a06 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f042 0201 	orr.w	r2, r2, #1
 80039f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039f2:	e008      	b.n	8003a06 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f042 0201 	orr.w	r2, r2, #1
 8003a02:	601a      	str	r2, [r3, #0]
 8003a04:	e000      	b.n	8003a08 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a06:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003a08:	2300      	movs	r3, #0
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3714      	adds	r7, #20
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
 8003a16:	bf00      	nop
 8003a18:	40012c00 	.word	0x40012c00
 8003a1c:	40000400 	.word	0x40000400
 8003a20:	40000800 	.word	0x40000800
 8003a24:	40000c00 	.word	0x40000c00
 8003a28:	40013400 	.word	0x40013400
 8003a2c:	40014000 	.word	0x40014000
 8003a30:	40015000 	.word	0x40015000
 8003a34:	00010007 	.word	0x00010007

08003a38 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b082      	sub	sp, #8
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d101      	bne.n	8003a4a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e049      	b.n	8003ade <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d106      	bne.n	8003a64 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f000 f841 	bl	8003ae6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2202      	movs	r2, #2
 8003a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	3304      	adds	r3, #4
 8003a74:	4619      	mov	r1, r3
 8003a76:	4610      	mov	r0, r2
 8003a78:	f000 fdc0 	bl	80045fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3708      	adds	r7, #8
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}

08003ae6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003ae6:	b480      	push	{r7}
 8003ae8:	b083      	sub	sp, #12
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003aee:	bf00      	nop
 8003af0:	370c      	adds	r7, #12
 8003af2:	46bd      	mov	sp, r7
 8003af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af8:	4770      	bx	lr
	...

08003afc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b084      	sub	sp, #16
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
 8003b04:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d109      	bne.n	8003b20 <HAL_TIM_PWM_Start+0x24>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	bf14      	ite	ne
 8003b18:	2301      	movne	r3, #1
 8003b1a:	2300      	moveq	r3, #0
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	e03c      	b.n	8003b9a <HAL_TIM_PWM_Start+0x9e>
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	2b04      	cmp	r3, #4
 8003b24:	d109      	bne.n	8003b3a <HAL_TIM_PWM_Start+0x3e>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	bf14      	ite	ne
 8003b32:	2301      	movne	r3, #1
 8003b34:	2300      	moveq	r3, #0
 8003b36:	b2db      	uxtb	r3, r3
 8003b38:	e02f      	b.n	8003b9a <HAL_TIM_PWM_Start+0x9e>
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	2b08      	cmp	r3, #8
 8003b3e:	d109      	bne.n	8003b54 <HAL_TIM_PWM_Start+0x58>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	bf14      	ite	ne
 8003b4c:	2301      	movne	r3, #1
 8003b4e:	2300      	moveq	r3, #0
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	e022      	b.n	8003b9a <HAL_TIM_PWM_Start+0x9e>
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	2b0c      	cmp	r3, #12
 8003b58:	d109      	bne.n	8003b6e <HAL_TIM_PWM_Start+0x72>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	bf14      	ite	ne
 8003b66:	2301      	movne	r3, #1
 8003b68:	2300      	moveq	r3, #0
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	e015      	b.n	8003b9a <HAL_TIM_PWM_Start+0x9e>
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	2b10      	cmp	r3, #16
 8003b72:	d109      	bne.n	8003b88 <HAL_TIM_PWM_Start+0x8c>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	bf14      	ite	ne
 8003b80:	2301      	movne	r3, #1
 8003b82:	2300      	moveq	r3, #0
 8003b84:	b2db      	uxtb	r3, r3
 8003b86:	e008      	b.n	8003b9a <HAL_TIM_PWM_Start+0x9e>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003b8e:	b2db      	uxtb	r3, r3
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	bf14      	ite	ne
 8003b94:	2301      	movne	r3, #1
 8003b96:	2300      	moveq	r3, #0
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d001      	beq.n	8003ba2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e0a6      	b.n	8003cf0 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d104      	bne.n	8003bb2 <HAL_TIM_PWM_Start+0xb6>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2202      	movs	r2, #2
 8003bac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003bb0:	e023      	b.n	8003bfa <HAL_TIM_PWM_Start+0xfe>
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	2b04      	cmp	r3, #4
 8003bb6:	d104      	bne.n	8003bc2 <HAL_TIM_PWM_Start+0xc6>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2202      	movs	r2, #2
 8003bbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003bc0:	e01b      	b.n	8003bfa <HAL_TIM_PWM_Start+0xfe>
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	2b08      	cmp	r3, #8
 8003bc6:	d104      	bne.n	8003bd2 <HAL_TIM_PWM_Start+0xd6>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2202      	movs	r2, #2
 8003bcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003bd0:	e013      	b.n	8003bfa <HAL_TIM_PWM_Start+0xfe>
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	2b0c      	cmp	r3, #12
 8003bd6:	d104      	bne.n	8003be2 <HAL_TIM_PWM_Start+0xe6>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2202      	movs	r2, #2
 8003bdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003be0:	e00b      	b.n	8003bfa <HAL_TIM_PWM_Start+0xfe>
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	2b10      	cmp	r3, #16
 8003be6:	d104      	bne.n	8003bf2 <HAL_TIM_PWM_Start+0xf6>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2202      	movs	r2, #2
 8003bec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003bf0:	e003      	b.n	8003bfa <HAL_TIM_PWM_Start+0xfe>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2202      	movs	r2, #2
 8003bf6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	6839      	ldr	r1, [r7, #0]
 8003c02:	4618      	mov	r0, r3
 8003c04:	f001 fb7e 	bl	8005304 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a3a      	ldr	r2, [pc, #232]	@ (8003cf8 <HAL_TIM_PWM_Start+0x1fc>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d018      	beq.n	8003c44 <HAL_TIM_PWM_Start+0x148>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a39      	ldr	r2, [pc, #228]	@ (8003cfc <HAL_TIM_PWM_Start+0x200>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d013      	beq.n	8003c44 <HAL_TIM_PWM_Start+0x148>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a37      	ldr	r2, [pc, #220]	@ (8003d00 <HAL_TIM_PWM_Start+0x204>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d00e      	beq.n	8003c44 <HAL_TIM_PWM_Start+0x148>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a36      	ldr	r2, [pc, #216]	@ (8003d04 <HAL_TIM_PWM_Start+0x208>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d009      	beq.n	8003c44 <HAL_TIM_PWM_Start+0x148>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a34      	ldr	r2, [pc, #208]	@ (8003d08 <HAL_TIM_PWM_Start+0x20c>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d004      	beq.n	8003c44 <HAL_TIM_PWM_Start+0x148>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a33      	ldr	r2, [pc, #204]	@ (8003d0c <HAL_TIM_PWM_Start+0x210>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d101      	bne.n	8003c48 <HAL_TIM_PWM_Start+0x14c>
 8003c44:	2301      	movs	r3, #1
 8003c46:	e000      	b.n	8003c4a <HAL_TIM_PWM_Start+0x14e>
 8003c48:	2300      	movs	r3, #0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d007      	beq.n	8003c5e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c5c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a25      	ldr	r2, [pc, #148]	@ (8003cf8 <HAL_TIM_PWM_Start+0x1fc>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d022      	beq.n	8003cae <HAL_TIM_PWM_Start+0x1b2>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c70:	d01d      	beq.n	8003cae <HAL_TIM_PWM_Start+0x1b2>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a26      	ldr	r2, [pc, #152]	@ (8003d10 <HAL_TIM_PWM_Start+0x214>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d018      	beq.n	8003cae <HAL_TIM_PWM_Start+0x1b2>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a24      	ldr	r2, [pc, #144]	@ (8003d14 <HAL_TIM_PWM_Start+0x218>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d013      	beq.n	8003cae <HAL_TIM_PWM_Start+0x1b2>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a23      	ldr	r2, [pc, #140]	@ (8003d18 <HAL_TIM_PWM_Start+0x21c>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d00e      	beq.n	8003cae <HAL_TIM_PWM_Start+0x1b2>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a19      	ldr	r2, [pc, #100]	@ (8003cfc <HAL_TIM_PWM_Start+0x200>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d009      	beq.n	8003cae <HAL_TIM_PWM_Start+0x1b2>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a18      	ldr	r2, [pc, #96]	@ (8003d00 <HAL_TIM_PWM_Start+0x204>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d004      	beq.n	8003cae <HAL_TIM_PWM_Start+0x1b2>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a18      	ldr	r2, [pc, #96]	@ (8003d0c <HAL_TIM_PWM_Start+0x210>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d115      	bne.n	8003cda <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	689a      	ldr	r2, [r3, #8]
 8003cb4:	4b19      	ldr	r3, [pc, #100]	@ (8003d1c <HAL_TIM_PWM_Start+0x220>)
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2b06      	cmp	r3, #6
 8003cbe:	d015      	beq.n	8003cec <HAL_TIM_PWM_Start+0x1f0>
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cc6:	d011      	beq.n	8003cec <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f042 0201 	orr.w	r2, r2, #1
 8003cd6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cd8:	e008      	b.n	8003cec <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f042 0201 	orr.w	r2, r2, #1
 8003ce8:	601a      	str	r2, [r3, #0]
 8003cea:	e000      	b.n	8003cee <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cec:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003cee:	2300      	movs	r3, #0
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	3710      	adds	r7, #16
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	40012c00 	.word	0x40012c00
 8003cfc:	40013400 	.word	0x40013400
 8003d00:	40014000 	.word	0x40014000
 8003d04:	40014400 	.word	0x40014400
 8003d08:	40014800 	.word	0x40014800
 8003d0c:	40015000 	.word	0x40015000
 8003d10:	40000400 	.word	0x40000400
 8003d14:	40000800 	.word	0x40000800
 8003d18:	40000c00 	.word	0x40000c00
 8003d1c:	00010007 	.word	0x00010007

08003d20 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b082      	sub	sp, #8
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d101      	bne.n	8003d32 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e049      	b.n	8003dc6 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d106      	bne.n	8003d4c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f000 f841 	bl	8003dce <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2202      	movs	r2, #2
 8003d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	3304      	adds	r3, #4
 8003d5c:	4619      	mov	r1, r3
 8003d5e:	4610      	mov	r0, r2
 8003d60:	f000 fc4c 	bl	80045fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2201      	movs	r2, #1
 8003d68:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2201      	movs	r2, #1
 8003d70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2201      	movs	r2, #1
 8003d78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2201      	movs	r2, #1
 8003d88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2201      	movs	r2, #1
 8003da0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2201      	movs	r2, #1
 8003da8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2201      	movs	r2, #1
 8003db0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003dc4:	2300      	movs	r3, #0
}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	3708      	adds	r7, #8
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}

08003dce <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003dce:	b480      	push	{r7}
 8003dd0:	b083      	sub	sp, #12
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003dd6:	bf00      	nop
 8003dd8:	370c      	adds	r7, #12
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr
	...

08003de4 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d104      	bne.n	8003dfe <HAL_TIM_IC_Start+0x1a>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	e023      	b.n	8003e46 <HAL_TIM_IC_Start+0x62>
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	2b04      	cmp	r3, #4
 8003e02:	d104      	bne.n	8003e0e <HAL_TIM_IC_Start+0x2a>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	e01b      	b.n	8003e46 <HAL_TIM_IC_Start+0x62>
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	2b08      	cmp	r3, #8
 8003e12:	d104      	bne.n	8003e1e <HAL_TIM_IC_Start+0x3a>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	e013      	b.n	8003e46 <HAL_TIM_IC_Start+0x62>
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	2b0c      	cmp	r3, #12
 8003e22:	d104      	bne.n	8003e2e <HAL_TIM_IC_Start+0x4a>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	e00b      	b.n	8003e46 <HAL_TIM_IC_Start+0x62>
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	2b10      	cmp	r3, #16
 8003e32:	d104      	bne.n	8003e3e <HAL_TIM_IC_Start+0x5a>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	e003      	b.n	8003e46 <HAL_TIM_IC_Start+0x62>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d104      	bne.n	8003e58 <HAL_TIM_IC_Start+0x74>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	e013      	b.n	8003e80 <HAL_TIM_IC_Start+0x9c>
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	2b04      	cmp	r3, #4
 8003e5c:	d104      	bne.n	8003e68 <HAL_TIM_IC_Start+0x84>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	e00b      	b.n	8003e80 <HAL_TIM_IC_Start+0x9c>
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	2b08      	cmp	r3, #8
 8003e6c:	d104      	bne.n	8003e78 <HAL_TIM_IC_Start+0x94>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	e003      	b.n	8003e80 <HAL_TIM_IC_Start+0x9c>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e82:	7bfb      	ldrb	r3, [r7, #15]
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d102      	bne.n	8003e8e <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003e88:	7bbb      	ldrb	r3, [r7, #14]
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d001      	beq.n	8003e92 <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e097      	b.n	8003fc2 <HAL_TIM_IC_Start+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d104      	bne.n	8003ea2 <HAL_TIM_IC_Start+0xbe>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2202      	movs	r2, #2
 8003e9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ea0:	e023      	b.n	8003eea <HAL_TIM_IC_Start+0x106>
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	2b04      	cmp	r3, #4
 8003ea6:	d104      	bne.n	8003eb2 <HAL_TIM_IC_Start+0xce>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2202      	movs	r2, #2
 8003eac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003eb0:	e01b      	b.n	8003eea <HAL_TIM_IC_Start+0x106>
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	2b08      	cmp	r3, #8
 8003eb6:	d104      	bne.n	8003ec2 <HAL_TIM_IC_Start+0xde>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2202      	movs	r2, #2
 8003ebc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ec0:	e013      	b.n	8003eea <HAL_TIM_IC_Start+0x106>
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	2b0c      	cmp	r3, #12
 8003ec6:	d104      	bne.n	8003ed2 <HAL_TIM_IC_Start+0xee>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2202      	movs	r2, #2
 8003ecc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003ed0:	e00b      	b.n	8003eea <HAL_TIM_IC_Start+0x106>
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	2b10      	cmp	r3, #16
 8003ed6:	d104      	bne.n	8003ee2 <HAL_TIM_IC_Start+0xfe>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2202      	movs	r2, #2
 8003edc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ee0:	e003      	b.n	8003eea <HAL_TIM_IC_Start+0x106>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2202      	movs	r2, #2
 8003ee6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d104      	bne.n	8003efa <HAL_TIM_IC_Start+0x116>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2202      	movs	r2, #2
 8003ef4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ef8:	e013      	b.n	8003f22 <HAL_TIM_IC_Start+0x13e>
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	2b04      	cmp	r3, #4
 8003efe:	d104      	bne.n	8003f0a <HAL_TIM_IC_Start+0x126>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2202      	movs	r2, #2
 8003f04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003f08:	e00b      	b.n	8003f22 <HAL_TIM_IC_Start+0x13e>
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	2b08      	cmp	r3, #8
 8003f0e:	d104      	bne.n	8003f1a <HAL_TIM_IC_Start+0x136>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2202      	movs	r2, #2
 8003f14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003f18:	e003      	b.n	8003f22 <HAL_TIM_IC_Start+0x13e>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2202      	movs	r2, #2
 8003f1e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	2201      	movs	r2, #1
 8003f28:	6839      	ldr	r1, [r7, #0]
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f001 f9ea 	bl	8005304 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a25      	ldr	r2, [pc, #148]	@ (8003fcc <HAL_TIM_IC_Start+0x1e8>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d022      	beq.n	8003f80 <HAL_TIM_IC_Start+0x19c>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f42:	d01d      	beq.n	8003f80 <HAL_TIM_IC_Start+0x19c>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a21      	ldr	r2, [pc, #132]	@ (8003fd0 <HAL_TIM_IC_Start+0x1ec>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d018      	beq.n	8003f80 <HAL_TIM_IC_Start+0x19c>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a20      	ldr	r2, [pc, #128]	@ (8003fd4 <HAL_TIM_IC_Start+0x1f0>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d013      	beq.n	8003f80 <HAL_TIM_IC_Start+0x19c>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a1e      	ldr	r2, [pc, #120]	@ (8003fd8 <HAL_TIM_IC_Start+0x1f4>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d00e      	beq.n	8003f80 <HAL_TIM_IC_Start+0x19c>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a1d      	ldr	r2, [pc, #116]	@ (8003fdc <HAL_TIM_IC_Start+0x1f8>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d009      	beq.n	8003f80 <HAL_TIM_IC_Start+0x19c>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a1b      	ldr	r2, [pc, #108]	@ (8003fe0 <HAL_TIM_IC_Start+0x1fc>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d004      	beq.n	8003f80 <HAL_TIM_IC_Start+0x19c>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a1a      	ldr	r2, [pc, #104]	@ (8003fe4 <HAL_TIM_IC_Start+0x200>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d115      	bne.n	8003fac <HAL_TIM_IC_Start+0x1c8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	689a      	ldr	r2, [r3, #8]
 8003f86:	4b18      	ldr	r3, [pc, #96]	@ (8003fe8 <HAL_TIM_IC_Start+0x204>)
 8003f88:	4013      	ands	r3, r2
 8003f8a:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	2b06      	cmp	r3, #6
 8003f90:	d015      	beq.n	8003fbe <HAL_TIM_IC_Start+0x1da>
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f98:	d011      	beq.n	8003fbe <HAL_TIM_IC_Start+0x1da>
    {
      __HAL_TIM_ENABLE(htim);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f042 0201 	orr.w	r2, r2, #1
 8003fa8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003faa:	e008      	b.n	8003fbe <HAL_TIM_IC_Start+0x1da>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f042 0201 	orr.w	r2, r2, #1
 8003fba:	601a      	str	r2, [r3, #0]
 8003fbc:	e000      	b.n	8003fc0 <HAL_TIM_IC_Start+0x1dc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fbe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3710      	adds	r7, #16
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}
 8003fca:	bf00      	nop
 8003fcc:	40012c00 	.word	0x40012c00
 8003fd0:	40000400 	.word	0x40000400
 8003fd4:	40000800 	.word	0x40000800
 8003fd8:	40000c00 	.word	0x40000c00
 8003fdc:	40013400 	.word	0x40013400
 8003fe0:	40014000 	.word	0x40014000
 8003fe4:	40015000 	.word	0x40015000
 8003fe8:	00010007 	.word	0x00010007

08003fec <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b086      	sub	sp, #24
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	60f8      	str	r0, [r7, #12]
 8003ff4:	60b9      	str	r1, [r7, #8]
 8003ff6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004002:	2b01      	cmp	r3, #1
 8004004:	d101      	bne.n	800400a <HAL_TIM_IC_ConfigChannel+0x1e>
 8004006:	2302      	movs	r3, #2
 8004008:	e088      	b.n	800411c <HAL_TIM_IC_ConfigChannel+0x130>
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2201      	movs	r2, #1
 800400e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d11b      	bne.n	8004050 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004028:	f000 ffa6 	bl	8004f78 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	699a      	ldr	r2, [r3, #24]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f022 020c 	bic.w	r2, r2, #12
 800403a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	6999      	ldr	r1, [r3, #24]
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	689a      	ldr	r2, [r3, #8]
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	430a      	orrs	r2, r1
 800404c:	619a      	str	r2, [r3, #24]
 800404e:	e060      	b.n	8004112 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2b04      	cmp	r3, #4
 8004054:	d11c      	bne.n	8004090 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004066:	f001 f82a 	bl	80050be <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	699a      	ldr	r2, [r3, #24]
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004078:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	6999      	ldr	r1, [r3, #24]
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	021a      	lsls	r2, r3, #8
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	430a      	orrs	r2, r1
 800408c:	619a      	str	r2, [r3, #24]
 800408e:	e040      	b.n	8004112 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2b08      	cmp	r3, #8
 8004094:	d11b      	bne.n	80040ce <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80040a6:	f001 f877 	bl	8005198 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	69da      	ldr	r2, [r3, #28]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f022 020c 	bic.w	r2, r2, #12
 80040b8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	69d9      	ldr	r1, [r3, #28]
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	689a      	ldr	r2, [r3, #8]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	430a      	orrs	r2, r1
 80040ca:	61da      	str	r2, [r3, #28]
 80040cc:	e021      	b.n	8004112 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2b0c      	cmp	r3, #12
 80040d2:	d11c      	bne.n	800410e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80040e4:	f001 f894 	bl	8005210 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	69da      	ldr	r2, [r3, #28]
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80040f6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	69d9      	ldr	r1, [r3, #28]
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	021a      	lsls	r2, r3, #8
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	430a      	orrs	r2, r1
 800410a:	61da      	str	r2, [r3, #28]
 800410c:	e001      	b.n	8004112 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2200      	movs	r2, #0
 8004116:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800411a:	7dfb      	ldrb	r3, [r7, #23]
}
 800411c:	4618      	mov	r0, r3
 800411e:	3718      	adds	r7, #24
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}

08004124 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b086      	sub	sp, #24
 8004128:	af00      	add	r7, sp, #0
 800412a:	60f8      	str	r0, [r7, #12]
 800412c:	60b9      	str	r1, [r7, #8]
 800412e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004130:	2300      	movs	r3, #0
 8004132:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800413a:	2b01      	cmp	r3, #1
 800413c:	d101      	bne.n	8004142 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800413e:	2302      	movs	r3, #2
 8004140:	e0ff      	b.n	8004342 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2201      	movs	r2, #1
 8004146:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2b14      	cmp	r3, #20
 800414e:	f200 80f0 	bhi.w	8004332 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004152:	a201      	add	r2, pc, #4	@ (adr r2, 8004158 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004158:	080041ad 	.word	0x080041ad
 800415c:	08004333 	.word	0x08004333
 8004160:	08004333 	.word	0x08004333
 8004164:	08004333 	.word	0x08004333
 8004168:	080041ed 	.word	0x080041ed
 800416c:	08004333 	.word	0x08004333
 8004170:	08004333 	.word	0x08004333
 8004174:	08004333 	.word	0x08004333
 8004178:	0800422f 	.word	0x0800422f
 800417c:	08004333 	.word	0x08004333
 8004180:	08004333 	.word	0x08004333
 8004184:	08004333 	.word	0x08004333
 8004188:	0800426f 	.word	0x0800426f
 800418c:	08004333 	.word	0x08004333
 8004190:	08004333 	.word	0x08004333
 8004194:	08004333 	.word	0x08004333
 8004198:	080042b1 	.word	0x080042b1
 800419c:	08004333 	.word	0x08004333
 80041a0:	08004333 	.word	0x08004333
 80041a4:	08004333 	.word	0x08004333
 80041a8:	080042f1 	.word	0x080042f1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	68b9      	ldr	r1, [r7, #8]
 80041b2:	4618      	mov	r0, r3
 80041b4:	f000 fad6 	bl	8004764 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	699a      	ldr	r2, [r3, #24]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f042 0208 	orr.w	r2, r2, #8
 80041c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	699a      	ldr	r2, [r3, #24]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f022 0204 	bic.w	r2, r2, #4
 80041d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	6999      	ldr	r1, [r3, #24]
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	691a      	ldr	r2, [r3, #16]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	430a      	orrs	r2, r1
 80041e8:	619a      	str	r2, [r3, #24]
      break;
 80041ea:	e0a5      	b.n	8004338 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	68b9      	ldr	r1, [r7, #8]
 80041f2:	4618      	mov	r0, r3
 80041f4:	f000 fb50 	bl	8004898 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	699a      	ldr	r2, [r3, #24]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004206:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	699a      	ldr	r2, [r3, #24]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004216:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	6999      	ldr	r1, [r3, #24]
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	691b      	ldr	r3, [r3, #16]
 8004222:	021a      	lsls	r2, r3, #8
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	430a      	orrs	r2, r1
 800422a:	619a      	str	r2, [r3, #24]
      break;
 800422c:	e084      	b.n	8004338 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	68b9      	ldr	r1, [r7, #8]
 8004234:	4618      	mov	r0, r3
 8004236:	f000 fbc3 	bl	80049c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	69da      	ldr	r2, [r3, #28]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f042 0208 	orr.w	r2, r2, #8
 8004248:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	69da      	ldr	r2, [r3, #28]
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f022 0204 	bic.w	r2, r2, #4
 8004258:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	69d9      	ldr	r1, [r3, #28]
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	691a      	ldr	r2, [r3, #16]
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	430a      	orrs	r2, r1
 800426a:	61da      	str	r2, [r3, #28]
      break;
 800426c:	e064      	b.n	8004338 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	68b9      	ldr	r1, [r7, #8]
 8004274:	4618      	mov	r0, r3
 8004276:	f000 fc35 	bl	8004ae4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	69da      	ldr	r2, [r3, #28]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004288:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	69da      	ldr	r2, [r3, #28]
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004298:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	69d9      	ldr	r1, [r3, #28]
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	691b      	ldr	r3, [r3, #16]
 80042a4:	021a      	lsls	r2, r3, #8
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	430a      	orrs	r2, r1
 80042ac:	61da      	str	r2, [r3, #28]
      break;
 80042ae:	e043      	b.n	8004338 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	68b9      	ldr	r1, [r7, #8]
 80042b6:	4618      	mov	r0, r3
 80042b8:	f000 fca8 	bl	8004c0c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f042 0208 	orr.w	r2, r2, #8
 80042ca:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f022 0204 	bic.w	r2, r2, #4
 80042da:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	691a      	ldr	r2, [r3, #16]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	430a      	orrs	r2, r1
 80042ec:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80042ee:	e023      	b.n	8004338 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	68b9      	ldr	r1, [r7, #8]
 80042f6:	4618      	mov	r0, r3
 80042f8:	f000 fcf2 	bl	8004ce0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800430a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800431a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	691b      	ldr	r3, [r3, #16]
 8004326:	021a      	lsls	r2, r3, #8
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	430a      	orrs	r2, r1
 800432e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004330:	e002      	b.n	8004338 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	75fb      	strb	r3, [r7, #23]
      break;
 8004336:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2200      	movs	r2, #0
 800433c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004340:	7dfb      	ldrb	r3, [r7, #23]
}
 8004342:	4618      	mov	r0, r3
 8004344:	3718      	adds	r7, #24
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}
 800434a:	bf00      	nop

0800434c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b084      	sub	sp, #16
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
 8004354:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004356:	2300      	movs	r3, #0
 8004358:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004360:	2b01      	cmp	r3, #1
 8004362:	d101      	bne.n	8004368 <HAL_TIM_ConfigClockSource+0x1c>
 8004364:	2302      	movs	r3, #2
 8004366:	e0f6      	b.n	8004556 <HAL_TIM_ConfigClockSource+0x20a>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2201      	movs	r2, #1
 800436c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2202      	movs	r2, #2
 8004374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004386:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800438a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004392:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	68ba      	ldr	r2, [r7, #8]
 800439a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a6f      	ldr	r2, [pc, #444]	@ (8004560 <HAL_TIM_ConfigClockSource+0x214>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	f000 80c1 	beq.w	800452a <HAL_TIM_ConfigClockSource+0x1de>
 80043a8:	4a6d      	ldr	r2, [pc, #436]	@ (8004560 <HAL_TIM_ConfigClockSource+0x214>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	f200 80c6 	bhi.w	800453c <HAL_TIM_ConfigClockSource+0x1f0>
 80043b0:	4a6c      	ldr	r2, [pc, #432]	@ (8004564 <HAL_TIM_ConfigClockSource+0x218>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	f000 80b9 	beq.w	800452a <HAL_TIM_ConfigClockSource+0x1de>
 80043b8:	4a6a      	ldr	r2, [pc, #424]	@ (8004564 <HAL_TIM_ConfigClockSource+0x218>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	f200 80be 	bhi.w	800453c <HAL_TIM_ConfigClockSource+0x1f0>
 80043c0:	4a69      	ldr	r2, [pc, #420]	@ (8004568 <HAL_TIM_ConfigClockSource+0x21c>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	f000 80b1 	beq.w	800452a <HAL_TIM_ConfigClockSource+0x1de>
 80043c8:	4a67      	ldr	r2, [pc, #412]	@ (8004568 <HAL_TIM_ConfigClockSource+0x21c>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	f200 80b6 	bhi.w	800453c <HAL_TIM_ConfigClockSource+0x1f0>
 80043d0:	4a66      	ldr	r2, [pc, #408]	@ (800456c <HAL_TIM_ConfigClockSource+0x220>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	f000 80a9 	beq.w	800452a <HAL_TIM_ConfigClockSource+0x1de>
 80043d8:	4a64      	ldr	r2, [pc, #400]	@ (800456c <HAL_TIM_ConfigClockSource+0x220>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	f200 80ae 	bhi.w	800453c <HAL_TIM_ConfigClockSource+0x1f0>
 80043e0:	4a63      	ldr	r2, [pc, #396]	@ (8004570 <HAL_TIM_ConfigClockSource+0x224>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	f000 80a1 	beq.w	800452a <HAL_TIM_ConfigClockSource+0x1de>
 80043e8:	4a61      	ldr	r2, [pc, #388]	@ (8004570 <HAL_TIM_ConfigClockSource+0x224>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	f200 80a6 	bhi.w	800453c <HAL_TIM_ConfigClockSource+0x1f0>
 80043f0:	4a60      	ldr	r2, [pc, #384]	@ (8004574 <HAL_TIM_ConfigClockSource+0x228>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	f000 8099 	beq.w	800452a <HAL_TIM_ConfigClockSource+0x1de>
 80043f8:	4a5e      	ldr	r2, [pc, #376]	@ (8004574 <HAL_TIM_ConfigClockSource+0x228>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	f200 809e 	bhi.w	800453c <HAL_TIM_ConfigClockSource+0x1f0>
 8004400:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004404:	f000 8091 	beq.w	800452a <HAL_TIM_ConfigClockSource+0x1de>
 8004408:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800440c:	f200 8096 	bhi.w	800453c <HAL_TIM_ConfigClockSource+0x1f0>
 8004410:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004414:	f000 8089 	beq.w	800452a <HAL_TIM_ConfigClockSource+0x1de>
 8004418:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800441c:	f200 808e 	bhi.w	800453c <HAL_TIM_ConfigClockSource+0x1f0>
 8004420:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004424:	d03e      	beq.n	80044a4 <HAL_TIM_ConfigClockSource+0x158>
 8004426:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800442a:	f200 8087 	bhi.w	800453c <HAL_TIM_ConfigClockSource+0x1f0>
 800442e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004432:	f000 8086 	beq.w	8004542 <HAL_TIM_ConfigClockSource+0x1f6>
 8004436:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800443a:	d87f      	bhi.n	800453c <HAL_TIM_ConfigClockSource+0x1f0>
 800443c:	2b70      	cmp	r3, #112	@ 0x70
 800443e:	d01a      	beq.n	8004476 <HAL_TIM_ConfigClockSource+0x12a>
 8004440:	2b70      	cmp	r3, #112	@ 0x70
 8004442:	d87b      	bhi.n	800453c <HAL_TIM_ConfigClockSource+0x1f0>
 8004444:	2b60      	cmp	r3, #96	@ 0x60
 8004446:	d050      	beq.n	80044ea <HAL_TIM_ConfigClockSource+0x19e>
 8004448:	2b60      	cmp	r3, #96	@ 0x60
 800444a:	d877      	bhi.n	800453c <HAL_TIM_ConfigClockSource+0x1f0>
 800444c:	2b50      	cmp	r3, #80	@ 0x50
 800444e:	d03c      	beq.n	80044ca <HAL_TIM_ConfigClockSource+0x17e>
 8004450:	2b50      	cmp	r3, #80	@ 0x50
 8004452:	d873      	bhi.n	800453c <HAL_TIM_ConfigClockSource+0x1f0>
 8004454:	2b40      	cmp	r3, #64	@ 0x40
 8004456:	d058      	beq.n	800450a <HAL_TIM_ConfigClockSource+0x1be>
 8004458:	2b40      	cmp	r3, #64	@ 0x40
 800445a:	d86f      	bhi.n	800453c <HAL_TIM_ConfigClockSource+0x1f0>
 800445c:	2b30      	cmp	r3, #48	@ 0x30
 800445e:	d064      	beq.n	800452a <HAL_TIM_ConfigClockSource+0x1de>
 8004460:	2b30      	cmp	r3, #48	@ 0x30
 8004462:	d86b      	bhi.n	800453c <HAL_TIM_ConfigClockSource+0x1f0>
 8004464:	2b20      	cmp	r3, #32
 8004466:	d060      	beq.n	800452a <HAL_TIM_ConfigClockSource+0x1de>
 8004468:	2b20      	cmp	r3, #32
 800446a:	d867      	bhi.n	800453c <HAL_TIM_ConfigClockSource+0x1f0>
 800446c:	2b00      	cmp	r3, #0
 800446e:	d05c      	beq.n	800452a <HAL_TIM_ConfigClockSource+0x1de>
 8004470:	2b10      	cmp	r3, #16
 8004472:	d05a      	beq.n	800452a <HAL_TIM_ConfigClockSource+0x1de>
 8004474:	e062      	b.n	800453c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004486:	f000 ff1d 	bl	80052c4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004498:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	68ba      	ldr	r2, [r7, #8]
 80044a0:	609a      	str	r2, [r3, #8]
      break;
 80044a2:	e04f      	b.n	8004544 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80044b4:	f000 ff06 	bl	80052c4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	689a      	ldr	r2, [r3, #8]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80044c6:	609a      	str	r2, [r3, #8]
      break;
 80044c8:	e03c      	b.n	8004544 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044d6:	461a      	mov	r2, r3
 80044d8:	f000 fdc2 	bl	8005060 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	2150      	movs	r1, #80	@ 0x50
 80044e2:	4618      	mov	r0, r3
 80044e4:	f000 fed1 	bl	800528a <TIM_ITRx_SetConfig>
      break;
 80044e8:	e02c      	b.n	8004544 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80044f6:	461a      	mov	r2, r3
 80044f8:	f000 fe1e 	bl	8005138 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	2160      	movs	r1, #96	@ 0x60
 8004502:	4618      	mov	r0, r3
 8004504:	f000 fec1 	bl	800528a <TIM_ITRx_SetConfig>
      break;
 8004508:	e01c      	b.n	8004544 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004516:	461a      	mov	r2, r3
 8004518:	f000 fda2 	bl	8005060 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	2140      	movs	r1, #64	@ 0x40
 8004522:	4618      	mov	r0, r3
 8004524:	f000 feb1 	bl	800528a <TIM_ITRx_SetConfig>
      break;
 8004528:	e00c      	b.n	8004544 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4619      	mov	r1, r3
 8004534:	4610      	mov	r0, r2
 8004536:	f000 fea8 	bl	800528a <TIM_ITRx_SetConfig>
      break;
 800453a:	e003      	b.n	8004544 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	73fb      	strb	r3, [r7, #15]
      break;
 8004540:	e000      	b.n	8004544 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8004542:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004554:	7bfb      	ldrb	r3, [r7, #15]
}
 8004556:	4618      	mov	r0, r3
 8004558:	3710      	adds	r7, #16
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	00100070 	.word	0x00100070
 8004564:	00100060 	.word	0x00100060
 8004568:	00100050 	.word	0x00100050
 800456c:	00100040 	.word	0x00100040
 8004570:	00100030 	.word	0x00100030
 8004574:	00100020 	.word	0x00100020

08004578 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b082      	sub	sp, #8
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
 8004580:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004588:	2b01      	cmp	r3, #1
 800458a:	d101      	bne.n	8004590 <HAL_TIM_SlaveConfigSynchro+0x18>
 800458c:	2302      	movs	r3, #2
 800458e:	e031      	b.n	80045f4 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2201      	movs	r2, #1
 8004594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2202      	movs	r2, #2
 800459c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80045a0:	6839      	ldr	r1, [r7, #0]
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f000 fc08 	bl	8004db8 <TIM_SlaveTimer_SetConfig>
 80045a8:	4603      	mov	r3, r0
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d009      	beq.n	80045c2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2201      	movs	r2, #1
 80045b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2200      	movs	r2, #0
 80045ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e018      	b.n	80045f4 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	68da      	ldr	r2, [r3, #12]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045d0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	68da      	ldr	r2, [r3, #12]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80045e0:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2201      	movs	r2, #1
 80045e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80045f2:	2300      	movs	r3, #0
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3708      	adds	r7, #8
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}

080045fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	4a4c      	ldr	r2, [pc, #304]	@ (8004740 <TIM_Base_SetConfig+0x144>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d017      	beq.n	8004644 <TIM_Base_SetConfig+0x48>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800461a:	d013      	beq.n	8004644 <TIM_Base_SetConfig+0x48>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	4a49      	ldr	r2, [pc, #292]	@ (8004744 <TIM_Base_SetConfig+0x148>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d00f      	beq.n	8004644 <TIM_Base_SetConfig+0x48>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	4a48      	ldr	r2, [pc, #288]	@ (8004748 <TIM_Base_SetConfig+0x14c>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d00b      	beq.n	8004644 <TIM_Base_SetConfig+0x48>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	4a47      	ldr	r2, [pc, #284]	@ (800474c <TIM_Base_SetConfig+0x150>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d007      	beq.n	8004644 <TIM_Base_SetConfig+0x48>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	4a46      	ldr	r2, [pc, #280]	@ (8004750 <TIM_Base_SetConfig+0x154>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d003      	beq.n	8004644 <TIM_Base_SetConfig+0x48>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	4a45      	ldr	r2, [pc, #276]	@ (8004754 <TIM_Base_SetConfig+0x158>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d108      	bne.n	8004656 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800464a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	68fa      	ldr	r2, [r7, #12]
 8004652:	4313      	orrs	r3, r2
 8004654:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	4a39      	ldr	r2, [pc, #228]	@ (8004740 <TIM_Base_SetConfig+0x144>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d023      	beq.n	80046a6 <TIM_Base_SetConfig+0xaa>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004664:	d01f      	beq.n	80046a6 <TIM_Base_SetConfig+0xaa>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	4a36      	ldr	r2, [pc, #216]	@ (8004744 <TIM_Base_SetConfig+0x148>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d01b      	beq.n	80046a6 <TIM_Base_SetConfig+0xaa>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	4a35      	ldr	r2, [pc, #212]	@ (8004748 <TIM_Base_SetConfig+0x14c>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d017      	beq.n	80046a6 <TIM_Base_SetConfig+0xaa>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	4a34      	ldr	r2, [pc, #208]	@ (800474c <TIM_Base_SetConfig+0x150>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d013      	beq.n	80046a6 <TIM_Base_SetConfig+0xaa>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	4a33      	ldr	r2, [pc, #204]	@ (8004750 <TIM_Base_SetConfig+0x154>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d00f      	beq.n	80046a6 <TIM_Base_SetConfig+0xaa>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4a33      	ldr	r2, [pc, #204]	@ (8004758 <TIM_Base_SetConfig+0x15c>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d00b      	beq.n	80046a6 <TIM_Base_SetConfig+0xaa>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4a32      	ldr	r2, [pc, #200]	@ (800475c <TIM_Base_SetConfig+0x160>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d007      	beq.n	80046a6 <TIM_Base_SetConfig+0xaa>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a31      	ldr	r2, [pc, #196]	@ (8004760 <TIM_Base_SetConfig+0x164>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d003      	beq.n	80046a6 <TIM_Base_SetConfig+0xaa>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a2c      	ldr	r2, [pc, #176]	@ (8004754 <TIM_Base_SetConfig+0x158>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d108      	bne.n	80046b8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	68fa      	ldr	r2, [r7, #12]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	695b      	ldr	r3, [r3, #20]
 80046c2:	4313      	orrs	r3, r2
 80046c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	68fa      	ldr	r2, [r7, #12]
 80046ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	689a      	ldr	r2, [r3, #8]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4a18      	ldr	r2, [pc, #96]	@ (8004740 <TIM_Base_SetConfig+0x144>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d013      	beq.n	800470c <TIM_Base_SetConfig+0x110>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	4a1a      	ldr	r2, [pc, #104]	@ (8004750 <TIM_Base_SetConfig+0x154>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d00f      	beq.n	800470c <TIM_Base_SetConfig+0x110>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a1a      	ldr	r2, [pc, #104]	@ (8004758 <TIM_Base_SetConfig+0x15c>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d00b      	beq.n	800470c <TIM_Base_SetConfig+0x110>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a19      	ldr	r2, [pc, #100]	@ (800475c <TIM_Base_SetConfig+0x160>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d007      	beq.n	800470c <TIM_Base_SetConfig+0x110>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a18      	ldr	r2, [pc, #96]	@ (8004760 <TIM_Base_SetConfig+0x164>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d003      	beq.n	800470c <TIM_Base_SetConfig+0x110>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a13      	ldr	r2, [pc, #76]	@ (8004754 <TIM_Base_SetConfig+0x158>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d103      	bne.n	8004714 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	691a      	ldr	r2, [r3, #16]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2201      	movs	r2, #1
 8004718:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	691b      	ldr	r3, [r3, #16]
 800471e:	f003 0301 	and.w	r3, r3, #1
 8004722:	2b01      	cmp	r3, #1
 8004724:	d105      	bne.n	8004732 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	691b      	ldr	r3, [r3, #16]
 800472a:	f023 0201 	bic.w	r2, r3, #1
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	611a      	str	r2, [r3, #16]
  }
}
 8004732:	bf00      	nop
 8004734:	3714      	adds	r7, #20
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr
 800473e:	bf00      	nop
 8004740:	40012c00 	.word	0x40012c00
 8004744:	40000400 	.word	0x40000400
 8004748:	40000800 	.word	0x40000800
 800474c:	40000c00 	.word	0x40000c00
 8004750:	40013400 	.word	0x40013400
 8004754:	40015000 	.word	0x40015000
 8004758:	40014000 	.word	0x40014000
 800475c:	40014400 	.word	0x40014400
 8004760:	40014800 	.word	0x40014800

08004764 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004764:	b480      	push	{r7}
 8004766:	b087      	sub	sp, #28
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
 800476c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6a1b      	ldr	r3, [r3, #32]
 8004772:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6a1b      	ldr	r3, [r3, #32]
 8004778:	f023 0201 	bic.w	r2, r3, #1
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	699b      	ldr	r3, [r3, #24]
 800478a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004792:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004796:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f023 0303 	bic.w	r3, r3, #3
 800479e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	68fa      	ldr	r2, [r7, #12]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	f023 0302 	bic.w	r3, r3, #2
 80047b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	697a      	ldr	r2, [r7, #20]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	4a30      	ldr	r2, [pc, #192]	@ (8004880 <TIM_OC1_SetConfig+0x11c>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d013      	beq.n	80047ec <TIM_OC1_SetConfig+0x88>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	4a2f      	ldr	r2, [pc, #188]	@ (8004884 <TIM_OC1_SetConfig+0x120>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d00f      	beq.n	80047ec <TIM_OC1_SetConfig+0x88>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	4a2e      	ldr	r2, [pc, #184]	@ (8004888 <TIM_OC1_SetConfig+0x124>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d00b      	beq.n	80047ec <TIM_OC1_SetConfig+0x88>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	4a2d      	ldr	r2, [pc, #180]	@ (800488c <TIM_OC1_SetConfig+0x128>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d007      	beq.n	80047ec <TIM_OC1_SetConfig+0x88>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	4a2c      	ldr	r2, [pc, #176]	@ (8004890 <TIM_OC1_SetConfig+0x12c>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d003      	beq.n	80047ec <TIM_OC1_SetConfig+0x88>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	4a2b      	ldr	r2, [pc, #172]	@ (8004894 <TIM_OC1_SetConfig+0x130>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d10c      	bne.n	8004806 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	f023 0308 	bic.w	r3, r3, #8
 80047f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	697a      	ldr	r2, [r7, #20]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	f023 0304 	bic.w	r3, r3, #4
 8004804:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	4a1d      	ldr	r2, [pc, #116]	@ (8004880 <TIM_OC1_SetConfig+0x11c>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d013      	beq.n	8004836 <TIM_OC1_SetConfig+0xd2>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4a1c      	ldr	r2, [pc, #112]	@ (8004884 <TIM_OC1_SetConfig+0x120>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d00f      	beq.n	8004836 <TIM_OC1_SetConfig+0xd2>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	4a1b      	ldr	r2, [pc, #108]	@ (8004888 <TIM_OC1_SetConfig+0x124>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d00b      	beq.n	8004836 <TIM_OC1_SetConfig+0xd2>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	4a1a      	ldr	r2, [pc, #104]	@ (800488c <TIM_OC1_SetConfig+0x128>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d007      	beq.n	8004836 <TIM_OC1_SetConfig+0xd2>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	4a19      	ldr	r2, [pc, #100]	@ (8004890 <TIM_OC1_SetConfig+0x12c>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d003      	beq.n	8004836 <TIM_OC1_SetConfig+0xd2>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a18      	ldr	r2, [pc, #96]	@ (8004894 <TIM_OC1_SetConfig+0x130>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d111      	bne.n	800485a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800483c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004844:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	695b      	ldr	r3, [r3, #20]
 800484a:	693a      	ldr	r2, [r7, #16]
 800484c:	4313      	orrs	r3, r2
 800484e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	699b      	ldr	r3, [r3, #24]
 8004854:	693a      	ldr	r2, [r7, #16]
 8004856:	4313      	orrs	r3, r2
 8004858:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	693a      	ldr	r2, [r7, #16]
 800485e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	68fa      	ldr	r2, [r7, #12]
 8004864:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	685a      	ldr	r2, [r3, #4]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	697a      	ldr	r2, [r7, #20]
 8004872:	621a      	str	r2, [r3, #32]
}
 8004874:	bf00      	nop
 8004876:	371c      	adds	r7, #28
 8004878:	46bd      	mov	sp, r7
 800487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487e:	4770      	bx	lr
 8004880:	40012c00 	.word	0x40012c00
 8004884:	40013400 	.word	0x40013400
 8004888:	40014000 	.word	0x40014000
 800488c:	40014400 	.word	0x40014400
 8004890:	40014800 	.word	0x40014800
 8004894:	40015000 	.word	0x40015000

08004898 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004898:	b480      	push	{r7}
 800489a:	b087      	sub	sp, #28
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
 80048a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6a1b      	ldr	r3, [r3, #32]
 80048a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a1b      	ldr	r3, [r3, #32]
 80048ac:	f023 0210 	bic.w	r2, r3, #16
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	699b      	ldr	r3, [r3, #24]
 80048be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	021b      	lsls	r3, r3, #8
 80048da:	68fa      	ldr	r2, [r7, #12]
 80048dc:	4313      	orrs	r3, r2
 80048de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	f023 0320 	bic.w	r3, r3, #32
 80048e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	011b      	lsls	r3, r3, #4
 80048ee:	697a      	ldr	r2, [r7, #20]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	4a2c      	ldr	r2, [pc, #176]	@ (80049a8 <TIM_OC2_SetConfig+0x110>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d007      	beq.n	800490c <TIM_OC2_SetConfig+0x74>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	4a2b      	ldr	r2, [pc, #172]	@ (80049ac <TIM_OC2_SetConfig+0x114>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d003      	beq.n	800490c <TIM_OC2_SetConfig+0x74>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4a2a      	ldr	r2, [pc, #168]	@ (80049b0 <TIM_OC2_SetConfig+0x118>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d10d      	bne.n	8004928 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004912:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	011b      	lsls	r3, r3, #4
 800491a:	697a      	ldr	r2, [r7, #20]
 800491c:	4313      	orrs	r3, r2
 800491e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004926:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4a1f      	ldr	r2, [pc, #124]	@ (80049a8 <TIM_OC2_SetConfig+0x110>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d013      	beq.n	8004958 <TIM_OC2_SetConfig+0xc0>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4a1e      	ldr	r2, [pc, #120]	@ (80049ac <TIM_OC2_SetConfig+0x114>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d00f      	beq.n	8004958 <TIM_OC2_SetConfig+0xc0>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	4a1e      	ldr	r2, [pc, #120]	@ (80049b4 <TIM_OC2_SetConfig+0x11c>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d00b      	beq.n	8004958 <TIM_OC2_SetConfig+0xc0>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	4a1d      	ldr	r2, [pc, #116]	@ (80049b8 <TIM_OC2_SetConfig+0x120>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d007      	beq.n	8004958 <TIM_OC2_SetConfig+0xc0>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	4a1c      	ldr	r2, [pc, #112]	@ (80049bc <TIM_OC2_SetConfig+0x124>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d003      	beq.n	8004958 <TIM_OC2_SetConfig+0xc0>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	4a17      	ldr	r2, [pc, #92]	@ (80049b0 <TIM_OC2_SetConfig+0x118>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d113      	bne.n	8004980 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800495e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004966:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	695b      	ldr	r3, [r3, #20]
 800496c:	009b      	lsls	r3, r3, #2
 800496e:	693a      	ldr	r2, [r7, #16]
 8004970:	4313      	orrs	r3, r2
 8004972:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	699b      	ldr	r3, [r3, #24]
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	693a      	ldr	r2, [r7, #16]
 800497c:	4313      	orrs	r3, r2
 800497e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	693a      	ldr	r2, [r7, #16]
 8004984:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	68fa      	ldr	r2, [r7, #12]
 800498a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	685a      	ldr	r2, [r3, #4]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	697a      	ldr	r2, [r7, #20]
 8004998:	621a      	str	r2, [r3, #32]
}
 800499a:	bf00      	nop
 800499c:	371c      	adds	r7, #28
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr
 80049a6:	bf00      	nop
 80049a8:	40012c00 	.word	0x40012c00
 80049ac:	40013400 	.word	0x40013400
 80049b0:	40015000 	.word	0x40015000
 80049b4:	40014000 	.word	0x40014000
 80049b8:	40014400 	.word	0x40014400
 80049bc:	40014800 	.word	0x40014800

080049c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b087      	sub	sp, #28
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6a1b      	ldr	r3, [r3, #32]
 80049ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6a1b      	ldr	r3, [r3, #32]
 80049d4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	69db      	ldr	r3, [r3, #28]
 80049e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f023 0303 	bic.w	r3, r3, #3
 80049fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	68fa      	ldr	r2, [r7, #12]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	021b      	lsls	r3, r3, #8
 8004a14:	697a      	ldr	r2, [r7, #20]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	4a2b      	ldr	r2, [pc, #172]	@ (8004acc <TIM_OC3_SetConfig+0x10c>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d007      	beq.n	8004a32 <TIM_OC3_SetConfig+0x72>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a2a      	ldr	r2, [pc, #168]	@ (8004ad0 <TIM_OC3_SetConfig+0x110>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d003      	beq.n	8004a32 <TIM_OC3_SetConfig+0x72>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a29      	ldr	r2, [pc, #164]	@ (8004ad4 <TIM_OC3_SetConfig+0x114>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d10d      	bne.n	8004a4e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004a38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	68db      	ldr	r3, [r3, #12]
 8004a3e:	021b      	lsls	r3, r3, #8
 8004a40:	697a      	ldr	r2, [r7, #20]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004a4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4a1e      	ldr	r2, [pc, #120]	@ (8004acc <TIM_OC3_SetConfig+0x10c>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d013      	beq.n	8004a7e <TIM_OC3_SetConfig+0xbe>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	4a1d      	ldr	r2, [pc, #116]	@ (8004ad0 <TIM_OC3_SetConfig+0x110>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d00f      	beq.n	8004a7e <TIM_OC3_SetConfig+0xbe>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	4a1d      	ldr	r2, [pc, #116]	@ (8004ad8 <TIM_OC3_SetConfig+0x118>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d00b      	beq.n	8004a7e <TIM_OC3_SetConfig+0xbe>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	4a1c      	ldr	r2, [pc, #112]	@ (8004adc <TIM_OC3_SetConfig+0x11c>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d007      	beq.n	8004a7e <TIM_OC3_SetConfig+0xbe>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	4a1b      	ldr	r2, [pc, #108]	@ (8004ae0 <TIM_OC3_SetConfig+0x120>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d003      	beq.n	8004a7e <TIM_OC3_SetConfig+0xbe>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	4a16      	ldr	r2, [pc, #88]	@ (8004ad4 <TIM_OC3_SetConfig+0x114>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d113      	bne.n	8004aa6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	695b      	ldr	r3, [r3, #20]
 8004a92:	011b      	lsls	r3, r3, #4
 8004a94:	693a      	ldr	r2, [r7, #16]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	699b      	ldr	r3, [r3, #24]
 8004a9e:	011b      	lsls	r3, r3, #4
 8004aa0:	693a      	ldr	r2, [r7, #16]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	693a      	ldr	r2, [r7, #16]
 8004aaa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	68fa      	ldr	r2, [r7, #12]
 8004ab0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	685a      	ldr	r2, [r3, #4]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	697a      	ldr	r2, [r7, #20]
 8004abe:	621a      	str	r2, [r3, #32]
}
 8004ac0:	bf00      	nop
 8004ac2:	371c      	adds	r7, #28
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr
 8004acc:	40012c00 	.word	0x40012c00
 8004ad0:	40013400 	.word	0x40013400
 8004ad4:	40015000 	.word	0x40015000
 8004ad8:	40014000 	.word	0x40014000
 8004adc:	40014400 	.word	0x40014400
 8004ae0:	40014800 	.word	0x40014800

08004ae4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b087      	sub	sp, #28
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
 8004aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6a1b      	ldr	r3, [r3, #32]
 8004af2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6a1b      	ldr	r3, [r3, #32]
 8004af8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	69db      	ldr	r3, [r3, #28]
 8004b0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	021b      	lsls	r3, r3, #8
 8004b26:	68fa      	ldr	r2, [r7, #12]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004b32:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	031b      	lsls	r3, r3, #12
 8004b3a:	697a      	ldr	r2, [r7, #20]
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	4a2c      	ldr	r2, [pc, #176]	@ (8004bf4 <TIM_OC4_SetConfig+0x110>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d007      	beq.n	8004b58 <TIM_OC4_SetConfig+0x74>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	4a2b      	ldr	r2, [pc, #172]	@ (8004bf8 <TIM_OC4_SetConfig+0x114>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d003      	beq.n	8004b58 <TIM_OC4_SetConfig+0x74>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	4a2a      	ldr	r2, [pc, #168]	@ (8004bfc <TIM_OC4_SetConfig+0x118>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d10d      	bne.n	8004b74 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004b5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	68db      	ldr	r3, [r3, #12]
 8004b64:	031b      	lsls	r3, r3, #12
 8004b66:	697a      	ldr	r2, [r7, #20]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004b72:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	4a1f      	ldr	r2, [pc, #124]	@ (8004bf4 <TIM_OC4_SetConfig+0x110>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d013      	beq.n	8004ba4 <TIM_OC4_SetConfig+0xc0>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	4a1e      	ldr	r2, [pc, #120]	@ (8004bf8 <TIM_OC4_SetConfig+0x114>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d00f      	beq.n	8004ba4 <TIM_OC4_SetConfig+0xc0>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	4a1e      	ldr	r2, [pc, #120]	@ (8004c00 <TIM_OC4_SetConfig+0x11c>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d00b      	beq.n	8004ba4 <TIM_OC4_SetConfig+0xc0>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	4a1d      	ldr	r2, [pc, #116]	@ (8004c04 <TIM_OC4_SetConfig+0x120>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d007      	beq.n	8004ba4 <TIM_OC4_SetConfig+0xc0>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	4a1c      	ldr	r2, [pc, #112]	@ (8004c08 <TIM_OC4_SetConfig+0x124>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d003      	beq.n	8004ba4 <TIM_OC4_SetConfig+0xc0>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4a17      	ldr	r2, [pc, #92]	@ (8004bfc <TIM_OC4_SetConfig+0x118>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d113      	bne.n	8004bcc <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004baa:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004bb2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	695b      	ldr	r3, [r3, #20]
 8004bb8:	019b      	lsls	r3, r3, #6
 8004bba:	693a      	ldr	r2, [r7, #16]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	699b      	ldr	r3, [r3, #24]
 8004bc4:	019b      	lsls	r3, r3, #6
 8004bc6:	693a      	ldr	r2, [r7, #16]
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	693a      	ldr	r2, [r7, #16]
 8004bd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	68fa      	ldr	r2, [r7, #12]
 8004bd6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	685a      	ldr	r2, [r3, #4]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	697a      	ldr	r2, [r7, #20]
 8004be4:	621a      	str	r2, [r3, #32]
}
 8004be6:	bf00      	nop
 8004be8:	371c      	adds	r7, #28
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr
 8004bf2:	bf00      	nop
 8004bf4:	40012c00 	.word	0x40012c00
 8004bf8:	40013400 	.word	0x40013400
 8004bfc:	40015000 	.word	0x40015000
 8004c00:	40014000 	.word	0x40014000
 8004c04:	40014400 	.word	0x40014400
 8004c08:	40014800 	.word	0x40014800

08004c0c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b087      	sub	sp, #28
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
 8004c14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6a1b      	ldr	r3, [r3, #32]
 8004c1a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6a1b      	ldr	r3, [r3, #32]
 8004c20:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	68fa      	ldr	r2, [r7, #12]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004c50:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	041b      	lsls	r3, r3, #16
 8004c58:	693a      	ldr	r2, [r7, #16]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a19      	ldr	r2, [pc, #100]	@ (8004cc8 <TIM_OC5_SetConfig+0xbc>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d013      	beq.n	8004c8e <TIM_OC5_SetConfig+0x82>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a18      	ldr	r2, [pc, #96]	@ (8004ccc <TIM_OC5_SetConfig+0xc0>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d00f      	beq.n	8004c8e <TIM_OC5_SetConfig+0x82>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4a17      	ldr	r2, [pc, #92]	@ (8004cd0 <TIM_OC5_SetConfig+0xc4>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d00b      	beq.n	8004c8e <TIM_OC5_SetConfig+0x82>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	4a16      	ldr	r2, [pc, #88]	@ (8004cd4 <TIM_OC5_SetConfig+0xc8>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d007      	beq.n	8004c8e <TIM_OC5_SetConfig+0x82>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	4a15      	ldr	r2, [pc, #84]	@ (8004cd8 <TIM_OC5_SetConfig+0xcc>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d003      	beq.n	8004c8e <TIM_OC5_SetConfig+0x82>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	4a14      	ldr	r2, [pc, #80]	@ (8004cdc <TIM_OC5_SetConfig+0xd0>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d109      	bne.n	8004ca2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c94:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	695b      	ldr	r3, [r3, #20]
 8004c9a:	021b      	lsls	r3, r3, #8
 8004c9c:	697a      	ldr	r2, [r7, #20]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	697a      	ldr	r2, [r7, #20]
 8004ca6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	68fa      	ldr	r2, [r7, #12]
 8004cac:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	685a      	ldr	r2, [r3, #4]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	693a      	ldr	r2, [r7, #16]
 8004cba:	621a      	str	r2, [r3, #32]
}
 8004cbc:	bf00      	nop
 8004cbe:	371c      	adds	r7, #28
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc6:	4770      	bx	lr
 8004cc8:	40012c00 	.word	0x40012c00
 8004ccc:	40013400 	.word	0x40013400
 8004cd0:	40014000 	.word	0x40014000
 8004cd4:	40014400 	.word	0x40014400
 8004cd8:	40014800 	.word	0x40014800
 8004cdc:	40015000 	.word	0x40015000

08004ce0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b087      	sub	sp, #28
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6a1b      	ldr	r3, [r3, #32]
 8004cee:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6a1b      	ldr	r3, [r3, #32]
 8004cf4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	021b      	lsls	r3, r3, #8
 8004d1a:	68fa      	ldr	r2, [r7, #12]
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004d26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	051b      	lsls	r3, r3, #20
 8004d2e:	693a      	ldr	r2, [r7, #16]
 8004d30:	4313      	orrs	r3, r2
 8004d32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	4a1a      	ldr	r2, [pc, #104]	@ (8004da0 <TIM_OC6_SetConfig+0xc0>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d013      	beq.n	8004d64 <TIM_OC6_SetConfig+0x84>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	4a19      	ldr	r2, [pc, #100]	@ (8004da4 <TIM_OC6_SetConfig+0xc4>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d00f      	beq.n	8004d64 <TIM_OC6_SetConfig+0x84>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	4a18      	ldr	r2, [pc, #96]	@ (8004da8 <TIM_OC6_SetConfig+0xc8>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d00b      	beq.n	8004d64 <TIM_OC6_SetConfig+0x84>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	4a17      	ldr	r2, [pc, #92]	@ (8004dac <TIM_OC6_SetConfig+0xcc>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d007      	beq.n	8004d64 <TIM_OC6_SetConfig+0x84>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	4a16      	ldr	r2, [pc, #88]	@ (8004db0 <TIM_OC6_SetConfig+0xd0>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d003      	beq.n	8004d64 <TIM_OC6_SetConfig+0x84>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	4a15      	ldr	r2, [pc, #84]	@ (8004db4 <TIM_OC6_SetConfig+0xd4>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d109      	bne.n	8004d78 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d6a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	695b      	ldr	r3, [r3, #20]
 8004d70:	029b      	lsls	r3, r3, #10
 8004d72:	697a      	ldr	r2, [r7, #20]
 8004d74:	4313      	orrs	r3, r2
 8004d76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	68fa      	ldr	r2, [r7, #12]
 8004d82:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	685a      	ldr	r2, [r3, #4]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	693a      	ldr	r2, [r7, #16]
 8004d90:	621a      	str	r2, [r3, #32]
}
 8004d92:	bf00      	nop
 8004d94:	371c      	adds	r7, #28
 8004d96:	46bd      	mov	sp, r7
 8004d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9c:	4770      	bx	lr
 8004d9e:	bf00      	nop
 8004da0:	40012c00 	.word	0x40012c00
 8004da4:	40013400 	.word	0x40013400
 8004da8:	40014000 	.word	0x40014000
 8004dac:	40014400 	.word	0x40014400
 8004db0:	40014800 	.word	0x40014800
 8004db4:	40015000 	.word	0x40015000

08004db8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b086      	sub	sp, #24
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
 8004dc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004dd4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dd8:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	693a      	ldr	r2, [r7, #16]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dea:	f023 0307 	bic.w	r3, r3, #7
 8004dee:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	693a      	ldr	r2, [r7, #16]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	693a      	ldr	r2, [r7, #16]
 8004e00:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	4a56      	ldr	r2, [pc, #344]	@ (8004f60 <TIM_SlaveTimer_SetConfig+0x1a8>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	f000 80a2 	beq.w	8004f52 <TIM_SlaveTimer_SetConfig+0x19a>
 8004e0e:	4a54      	ldr	r2, [pc, #336]	@ (8004f60 <TIM_SlaveTimer_SetConfig+0x1a8>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	f200 809b 	bhi.w	8004f4c <TIM_SlaveTimer_SetConfig+0x194>
 8004e16:	4a53      	ldr	r2, [pc, #332]	@ (8004f64 <TIM_SlaveTimer_SetConfig+0x1ac>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	f000 809a 	beq.w	8004f52 <TIM_SlaveTimer_SetConfig+0x19a>
 8004e1e:	4a51      	ldr	r2, [pc, #324]	@ (8004f64 <TIM_SlaveTimer_SetConfig+0x1ac>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	f200 8093 	bhi.w	8004f4c <TIM_SlaveTimer_SetConfig+0x194>
 8004e26:	4a50      	ldr	r2, [pc, #320]	@ (8004f68 <TIM_SlaveTimer_SetConfig+0x1b0>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	f000 8092 	beq.w	8004f52 <TIM_SlaveTimer_SetConfig+0x19a>
 8004e2e:	4a4e      	ldr	r2, [pc, #312]	@ (8004f68 <TIM_SlaveTimer_SetConfig+0x1b0>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	f200 808b 	bhi.w	8004f4c <TIM_SlaveTimer_SetConfig+0x194>
 8004e36:	4a4d      	ldr	r2, [pc, #308]	@ (8004f6c <TIM_SlaveTimer_SetConfig+0x1b4>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	f000 808a 	beq.w	8004f52 <TIM_SlaveTimer_SetConfig+0x19a>
 8004e3e:	4a4b      	ldr	r2, [pc, #300]	@ (8004f6c <TIM_SlaveTimer_SetConfig+0x1b4>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	f200 8083 	bhi.w	8004f4c <TIM_SlaveTimer_SetConfig+0x194>
 8004e46:	4a4a      	ldr	r2, [pc, #296]	@ (8004f70 <TIM_SlaveTimer_SetConfig+0x1b8>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	f000 8082 	beq.w	8004f52 <TIM_SlaveTimer_SetConfig+0x19a>
 8004e4e:	4a48      	ldr	r2, [pc, #288]	@ (8004f70 <TIM_SlaveTimer_SetConfig+0x1b8>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d87b      	bhi.n	8004f4c <TIM_SlaveTimer_SetConfig+0x194>
 8004e54:	4a47      	ldr	r2, [pc, #284]	@ (8004f74 <TIM_SlaveTimer_SetConfig+0x1bc>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d07b      	beq.n	8004f52 <TIM_SlaveTimer_SetConfig+0x19a>
 8004e5a:	4a46      	ldr	r2, [pc, #280]	@ (8004f74 <TIM_SlaveTimer_SetConfig+0x1bc>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d875      	bhi.n	8004f4c <TIM_SlaveTimer_SetConfig+0x194>
 8004e60:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004e64:	d075      	beq.n	8004f52 <TIM_SlaveTimer_SetConfig+0x19a>
 8004e66:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004e6a:	d86f      	bhi.n	8004f4c <TIM_SlaveTimer_SetConfig+0x194>
 8004e6c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e70:	d06f      	beq.n	8004f52 <TIM_SlaveTimer_SetConfig+0x19a>
 8004e72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e76:	d869      	bhi.n	8004f4c <TIM_SlaveTimer_SetConfig+0x194>
 8004e78:	2b70      	cmp	r3, #112	@ 0x70
 8004e7a:	d01a      	beq.n	8004eb2 <TIM_SlaveTimer_SetConfig+0xfa>
 8004e7c:	2b70      	cmp	r3, #112	@ 0x70
 8004e7e:	d865      	bhi.n	8004f4c <TIM_SlaveTimer_SetConfig+0x194>
 8004e80:	2b60      	cmp	r3, #96	@ 0x60
 8004e82:	d059      	beq.n	8004f38 <TIM_SlaveTimer_SetConfig+0x180>
 8004e84:	2b60      	cmp	r3, #96	@ 0x60
 8004e86:	d861      	bhi.n	8004f4c <TIM_SlaveTimer_SetConfig+0x194>
 8004e88:	2b50      	cmp	r3, #80	@ 0x50
 8004e8a:	d04b      	beq.n	8004f24 <TIM_SlaveTimer_SetConfig+0x16c>
 8004e8c:	2b50      	cmp	r3, #80	@ 0x50
 8004e8e:	d85d      	bhi.n	8004f4c <TIM_SlaveTimer_SetConfig+0x194>
 8004e90:	2b40      	cmp	r3, #64	@ 0x40
 8004e92:	d019      	beq.n	8004ec8 <TIM_SlaveTimer_SetConfig+0x110>
 8004e94:	2b40      	cmp	r3, #64	@ 0x40
 8004e96:	d859      	bhi.n	8004f4c <TIM_SlaveTimer_SetConfig+0x194>
 8004e98:	2b30      	cmp	r3, #48	@ 0x30
 8004e9a:	d05a      	beq.n	8004f52 <TIM_SlaveTimer_SetConfig+0x19a>
 8004e9c:	2b30      	cmp	r3, #48	@ 0x30
 8004e9e:	d855      	bhi.n	8004f4c <TIM_SlaveTimer_SetConfig+0x194>
 8004ea0:	2b20      	cmp	r3, #32
 8004ea2:	d056      	beq.n	8004f52 <TIM_SlaveTimer_SetConfig+0x19a>
 8004ea4:	2b20      	cmp	r3, #32
 8004ea6:	d851      	bhi.n	8004f4c <TIM_SlaveTimer_SetConfig+0x194>
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d052      	beq.n	8004f52 <TIM_SlaveTimer_SetConfig+0x19a>
 8004eac:	2b10      	cmp	r3, #16
 8004eae:	d050      	beq.n	8004f52 <TIM_SlaveTimer_SetConfig+0x19a>
 8004eb0:	e04c      	b.n	8004f4c <TIM_SlaveTimer_SetConfig+0x194>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8004ec2:	f000 f9ff 	bl	80052c4 <TIM_ETR_SetConfig>
      break;
 8004ec6:	e045      	b.n	8004f54 <TIM_SlaveTimer_SetConfig+0x19c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	2b05      	cmp	r3, #5
 8004ece:	d004      	beq.n	8004eda <TIM_SlaveTimer_SetConfig+0x122>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8004ed4:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 8004ed8:	d101      	bne.n	8004ede <TIM_SlaveTimer_SetConfig+0x126>
      {
        return HAL_ERROR;
 8004eda:	2301      	movs	r3, #1
 8004edc:	e03b      	b.n	8004f56 <TIM_SlaveTimer_SetConfig+0x19e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	6a1b      	ldr	r3, [r3, #32]
 8004ee4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	6a1a      	ldr	r2, [r3, #32]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f022 0201 	bic.w	r2, r2, #1
 8004ef4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	699b      	ldr	r3, [r3, #24]
 8004efc:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f04:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	011b      	lsls	r3, r3, #4
 8004f0c:	68ba      	ldr	r2, [r7, #8]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	68ba      	ldr	r2, [r7, #8]
 8004f18:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	68fa      	ldr	r2, [r7, #12]
 8004f20:	621a      	str	r2, [r3, #32]
      break;
 8004f22:	e017      	b.n	8004f54 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f30:	461a      	mov	r2, r3
 8004f32:	f000 f895 	bl	8005060 <TIM_TI1_ConfigInputStage>
      break;
 8004f36:	e00d      	b.n	8004f54 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f44:	461a      	mov	r2, r3
 8004f46:	f000 f8f7 	bl	8005138 <TIM_TI2_ConfigInputStage>
      break;
 8004f4a:	e003      	b.n	8004f54 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	75fb      	strb	r3, [r7, #23]
      break;
 8004f50:	e000      	b.n	8004f54 <TIM_SlaveTimer_SetConfig+0x19c>
      break;
 8004f52:	bf00      	nop
  }

  return status;
 8004f54:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3718      	adds	r7, #24
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop
 8004f60:	00100070 	.word	0x00100070
 8004f64:	00100060 	.word	0x00100060
 8004f68:	00100050 	.word	0x00100050
 8004f6c:	00100040 	.word	0x00100040
 8004f70:	00100030 	.word	0x00100030
 8004f74:	00100020 	.word	0x00100020

08004f78 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b087      	sub	sp, #28
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	60f8      	str	r0, [r7, #12]
 8004f80:	60b9      	str	r1, [r7, #8]
 8004f82:	607a      	str	r2, [r7, #4]
 8004f84:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	6a1b      	ldr	r3, [r3, #32]
 8004f8a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	6a1b      	ldr	r3, [r3, #32]
 8004f90:	f023 0201 	bic.w	r2, r3, #1
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	699b      	ldr	r3, [r3, #24]
 8004f9c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	4a28      	ldr	r2, [pc, #160]	@ (8005044 <TIM_TI1_SetConfig+0xcc>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d01b      	beq.n	8004fde <TIM_TI1_SetConfig+0x66>
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fac:	d017      	beq.n	8004fde <TIM_TI1_SetConfig+0x66>
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	4a25      	ldr	r2, [pc, #148]	@ (8005048 <TIM_TI1_SetConfig+0xd0>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d013      	beq.n	8004fde <TIM_TI1_SetConfig+0x66>
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	4a24      	ldr	r2, [pc, #144]	@ (800504c <TIM_TI1_SetConfig+0xd4>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d00f      	beq.n	8004fde <TIM_TI1_SetConfig+0x66>
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	4a23      	ldr	r2, [pc, #140]	@ (8005050 <TIM_TI1_SetConfig+0xd8>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d00b      	beq.n	8004fde <TIM_TI1_SetConfig+0x66>
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	4a22      	ldr	r2, [pc, #136]	@ (8005054 <TIM_TI1_SetConfig+0xdc>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d007      	beq.n	8004fde <TIM_TI1_SetConfig+0x66>
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	4a21      	ldr	r2, [pc, #132]	@ (8005058 <TIM_TI1_SetConfig+0xe0>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d003      	beq.n	8004fde <TIM_TI1_SetConfig+0x66>
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	4a20      	ldr	r2, [pc, #128]	@ (800505c <TIM_TI1_SetConfig+0xe4>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d101      	bne.n	8004fe2 <TIM_TI1_SetConfig+0x6a>
 8004fde:	2301      	movs	r3, #1
 8004fe0:	e000      	b.n	8004fe4 <TIM_TI1_SetConfig+0x6c>
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d008      	beq.n	8004ffa <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	f023 0303 	bic.w	r3, r3, #3
 8004fee:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004ff0:	697a      	ldr	r2, [r7, #20]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	617b      	str	r3, [r7, #20]
 8004ff8:	e003      	b.n	8005002 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	f043 0301 	orr.w	r3, r3, #1
 8005000:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005008:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	011b      	lsls	r3, r3, #4
 800500e:	b2db      	uxtb	r3, r3
 8005010:	697a      	ldr	r2, [r7, #20]
 8005012:	4313      	orrs	r3, r2
 8005014:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	f023 030a 	bic.w	r3, r3, #10
 800501c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	f003 030a 	and.w	r3, r3, #10
 8005024:	693a      	ldr	r2, [r7, #16]
 8005026:	4313      	orrs	r3, r2
 8005028:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	697a      	ldr	r2, [r7, #20]
 800502e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	693a      	ldr	r2, [r7, #16]
 8005034:	621a      	str	r2, [r3, #32]
}
 8005036:	bf00      	nop
 8005038:	371c      	adds	r7, #28
 800503a:	46bd      	mov	sp, r7
 800503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005040:	4770      	bx	lr
 8005042:	bf00      	nop
 8005044:	40012c00 	.word	0x40012c00
 8005048:	40000400 	.word	0x40000400
 800504c:	40000800 	.word	0x40000800
 8005050:	40000c00 	.word	0x40000c00
 8005054:	40013400 	.word	0x40013400
 8005058:	40014000 	.word	0x40014000
 800505c:	40015000 	.word	0x40015000

08005060 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005060:	b480      	push	{r7}
 8005062:	b087      	sub	sp, #28
 8005064:	af00      	add	r7, sp, #0
 8005066:	60f8      	str	r0, [r7, #12]
 8005068:	60b9      	str	r1, [r7, #8]
 800506a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6a1b      	ldr	r3, [r3, #32]
 8005070:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	6a1b      	ldr	r3, [r3, #32]
 8005076:	f023 0201 	bic.w	r2, r3, #1
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	699b      	ldr	r3, [r3, #24]
 8005082:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800508a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	011b      	lsls	r3, r3, #4
 8005090:	693a      	ldr	r2, [r7, #16]
 8005092:	4313      	orrs	r3, r2
 8005094:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	f023 030a 	bic.w	r3, r3, #10
 800509c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800509e:	697a      	ldr	r2, [r7, #20]
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	4313      	orrs	r3, r2
 80050a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	693a      	ldr	r2, [r7, #16]
 80050aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	697a      	ldr	r2, [r7, #20]
 80050b0:	621a      	str	r2, [r3, #32]
}
 80050b2:	bf00      	nop
 80050b4:	371c      	adds	r7, #28
 80050b6:	46bd      	mov	sp, r7
 80050b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050bc:	4770      	bx	lr

080050be <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80050be:	b480      	push	{r7}
 80050c0:	b087      	sub	sp, #28
 80050c2:	af00      	add	r7, sp, #0
 80050c4:	60f8      	str	r0, [r7, #12]
 80050c6:	60b9      	str	r1, [r7, #8]
 80050c8:	607a      	str	r2, [r7, #4]
 80050ca:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6a1b      	ldr	r3, [r3, #32]
 80050d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	6a1b      	ldr	r3, [r3, #32]
 80050d6:	f023 0210 	bic.w	r2, r3, #16
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	699b      	ldr	r3, [r3, #24]
 80050e2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	021b      	lsls	r3, r3, #8
 80050f0:	693a      	ldr	r2, [r7, #16]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80050fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	031b      	lsls	r3, r3, #12
 8005102:	b29b      	uxth	r3, r3
 8005104:	693a      	ldr	r2, [r7, #16]
 8005106:	4313      	orrs	r3, r2
 8005108:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005110:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	011b      	lsls	r3, r3, #4
 8005116:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800511a:	697a      	ldr	r2, [r7, #20]
 800511c:	4313      	orrs	r3, r2
 800511e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	693a      	ldr	r2, [r7, #16]
 8005124:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	697a      	ldr	r2, [r7, #20]
 800512a:	621a      	str	r2, [r3, #32]
}
 800512c:	bf00      	nop
 800512e:	371c      	adds	r7, #28
 8005130:	46bd      	mov	sp, r7
 8005132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005136:	4770      	bx	lr

08005138 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005138:	b480      	push	{r7}
 800513a:	b087      	sub	sp, #28
 800513c:	af00      	add	r7, sp, #0
 800513e:	60f8      	str	r0, [r7, #12]
 8005140:	60b9      	str	r1, [r7, #8]
 8005142:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6a1b      	ldr	r3, [r3, #32]
 8005148:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	6a1b      	ldr	r3, [r3, #32]
 800514e:	f023 0210 	bic.w	r2, r3, #16
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	699b      	ldr	r3, [r3, #24]
 800515a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005162:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	031b      	lsls	r3, r3, #12
 8005168:	693a      	ldr	r2, [r7, #16]
 800516a:	4313      	orrs	r3, r2
 800516c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005174:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	011b      	lsls	r3, r3, #4
 800517a:	697a      	ldr	r2, [r7, #20]
 800517c:	4313      	orrs	r3, r2
 800517e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	693a      	ldr	r2, [r7, #16]
 8005184:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	697a      	ldr	r2, [r7, #20]
 800518a:	621a      	str	r2, [r3, #32]
}
 800518c:	bf00      	nop
 800518e:	371c      	adds	r7, #28
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr

08005198 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005198:	b480      	push	{r7}
 800519a:	b087      	sub	sp, #28
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]
 80051a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6a1b      	ldr	r3, [r3, #32]
 80051aa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6a1b      	ldr	r3, [r3, #32]
 80051b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	69db      	ldr	r3, [r3, #28]
 80051bc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	f023 0303 	bic.w	r3, r3, #3
 80051c4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80051c6:	693a      	ldr	r2, [r7, #16]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80051d4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	011b      	lsls	r3, r3, #4
 80051da:	b2db      	uxtb	r3, r3
 80051dc:	693a      	ldr	r2, [r7, #16]
 80051de:	4313      	orrs	r3, r2
 80051e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80051e8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	021b      	lsls	r3, r3, #8
 80051ee:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80051f2:	697a      	ldr	r2, [r7, #20]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	693a      	ldr	r2, [r7, #16]
 80051fc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	697a      	ldr	r2, [r7, #20]
 8005202:	621a      	str	r2, [r3, #32]
}
 8005204:	bf00      	nop
 8005206:	371c      	adds	r7, #28
 8005208:	46bd      	mov	sp, r7
 800520a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520e:	4770      	bx	lr

08005210 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005210:	b480      	push	{r7}
 8005212:	b087      	sub	sp, #28
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	607a      	str	r2, [r7, #4]
 800521c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	6a1b      	ldr	r3, [r3, #32]
 8005222:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6a1b      	ldr	r3, [r3, #32]
 8005228:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	69db      	ldr	r3, [r3, #28]
 8005234:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005236:	693b      	ldr	r3, [r7, #16]
 8005238:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800523c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	021b      	lsls	r3, r3, #8
 8005242:	693a      	ldr	r2, [r7, #16]
 8005244:	4313      	orrs	r3, r2
 8005246:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800524e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	031b      	lsls	r3, r3, #12
 8005254:	b29b      	uxth	r3, r3
 8005256:	693a      	ldr	r2, [r7, #16]
 8005258:	4313      	orrs	r3, r2
 800525a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8005262:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	031b      	lsls	r3, r3, #12
 8005268:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800526c:	697a      	ldr	r2, [r7, #20]
 800526e:	4313      	orrs	r3, r2
 8005270:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	693a      	ldr	r2, [r7, #16]
 8005276:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	697a      	ldr	r2, [r7, #20]
 800527c:	621a      	str	r2, [r3, #32]
}
 800527e:	bf00      	nop
 8005280:	371c      	adds	r7, #28
 8005282:	46bd      	mov	sp, r7
 8005284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005288:	4770      	bx	lr

0800528a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800528a:	b480      	push	{r7}
 800528c:	b085      	sub	sp, #20
 800528e:	af00      	add	r7, sp, #0
 8005290:	6078      	str	r0, [r7, #4]
 8005292:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80052a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80052a6:	683a      	ldr	r2, [r7, #0]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	f043 0307 	orr.w	r3, r3, #7
 80052b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	68fa      	ldr	r2, [r7, #12]
 80052b6:	609a      	str	r2, [r3, #8]
}
 80052b8:	bf00      	nop
 80052ba:	3714      	adds	r7, #20
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr

080052c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b087      	sub	sp, #28
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	60f8      	str	r0, [r7, #12]
 80052cc:	60b9      	str	r1, [r7, #8]
 80052ce:	607a      	str	r2, [r7, #4]
 80052d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80052de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	021a      	lsls	r2, r3, #8
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	431a      	orrs	r2, r3
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	4313      	orrs	r3, r2
 80052ec:	697a      	ldr	r2, [r7, #20]
 80052ee:	4313      	orrs	r3, r2
 80052f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	697a      	ldr	r2, [r7, #20]
 80052f6:	609a      	str	r2, [r3, #8]
}
 80052f8:	bf00      	nop
 80052fa:	371c      	adds	r7, #28
 80052fc:	46bd      	mov	sp, r7
 80052fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005302:	4770      	bx	lr

08005304 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005304:	b480      	push	{r7}
 8005306:	b087      	sub	sp, #28
 8005308:	af00      	add	r7, sp, #0
 800530a:	60f8      	str	r0, [r7, #12]
 800530c:	60b9      	str	r1, [r7, #8]
 800530e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	f003 031f 	and.w	r3, r3, #31
 8005316:	2201      	movs	r2, #1
 8005318:	fa02 f303 	lsl.w	r3, r2, r3
 800531c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	6a1a      	ldr	r2, [r3, #32]
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	43db      	mvns	r3, r3
 8005326:	401a      	ands	r2, r3
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6a1a      	ldr	r2, [r3, #32]
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	f003 031f 	and.w	r3, r3, #31
 8005336:	6879      	ldr	r1, [r7, #4]
 8005338:	fa01 f303 	lsl.w	r3, r1, r3
 800533c:	431a      	orrs	r2, r3
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	621a      	str	r2, [r3, #32]
}
 8005342:	bf00      	nop
 8005344:	371c      	adds	r7, #28
 8005346:	46bd      	mov	sp, r7
 8005348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534c:	4770      	bx	lr
	...

08005350 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005350:	b480      	push	{r7}
 8005352:	b085      	sub	sp, #20
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
 8005358:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005360:	2b01      	cmp	r3, #1
 8005362:	d101      	bne.n	8005368 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005364:	2302      	movs	r3, #2
 8005366:	e074      	b.n	8005452 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2201      	movs	r2, #1
 800536c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2202      	movs	r2, #2
 8005374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a34      	ldr	r2, [pc, #208]	@ (8005460 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d009      	beq.n	80053a6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a33      	ldr	r2, [pc, #204]	@ (8005464 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d004      	beq.n	80053a6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a31      	ldr	r2, [pc, #196]	@ (8005468 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d108      	bne.n	80053b8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80053ac:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	68fa      	ldr	r2, [r7, #12]
 80053b4:	4313      	orrs	r3, r2
 80053b6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80053be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	68fa      	ldr	r2, [r7, #12]
 80053ca:	4313      	orrs	r3, r2
 80053cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	68fa      	ldr	r2, [r7, #12]
 80053d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a21      	ldr	r2, [pc, #132]	@ (8005460 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d022      	beq.n	8005426 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053e8:	d01d      	beq.n	8005426 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a1f      	ldr	r2, [pc, #124]	@ (800546c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d018      	beq.n	8005426 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a1d      	ldr	r2, [pc, #116]	@ (8005470 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d013      	beq.n	8005426 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a1c      	ldr	r2, [pc, #112]	@ (8005474 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d00e      	beq.n	8005426 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4a15      	ldr	r2, [pc, #84]	@ (8005464 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d009      	beq.n	8005426 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a18      	ldr	r2, [pc, #96]	@ (8005478 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d004      	beq.n	8005426 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a11      	ldr	r2, [pc, #68]	@ (8005468 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d10c      	bne.n	8005440 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800542c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	68ba      	ldr	r2, [r7, #8]
 8005434:	4313      	orrs	r3, r2
 8005436:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	68ba      	ldr	r2, [r7, #8]
 800543e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2201      	movs	r2, #1
 8005444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005450:	2300      	movs	r3, #0
}
 8005452:	4618      	mov	r0, r3
 8005454:	3714      	adds	r7, #20
 8005456:	46bd      	mov	sp, r7
 8005458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545c:	4770      	bx	lr
 800545e:	bf00      	nop
 8005460:	40012c00 	.word	0x40012c00
 8005464:	40013400 	.word	0x40013400
 8005468:	40015000 	.word	0x40015000
 800546c:	40000400 	.word	0x40000400
 8005470:	40000800 	.word	0x40000800
 8005474:	40000c00 	.word	0x40000c00
 8005478:	40014000 	.word	0x40014000

0800547c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800547c:	b480      	push	{r7}
 800547e:	b085      	sub	sp, #20
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
 8005484:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005486:	2300      	movs	r3, #0
 8005488:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005490:	2b01      	cmp	r3, #1
 8005492:	d101      	bne.n	8005498 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005494:	2302      	movs	r3, #2
 8005496:	e078      	b.n	800558a <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2201      	movs	r2, #1
 800549c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	68db      	ldr	r3, [r3, #12]
 80054aa:	4313      	orrs	r3, r2
 80054ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	4313      	orrs	r3, r2
 80054ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	4313      	orrs	r3, r2
 80054c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4313      	orrs	r3, r2
 80054d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	691b      	ldr	r3, [r3, #16]
 80054e2:	4313      	orrs	r3, r2
 80054e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	695b      	ldr	r3, [r3, #20]
 80054f0:	4313      	orrs	r3, r2
 80054f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054fe:	4313      	orrs	r3, r2
 8005500:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	699b      	ldr	r3, [r3, #24]
 800550c:	041b      	lsls	r3, r3, #16
 800550e:	4313      	orrs	r3, r2
 8005510:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	69db      	ldr	r3, [r3, #28]
 800551c:	4313      	orrs	r3, r2
 800551e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a1c      	ldr	r2, [pc, #112]	@ (8005598 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d009      	beq.n	800553e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4a1b      	ldr	r2, [pc, #108]	@ (800559c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d004      	beq.n	800553e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a19      	ldr	r2, [pc, #100]	@ (80055a0 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d11c      	bne.n	8005578 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005548:	051b      	lsls	r3, r3, #20
 800554a:	4313      	orrs	r3, r2
 800554c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	6a1b      	ldr	r3, [r3, #32]
 8005558:	4313      	orrs	r3, r2
 800555a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005566:	4313      	orrs	r3, r2
 8005568:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005574:	4313      	orrs	r3, r2
 8005576:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	68fa      	ldr	r2, [r7, #12]
 800557e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2200      	movs	r2, #0
 8005584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005588:	2300      	movs	r3, #0
}
 800558a:	4618      	mov	r0, r3
 800558c:	3714      	adds	r7, #20
 800558e:	46bd      	mov	sp, r7
 8005590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005594:	4770      	bx	lr
 8005596:	bf00      	nop
 8005598:	40012c00 	.word	0x40012c00
 800559c:	40013400 	.word	0x40013400
 80055a0:	40015000 	.word	0x40015000

080055a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b082      	sub	sp, #8
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d101      	bne.n	80055b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055b2:	2301      	movs	r3, #1
 80055b4:	e042      	b.n	800563c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d106      	bne.n	80055ce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2200      	movs	r2, #0
 80055c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055c8:	6878      	ldr	r0, [r7, #4]
 80055ca:	f7fc fc05 	bl	8001dd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2224      	movs	r2, #36	@ 0x24
 80055d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f022 0201 	bic.w	r2, r2, #1
 80055e4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d002      	beq.n	80055f4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f000 fb24 	bl	8005c3c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f000 f825 	bl	8005644 <UART_SetConfig>
 80055fa:	4603      	mov	r3, r0
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d101      	bne.n	8005604 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	e01b      	b.n	800563c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	685a      	ldr	r2, [r3, #4]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005612:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	689a      	ldr	r2, [r3, #8]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005622:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f042 0201 	orr.w	r2, r2, #1
 8005632:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005634:	6878      	ldr	r0, [r7, #4]
 8005636:	f000 fba3 	bl	8005d80 <UART_CheckIdleState>
 800563a:	4603      	mov	r3, r0
}
 800563c:	4618      	mov	r0, r3
 800563e:	3708      	adds	r7, #8
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}

08005644 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005644:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005648:	b08c      	sub	sp, #48	@ 0x30
 800564a:	af00      	add	r7, sp, #0
 800564c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800564e:	2300      	movs	r3, #0
 8005650:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	689a      	ldr	r2, [r3, #8]
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	691b      	ldr	r3, [r3, #16]
 800565c:	431a      	orrs	r2, r3
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	695b      	ldr	r3, [r3, #20]
 8005662:	431a      	orrs	r2, r3
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	69db      	ldr	r3, [r3, #28]
 8005668:	4313      	orrs	r3, r2
 800566a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	681a      	ldr	r2, [r3, #0]
 8005672:	4baa      	ldr	r3, [pc, #680]	@ (800591c <UART_SetConfig+0x2d8>)
 8005674:	4013      	ands	r3, r2
 8005676:	697a      	ldr	r2, [r7, #20]
 8005678:	6812      	ldr	r2, [r2, #0]
 800567a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800567c:	430b      	orrs	r3, r1
 800567e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	68da      	ldr	r2, [r3, #12]
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	430a      	orrs	r2, r1
 8005694:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	699b      	ldr	r3, [r3, #24]
 800569a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a9f      	ldr	r2, [pc, #636]	@ (8005920 <UART_SetConfig+0x2dc>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d004      	beq.n	80056b0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	6a1b      	ldr	r3, [r3, #32]
 80056aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056ac:	4313      	orrs	r3, r2
 80056ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80056ba:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80056be:	697a      	ldr	r2, [r7, #20]
 80056c0:	6812      	ldr	r2, [r2, #0]
 80056c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80056c4:	430b      	orrs	r3, r1
 80056c6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056ce:	f023 010f 	bic.w	r1, r3, #15
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	430a      	orrs	r2, r1
 80056dc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a90      	ldr	r2, [pc, #576]	@ (8005924 <UART_SetConfig+0x2e0>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d125      	bne.n	8005734 <UART_SetConfig+0xf0>
 80056e8:	4b8f      	ldr	r3, [pc, #572]	@ (8005928 <UART_SetConfig+0x2e4>)
 80056ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056ee:	f003 0303 	and.w	r3, r3, #3
 80056f2:	2b03      	cmp	r3, #3
 80056f4:	d81a      	bhi.n	800572c <UART_SetConfig+0xe8>
 80056f6:	a201      	add	r2, pc, #4	@ (adr r2, 80056fc <UART_SetConfig+0xb8>)
 80056f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056fc:	0800570d 	.word	0x0800570d
 8005700:	0800571d 	.word	0x0800571d
 8005704:	08005715 	.word	0x08005715
 8005708:	08005725 	.word	0x08005725
 800570c:	2301      	movs	r3, #1
 800570e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005712:	e116      	b.n	8005942 <UART_SetConfig+0x2fe>
 8005714:	2302      	movs	r3, #2
 8005716:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800571a:	e112      	b.n	8005942 <UART_SetConfig+0x2fe>
 800571c:	2304      	movs	r3, #4
 800571e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005722:	e10e      	b.n	8005942 <UART_SetConfig+0x2fe>
 8005724:	2308      	movs	r3, #8
 8005726:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800572a:	e10a      	b.n	8005942 <UART_SetConfig+0x2fe>
 800572c:	2310      	movs	r3, #16
 800572e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005732:	e106      	b.n	8005942 <UART_SetConfig+0x2fe>
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4a7c      	ldr	r2, [pc, #496]	@ (800592c <UART_SetConfig+0x2e8>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d138      	bne.n	80057b0 <UART_SetConfig+0x16c>
 800573e:	4b7a      	ldr	r3, [pc, #488]	@ (8005928 <UART_SetConfig+0x2e4>)
 8005740:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005744:	f003 030c 	and.w	r3, r3, #12
 8005748:	2b0c      	cmp	r3, #12
 800574a:	d82d      	bhi.n	80057a8 <UART_SetConfig+0x164>
 800574c:	a201      	add	r2, pc, #4	@ (adr r2, 8005754 <UART_SetConfig+0x110>)
 800574e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005752:	bf00      	nop
 8005754:	08005789 	.word	0x08005789
 8005758:	080057a9 	.word	0x080057a9
 800575c:	080057a9 	.word	0x080057a9
 8005760:	080057a9 	.word	0x080057a9
 8005764:	08005799 	.word	0x08005799
 8005768:	080057a9 	.word	0x080057a9
 800576c:	080057a9 	.word	0x080057a9
 8005770:	080057a9 	.word	0x080057a9
 8005774:	08005791 	.word	0x08005791
 8005778:	080057a9 	.word	0x080057a9
 800577c:	080057a9 	.word	0x080057a9
 8005780:	080057a9 	.word	0x080057a9
 8005784:	080057a1 	.word	0x080057a1
 8005788:	2300      	movs	r3, #0
 800578a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800578e:	e0d8      	b.n	8005942 <UART_SetConfig+0x2fe>
 8005790:	2302      	movs	r3, #2
 8005792:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005796:	e0d4      	b.n	8005942 <UART_SetConfig+0x2fe>
 8005798:	2304      	movs	r3, #4
 800579a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800579e:	e0d0      	b.n	8005942 <UART_SetConfig+0x2fe>
 80057a0:	2308      	movs	r3, #8
 80057a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057a6:	e0cc      	b.n	8005942 <UART_SetConfig+0x2fe>
 80057a8:	2310      	movs	r3, #16
 80057aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057ae:	e0c8      	b.n	8005942 <UART_SetConfig+0x2fe>
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a5e      	ldr	r2, [pc, #376]	@ (8005930 <UART_SetConfig+0x2ec>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d125      	bne.n	8005806 <UART_SetConfig+0x1c2>
 80057ba:	4b5b      	ldr	r3, [pc, #364]	@ (8005928 <UART_SetConfig+0x2e4>)
 80057bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057c0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80057c4:	2b30      	cmp	r3, #48	@ 0x30
 80057c6:	d016      	beq.n	80057f6 <UART_SetConfig+0x1b2>
 80057c8:	2b30      	cmp	r3, #48	@ 0x30
 80057ca:	d818      	bhi.n	80057fe <UART_SetConfig+0x1ba>
 80057cc:	2b20      	cmp	r3, #32
 80057ce:	d00a      	beq.n	80057e6 <UART_SetConfig+0x1a2>
 80057d0:	2b20      	cmp	r3, #32
 80057d2:	d814      	bhi.n	80057fe <UART_SetConfig+0x1ba>
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d002      	beq.n	80057de <UART_SetConfig+0x19a>
 80057d8:	2b10      	cmp	r3, #16
 80057da:	d008      	beq.n	80057ee <UART_SetConfig+0x1aa>
 80057dc:	e00f      	b.n	80057fe <UART_SetConfig+0x1ba>
 80057de:	2300      	movs	r3, #0
 80057e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057e4:	e0ad      	b.n	8005942 <UART_SetConfig+0x2fe>
 80057e6:	2302      	movs	r3, #2
 80057e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057ec:	e0a9      	b.n	8005942 <UART_SetConfig+0x2fe>
 80057ee:	2304      	movs	r3, #4
 80057f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057f4:	e0a5      	b.n	8005942 <UART_SetConfig+0x2fe>
 80057f6:	2308      	movs	r3, #8
 80057f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057fc:	e0a1      	b.n	8005942 <UART_SetConfig+0x2fe>
 80057fe:	2310      	movs	r3, #16
 8005800:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005804:	e09d      	b.n	8005942 <UART_SetConfig+0x2fe>
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a4a      	ldr	r2, [pc, #296]	@ (8005934 <UART_SetConfig+0x2f0>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d125      	bne.n	800585c <UART_SetConfig+0x218>
 8005810:	4b45      	ldr	r3, [pc, #276]	@ (8005928 <UART_SetConfig+0x2e4>)
 8005812:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005816:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800581a:	2bc0      	cmp	r3, #192	@ 0xc0
 800581c:	d016      	beq.n	800584c <UART_SetConfig+0x208>
 800581e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005820:	d818      	bhi.n	8005854 <UART_SetConfig+0x210>
 8005822:	2b80      	cmp	r3, #128	@ 0x80
 8005824:	d00a      	beq.n	800583c <UART_SetConfig+0x1f8>
 8005826:	2b80      	cmp	r3, #128	@ 0x80
 8005828:	d814      	bhi.n	8005854 <UART_SetConfig+0x210>
 800582a:	2b00      	cmp	r3, #0
 800582c:	d002      	beq.n	8005834 <UART_SetConfig+0x1f0>
 800582e:	2b40      	cmp	r3, #64	@ 0x40
 8005830:	d008      	beq.n	8005844 <UART_SetConfig+0x200>
 8005832:	e00f      	b.n	8005854 <UART_SetConfig+0x210>
 8005834:	2300      	movs	r3, #0
 8005836:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800583a:	e082      	b.n	8005942 <UART_SetConfig+0x2fe>
 800583c:	2302      	movs	r3, #2
 800583e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005842:	e07e      	b.n	8005942 <UART_SetConfig+0x2fe>
 8005844:	2304      	movs	r3, #4
 8005846:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800584a:	e07a      	b.n	8005942 <UART_SetConfig+0x2fe>
 800584c:	2308      	movs	r3, #8
 800584e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005852:	e076      	b.n	8005942 <UART_SetConfig+0x2fe>
 8005854:	2310      	movs	r3, #16
 8005856:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800585a:	e072      	b.n	8005942 <UART_SetConfig+0x2fe>
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a35      	ldr	r2, [pc, #212]	@ (8005938 <UART_SetConfig+0x2f4>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d12a      	bne.n	80058bc <UART_SetConfig+0x278>
 8005866:	4b30      	ldr	r3, [pc, #192]	@ (8005928 <UART_SetConfig+0x2e4>)
 8005868:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800586c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005870:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005874:	d01a      	beq.n	80058ac <UART_SetConfig+0x268>
 8005876:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800587a:	d81b      	bhi.n	80058b4 <UART_SetConfig+0x270>
 800587c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005880:	d00c      	beq.n	800589c <UART_SetConfig+0x258>
 8005882:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005886:	d815      	bhi.n	80058b4 <UART_SetConfig+0x270>
 8005888:	2b00      	cmp	r3, #0
 800588a:	d003      	beq.n	8005894 <UART_SetConfig+0x250>
 800588c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005890:	d008      	beq.n	80058a4 <UART_SetConfig+0x260>
 8005892:	e00f      	b.n	80058b4 <UART_SetConfig+0x270>
 8005894:	2300      	movs	r3, #0
 8005896:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800589a:	e052      	b.n	8005942 <UART_SetConfig+0x2fe>
 800589c:	2302      	movs	r3, #2
 800589e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058a2:	e04e      	b.n	8005942 <UART_SetConfig+0x2fe>
 80058a4:	2304      	movs	r3, #4
 80058a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058aa:	e04a      	b.n	8005942 <UART_SetConfig+0x2fe>
 80058ac:	2308      	movs	r3, #8
 80058ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058b2:	e046      	b.n	8005942 <UART_SetConfig+0x2fe>
 80058b4:	2310      	movs	r3, #16
 80058b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058ba:	e042      	b.n	8005942 <UART_SetConfig+0x2fe>
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a17      	ldr	r2, [pc, #92]	@ (8005920 <UART_SetConfig+0x2dc>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d13a      	bne.n	800593c <UART_SetConfig+0x2f8>
 80058c6:	4b18      	ldr	r3, [pc, #96]	@ (8005928 <UART_SetConfig+0x2e4>)
 80058c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058cc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80058d0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80058d4:	d01a      	beq.n	800590c <UART_SetConfig+0x2c8>
 80058d6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80058da:	d81b      	bhi.n	8005914 <UART_SetConfig+0x2d0>
 80058dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058e0:	d00c      	beq.n	80058fc <UART_SetConfig+0x2b8>
 80058e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058e6:	d815      	bhi.n	8005914 <UART_SetConfig+0x2d0>
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d003      	beq.n	80058f4 <UART_SetConfig+0x2b0>
 80058ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058f0:	d008      	beq.n	8005904 <UART_SetConfig+0x2c0>
 80058f2:	e00f      	b.n	8005914 <UART_SetConfig+0x2d0>
 80058f4:	2300      	movs	r3, #0
 80058f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058fa:	e022      	b.n	8005942 <UART_SetConfig+0x2fe>
 80058fc:	2302      	movs	r3, #2
 80058fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005902:	e01e      	b.n	8005942 <UART_SetConfig+0x2fe>
 8005904:	2304      	movs	r3, #4
 8005906:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800590a:	e01a      	b.n	8005942 <UART_SetConfig+0x2fe>
 800590c:	2308      	movs	r3, #8
 800590e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005912:	e016      	b.n	8005942 <UART_SetConfig+0x2fe>
 8005914:	2310      	movs	r3, #16
 8005916:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800591a:	e012      	b.n	8005942 <UART_SetConfig+0x2fe>
 800591c:	cfff69f3 	.word	0xcfff69f3
 8005920:	40008000 	.word	0x40008000
 8005924:	40013800 	.word	0x40013800
 8005928:	40021000 	.word	0x40021000
 800592c:	40004400 	.word	0x40004400
 8005930:	40004800 	.word	0x40004800
 8005934:	40004c00 	.word	0x40004c00
 8005938:	40005000 	.word	0x40005000
 800593c:	2310      	movs	r3, #16
 800593e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4aae      	ldr	r2, [pc, #696]	@ (8005c00 <UART_SetConfig+0x5bc>)
 8005948:	4293      	cmp	r3, r2
 800594a:	f040 8097 	bne.w	8005a7c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800594e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005952:	2b08      	cmp	r3, #8
 8005954:	d823      	bhi.n	800599e <UART_SetConfig+0x35a>
 8005956:	a201      	add	r2, pc, #4	@ (adr r2, 800595c <UART_SetConfig+0x318>)
 8005958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800595c:	08005981 	.word	0x08005981
 8005960:	0800599f 	.word	0x0800599f
 8005964:	08005989 	.word	0x08005989
 8005968:	0800599f 	.word	0x0800599f
 800596c:	0800598f 	.word	0x0800598f
 8005970:	0800599f 	.word	0x0800599f
 8005974:	0800599f 	.word	0x0800599f
 8005978:	0800599f 	.word	0x0800599f
 800597c:	08005997 	.word	0x08005997
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005980:	f7fd fcd2 	bl	8003328 <HAL_RCC_GetPCLK1Freq>
 8005984:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005986:	e010      	b.n	80059aa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005988:	4b9e      	ldr	r3, [pc, #632]	@ (8005c04 <UART_SetConfig+0x5c0>)
 800598a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800598c:	e00d      	b.n	80059aa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800598e:	f7fd fc5d 	bl	800324c <HAL_RCC_GetSysClockFreq>
 8005992:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005994:	e009      	b.n	80059aa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005996:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800599a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800599c:	e005      	b.n	80059aa <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800599e:	2300      	movs	r3, #0
 80059a0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80059a2:	2301      	movs	r3, #1
 80059a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80059a8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80059aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	f000 8130 	beq.w	8005c12 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059b6:	4a94      	ldr	r2, [pc, #592]	@ (8005c08 <UART_SetConfig+0x5c4>)
 80059b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80059bc:	461a      	mov	r2, r3
 80059be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80059c4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	685a      	ldr	r2, [r3, #4]
 80059ca:	4613      	mov	r3, r2
 80059cc:	005b      	lsls	r3, r3, #1
 80059ce:	4413      	add	r3, r2
 80059d0:	69ba      	ldr	r2, [r7, #24]
 80059d2:	429a      	cmp	r2, r3
 80059d4:	d305      	bcc.n	80059e2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80059dc:	69ba      	ldr	r2, [r7, #24]
 80059de:	429a      	cmp	r2, r3
 80059e0:	d903      	bls.n	80059ea <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80059e8:	e113      	b.n	8005c12 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80059ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ec:	2200      	movs	r2, #0
 80059ee:	60bb      	str	r3, [r7, #8]
 80059f0:	60fa      	str	r2, [r7, #12]
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059f6:	4a84      	ldr	r2, [pc, #528]	@ (8005c08 <UART_SetConfig+0x5c4>)
 80059f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80059fc:	b29b      	uxth	r3, r3
 80059fe:	2200      	movs	r2, #0
 8005a00:	603b      	str	r3, [r7, #0]
 8005a02:	607a      	str	r2, [r7, #4]
 8005a04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a08:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005a0c:	f7fb f8ca 	bl	8000ba4 <__aeabi_uldivmod>
 8005a10:	4602      	mov	r2, r0
 8005a12:	460b      	mov	r3, r1
 8005a14:	4610      	mov	r0, r2
 8005a16:	4619      	mov	r1, r3
 8005a18:	f04f 0200 	mov.w	r2, #0
 8005a1c:	f04f 0300 	mov.w	r3, #0
 8005a20:	020b      	lsls	r3, r1, #8
 8005a22:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005a26:	0202      	lsls	r2, r0, #8
 8005a28:	6979      	ldr	r1, [r7, #20]
 8005a2a:	6849      	ldr	r1, [r1, #4]
 8005a2c:	0849      	lsrs	r1, r1, #1
 8005a2e:	2000      	movs	r0, #0
 8005a30:	460c      	mov	r4, r1
 8005a32:	4605      	mov	r5, r0
 8005a34:	eb12 0804 	adds.w	r8, r2, r4
 8005a38:	eb43 0905 	adc.w	r9, r3, r5
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	2200      	movs	r2, #0
 8005a42:	469a      	mov	sl, r3
 8005a44:	4693      	mov	fp, r2
 8005a46:	4652      	mov	r2, sl
 8005a48:	465b      	mov	r3, fp
 8005a4a:	4640      	mov	r0, r8
 8005a4c:	4649      	mov	r1, r9
 8005a4e:	f7fb f8a9 	bl	8000ba4 <__aeabi_uldivmod>
 8005a52:	4602      	mov	r2, r0
 8005a54:	460b      	mov	r3, r1
 8005a56:	4613      	mov	r3, r2
 8005a58:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005a5a:	6a3b      	ldr	r3, [r7, #32]
 8005a5c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a60:	d308      	bcc.n	8005a74 <UART_SetConfig+0x430>
 8005a62:	6a3b      	ldr	r3, [r7, #32]
 8005a64:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a68:	d204      	bcs.n	8005a74 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	6a3a      	ldr	r2, [r7, #32]
 8005a70:	60da      	str	r2, [r3, #12]
 8005a72:	e0ce      	b.n	8005c12 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005a7a:	e0ca      	b.n	8005c12 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	69db      	ldr	r3, [r3, #28]
 8005a80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a84:	d166      	bne.n	8005b54 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005a86:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005a8a:	2b08      	cmp	r3, #8
 8005a8c:	d827      	bhi.n	8005ade <UART_SetConfig+0x49a>
 8005a8e:	a201      	add	r2, pc, #4	@ (adr r2, 8005a94 <UART_SetConfig+0x450>)
 8005a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a94:	08005ab9 	.word	0x08005ab9
 8005a98:	08005ac1 	.word	0x08005ac1
 8005a9c:	08005ac9 	.word	0x08005ac9
 8005aa0:	08005adf 	.word	0x08005adf
 8005aa4:	08005acf 	.word	0x08005acf
 8005aa8:	08005adf 	.word	0x08005adf
 8005aac:	08005adf 	.word	0x08005adf
 8005ab0:	08005adf 	.word	0x08005adf
 8005ab4:	08005ad7 	.word	0x08005ad7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ab8:	f7fd fc36 	bl	8003328 <HAL_RCC_GetPCLK1Freq>
 8005abc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005abe:	e014      	b.n	8005aea <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ac0:	f7fd fc48 	bl	8003354 <HAL_RCC_GetPCLK2Freq>
 8005ac4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ac6:	e010      	b.n	8005aea <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ac8:	4b4e      	ldr	r3, [pc, #312]	@ (8005c04 <UART_SetConfig+0x5c0>)
 8005aca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005acc:	e00d      	b.n	8005aea <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ace:	f7fd fbbd 	bl	800324c <HAL_RCC_GetSysClockFreq>
 8005ad2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ad4:	e009      	b.n	8005aea <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ad6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ada:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005adc:	e005      	b.n	8005aea <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005ae8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	f000 8090 	beq.w	8005c12 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005af6:	4a44      	ldr	r2, [pc, #272]	@ (8005c08 <UART_SetConfig+0x5c4>)
 8005af8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005afc:	461a      	mov	r2, r3
 8005afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b00:	fbb3 f3f2 	udiv	r3, r3, r2
 8005b04:	005a      	lsls	r2, r3, #1
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	085b      	lsrs	r3, r3, #1
 8005b0c:	441a      	add	r2, r3
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b16:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b18:	6a3b      	ldr	r3, [r7, #32]
 8005b1a:	2b0f      	cmp	r3, #15
 8005b1c:	d916      	bls.n	8005b4c <UART_SetConfig+0x508>
 8005b1e:	6a3b      	ldr	r3, [r7, #32]
 8005b20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b24:	d212      	bcs.n	8005b4c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005b26:	6a3b      	ldr	r3, [r7, #32]
 8005b28:	b29b      	uxth	r3, r3
 8005b2a:	f023 030f 	bic.w	r3, r3, #15
 8005b2e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005b30:	6a3b      	ldr	r3, [r7, #32]
 8005b32:	085b      	lsrs	r3, r3, #1
 8005b34:	b29b      	uxth	r3, r3
 8005b36:	f003 0307 	and.w	r3, r3, #7
 8005b3a:	b29a      	uxth	r2, r3
 8005b3c:	8bfb      	ldrh	r3, [r7, #30]
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	8bfa      	ldrh	r2, [r7, #30]
 8005b48:	60da      	str	r2, [r3, #12]
 8005b4a:	e062      	b.n	8005c12 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005b52:	e05e      	b.n	8005c12 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005b54:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005b58:	2b08      	cmp	r3, #8
 8005b5a:	d828      	bhi.n	8005bae <UART_SetConfig+0x56a>
 8005b5c:	a201      	add	r2, pc, #4	@ (adr r2, 8005b64 <UART_SetConfig+0x520>)
 8005b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b62:	bf00      	nop
 8005b64:	08005b89 	.word	0x08005b89
 8005b68:	08005b91 	.word	0x08005b91
 8005b6c:	08005b99 	.word	0x08005b99
 8005b70:	08005baf 	.word	0x08005baf
 8005b74:	08005b9f 	.word	0x08005b9f
 8005b78:	08005baf 	.word	0x08005baf
 8005b7c:	08005baf 	.word	0x08005baf
 8005b80:	08005baf 	.word	0x08005baf
 8005b84:	08005ba7 	.word	0x08005ba7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b88:	f7fd fbce 	bl	8003328 <HAL_RCC_GetPCLK1Freq>
 8005b8c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005b8e:	e014      	b.n	8005bba <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b90:	f7fd fbe0 	bl	8003354 <HAL_RCC_GetPCLK2Freq>
 8005b94:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005b96:	e010      	b.n	8005bba <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b98:	4b1a      	ldr	r3, [pc, #104]	@ (8005c04 <UART_SetConfig+0x5c0>)
 8005b9a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005b9c:	e00d      	b.n	8005bba <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b9e:	f7fd fb55 	bl	800324c <HAL_RCC_GetSysClockFreq>
 8005ba2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ba4:	e009      	b.n	8005bba <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ba6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005baa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005bac:	e005      	b.n	8005bba <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005bb8:	bf00      	nop
    }

    if (pclk != 0U)
 8005bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d028      	beq.n	8005c12 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc4:	4a10      	ldr	r2, [pc, #64]	@ (8005c08 <UART_SetConfig+0x5c4>)
 8005bc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005bca:	461a      	mov	r2, r3
 8005bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bce:	fbb3 f2f2 	udiv	r2, r3, r2
 8005bd2:	697b      	ldr	r3, [r7, #20]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	085b      	lsrs	r3, r3, #1
 8005bd8:	441a      	add	r2, r3
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	fbb2 f3f3 	udiv	r3, r2, r3
 8005be2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005be4:	6a3b      	ldr	r3, [r7, #32]
 8005be6:	2b0f      	cmp	r3, #15
 8005be8:	d910      	bls.n	8005c0c <UART_SetConfig+0x5c8>
 8005bea:	6a3b      	ldr	r3, [r7, #32]
 8005bec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bf0:	d20c      	bcs.n	8005c0c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005bf2:	6a3b      	ldr	r3, [r7, #32]
 8005bf4:	b29a      	uxth	r2, r3
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	60da      	str	r2, [r3, #12]
 8005bfc:	e009      	b.n	8005c12 <UART_SetConfig+0x5ce>
 8005bfe:	bf00      	nop
 8005c00:	40008000 	.word	0x40008000
 8005c04:	00f42400 	.word	0x00f42400
 8005c08:	08006308 	.word	0x08006308
      }
      else
      {
        ret = HAL_ERROR;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	2201      	movs	r2, #1
 8005c16:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	2200      	movs	r2, #0
 8005c26:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005c2e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005c32:	4618      	mov	r0, r3
 8005c34:	3730      	adds	r7, #48	@ 0x30
 8005c36:	46bd      	mov	sp, r7
 8005c38:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005c3c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b083      	sub	sp, #12
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c48:	f003 0308 	and.w	r3, r3, #8
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d00a      	beq.n	8005c66 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	430a      	orrs	r2, r1
 8005c64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c6a:	f003 0301 	and.w	r3, r3, #1
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d00a      	beq.n	8005c88 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	430a      	orrs	r2, r1
 8005c86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c8c:	f003 0302 	and.w	r3, r3, #2
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d00a      	beq.n	8005caa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	430a      	orrs	r2, r1
 8005ca8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cae:	f003 0304 	and.w	r3, r3, #4
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d00a      	beq.n	8005ccc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	430a      	orrs	r2, r1
 8005cca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cd0:	f003 0310 	and.w	r3, r3, #16
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d00a      	beq.n	8005cee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	689b      	ldr	r3, [r3, #8]
 8005cde:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	430a      	orrs	r2, r1
 8005cec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cf2:	f003 0320 	and.w	r3, r3, #32
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d00a      	beq.n	8005d10 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	430a      	orrs	r2, r1
 8005d0e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d01a      	beq.n	8005d52 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	430a      	orrs	r2, r1
 8005d30:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d3a:	d10a      	bne.n	8005d52 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	430a      	orrs	r2, r1
 8005d50:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d00a      	beq.n	8005d74 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	430a      	orrs	r2, r1
 8005d72:	605a      	str	r2, [r3, #4]
  }
}
 8005d74:	bf00      	nop
 8005d76:	370c      	adds	r7, #12
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr

08005d80 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b098      	sub	sp, #96	@ 0x60
 8005d84:	af02      	add	r7, sp, #8
 8005d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005d90:	f7fc fa80 	bl	8002294 <HAL_GetTick>
 8005d94:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f003 0308 	and.w	r3, r3, #8
 8005da0:	2b08      	cmp	r3, #8
 8005da2:	d12f      	bne.n	8005e04 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005da4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005da8:	9300      	str	r3, [sp, #0]
 8005daa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005dac:	2200      	movs	r2, #0
 8005dae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f000 f88e 	bl	8005ed4 <UART_WaitOnFlagUntilTimeout>
 8005db8:	4603      	mov	r3, r0
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d022      	beq.n	8005e04 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dc6:	e853 3f00 	ldrex	r3, [r3]
 8005dca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005dcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005dd2:	653b      	str	r3, [r7, #80]	@ 0x50
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	461a      	mov	r2, r3
 8005dda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ddc:	647b      	str	r3, [r7, #68]	@ 0x44
 8005dde:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005de2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005de4:	e841 2300 	strex	r3, r2, [r1]
 8005de8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005dea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d1e6      	bne.n	8005dbe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2220      	movs	r2, #32
 8005df4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e00:	2303      	movs	r3, #3
 8005e02:	e063      	b.n	8005ecc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f003 0304 	and.w	r3, r3, #4
 8005e0e:	2b04      	cmp	r3, #4
 8005e10:	d149      	bne.n	8005ea6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e12:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005e16:	9300      	str	r3, [sp, #0]
 8005e18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f000 f857 	bl	8005ed4 <UART_WaitOnFlagUntilTimeout>
 8005e26:	4603      	mov	r3, r0
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d03c      	beq.n	8005ea6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e34:	e853 3f00 	ldrex	r3, [r3]
 8005e38:	623b      	str	r3, [r7, #32]
   return(result);
 8005e3a:	6a3b      	ldr	r3, [r7, #32]
 8005e3c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e40:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	461a      	mov	r2, r3
 8005e48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e4a:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e4c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e52:	e841 2300 	strex	r3, r2, [r1]
 8005e56:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d1e6      	bne.n	8005e2c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	3308      	adds	r3, #8
 8005e64:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	e853 3f00 	ldrex	r3, [r3]
 8005e6c:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	f023 0301 	bic.w	r3, r3, #1
 8005e74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	3308      	adds	r3, #8
 8005e7c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e7e:	61fa      	str	r2, [r7, #28]
 8005e80:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e82:	69b9      	ldr	r1, [r7, #24]
 8005e84:	69fa      	ldr	r2, [r7, #28]
 8005e86:	e841 2300 	strex	r3, r2, [r1]
 8005e8a:	617b      	str	r3, [r7, #20]
   return(result);
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d1e5      	bne.n	8005e5e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2220      	movs	r2, #32
 8005e96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005ea2:	2303      	movs	r3, #3
 8005ea4:	e012      	b.n	8005ecc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2220      	movs	r2, #32
 8005eaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2220      	movs	r2, #32
 8005eb2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005eca:	2300      	movs	r3, #0
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3758      	adds	r7, #88	@ 0x58
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}

08005ed4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b084      	sub	sp, #16
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	60f8      	str	r0, [r7, #12]
 8005edc:	60b9      	str	r1, [r7, #8]
 8005ede:	603b      	str	r3, [r7, #0]
 8005ee0:	4613      	mov	r3, r2
 8005ee2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ee4:	e04f      	b.n	8005f86 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ee6:	69bb      	ldr	r3, [r7, #24]
 8005ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eec:	d04b      	beq.n	8005f86 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005eee:	f7fc f9d1 	bl	8002294 <HAL_GetTick>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	1ad3      	subs	r3, r2, r3
 8005ef8:	69ba      	ldr	r2, [r7, #24]
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d302      	bcc.n	8005f04 <UART_WaitOnFlagUntilTimeout+0x30>
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d101      	bne.n	8005f08 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005f04:	2303      	movs	r3, #3
 8005f06:	e04e      	b.n	8005fa6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f003 0304 	and.w	r3, r3, #4
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d037      	beq.n	8005f86 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	2b80      	cmp	r3, #128	@ 0x80
 8005f1a:	d034      	beq.n	8005f86 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	2b40      	cmp	r3, #64	@ 0x40
 8005f20:	d031      	beq.n	8005f86 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	69db      	ldr	r3, [r3, #28]
 8005f28:	f003 0308 	and.w	r3, r3, #8
 8005f2c:	2b08      	cmp	r3, #8
 8005f2e:	d110      	bne.n	8005f52 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	2208      	movs	r2, #8
 8005f36:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f38:	68f8      	ldr	r0, [r7, #12]
 8005f3a:	f000 f838 	bl	8005fae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2208      	movs	r2, #8
 8005f42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005f4e:	2301      	movs	r3, #1
 8005f50:	e029      	b.n	8005fa6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	69db      	ldr	r3, [r3, #28]
 8005f58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f60:	d111      	bne.n	8005f86 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005f6a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f6c:	68f8      	ldr	r0, [r7, #12]
 8005f6e:	f000 f81e 	bl	8005fae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2220      	movs	r2, #32
 8005f76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005f82:	2303      	movs	r3, #3
 8005f84:	e00f      	b.n	8005fa6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	69da      	ldr	r2, [r3, #28]
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	4013      	ands	r3, r2
 8005f90:	68ba      	ldr	r2, [r7, #8]
 8005f92:	429a      	cmp	r2, r3
 8005f94:	bf0c      	ite	eq
 8005f96:	2301      	moveq	r3, #1
 8005f98:	2300      	movne	r3, #0
 8005f9a:	b2db      	uxtb	r3, r3
 8005f9c:	461a      	mov	r2, r3
 8005f9e:	79fb      	ldrb	r3, [r7, #7]
 8005fa0:	429a      	cmp	r2, r3
 8005fa2:	d0a0      	beq.n	8005ee6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005fa4:	2300      	movs	r3, #0
}
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	3710      	adds	r7, #16
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}

08005fae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005fae:	b480      	push	{r7}
 8005fb0:	b095      	sub	sp, #84	@ 0x54
 8005fb2:	af00      	add	r7, sp, #0
 8005fb4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fbe:	e853 3f00 	ldrex	r3, [r3]
 8005fc2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fc6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005fca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	461a      	mov	r2, r3
 8005fd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fd4:	643b      	str	r3, [r7, #64]	@ 0x40
 8005fd6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fd8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005fda:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005fdc:	e841 2300 	strex	r3, r2, [r1]
 8005fe0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005fe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d1e6      	bne.n	8005fb6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	3308      	adds	r3, #8
 8005fee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ff0:	6a3b      	ldr	r3, [r7, #32]
 8005ff2:	e853 3f00 	ldrex	r3, [r3]
 8005ff6:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ff8:	69fb      	ldr	r3, [r7, #28]
 8005ffa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ffe:	f023 0301 	bic.w	r3, r3, #1
 8006002:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	3308      	adds	r3, #8
 800600a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800600c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800600e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006010:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006012:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006014:	e841 2300 	strex	r3, r2, [r1]
 8006018:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800601a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800601c:	2b00      	cmp	r3, #0
 800601e:	d1e3      	bne.n	8005fe8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006024:	2b01      	cmp	r3, #1
 8006026:	d118      	bne.n	800605a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	e853 3f00 	ldrex	r3, [r3]
 8006034:	60bb      	str	r3, [r7, #8]
   return(result);
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	f023 0310 	bic.w	r3, r3, #16
 800603c:	647b      	str	r3, [r7, #68]	@ 0x44
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	461a      	mov	r2, r3
 8006044:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006046:	61bb      	str	r3, [r7, #24]
 8006048:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800604a:	6979      	ldr	r1, [r7, #20]
 800604c:	69ba      	ldr	r2, [r7, #24]
 800604e:	e841 2300 	strex	r3, r2, [r1]
 8006052:	613b      	str	r3, [r7, #16]
   return(result);
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d1e6      	bne.n	8006028 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2220      	movs	r2, #32
 800605e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2200      	movs	r2, #0
 800606c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800606e:	bf00      	nop
 8006070:	3754      	adds	r7, #84	@ 0x54
 8006072:	46bd      	mov	sp, r7
 8006074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006078:	4770      	bx	lr

0800607a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800607a:	b480      	push	{r7}
 800607c:	b085      	sub	sp, #20
 800607e:	af00      	add	r7, sp, #0
 8006080:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006088:	2b01      	cmp	r3, #1
 800608a:	d101      	bne.n	8006090 <HAL_UARTEx_DisableFifoMode+0x16>
 800608c:	2302      	movs	r3, #2
 800608e:	e027      	b.n	80060e0 <HAL_UARTEx_DisableFifoMode+0x66>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2224      	movs	r2, #36	@ 0x24
 800609c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	681a      	ldr	r2, [r3, #0]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f022 0201 	bic.w	r2, r2, #1
 80060b6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80060be:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2200      	movs	r2, #0
 80060c4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	68fa      	ldr	r2, [r7, #12]
 80060cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2220      	movs	r2, #32
 80060d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80060de:	2300      	movs	r3, #0
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3714      	adds	r7, #20
 80060e4:	46bd      	mov	sp, r7
 80060e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ea:	4770      	bx	lr

080060ec <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b084      	sub	sp, #16
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80060fc:	2b01      	cmp	r3, #1
 80060fe:	d101      	bne.n	8006104 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006100:	2302      	movs	r3, #2
 8006102:	e02d      	b.n	8006160 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2201      	movs	r2, #1
 8006108:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2224      	movs	r2, #36	@ 0x24
 8006110:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	681a      	ldr	r2, [r3, #0]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f022 0201 	bic.w	r2, r2, #1
 800612a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	683a      	ldr	r2, [r7, #0]
 800613c:	430a      	orrs	r2, r1
 800613e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006140:	6878      	ldr	r0, [r7, #4]
 8006142:	f000 f84f 	bl	80061e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	68fa      	ldr	r2, [r7, #12]
 800614c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2220      	movs	r2, #32
 8006152:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2200      	movs	r2, #0
 800615a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800615e:	2300      	movs	r3, #0
}
 8006160:	4618      	mov	r0, r3
 8006162:	3710      	adds	r7, #16
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}

08006168 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b084      	sub	sp, #16
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
 8006170:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006178:	2b01      	cmp	r3, #1
 800617a:	d101      	bne.n	8006180 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800617c:	2302      	movs	r3, #2
 800617e:	e02d      	b.n	80061dc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2201      	movs	r2, #1
 8006184:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2224      	movs	r2, #36	@ 0x24
 800618c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	681a      	ldr	r2, [r3, #0]
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f022 0201 	bic.w	r2, r2, #1
 80061a6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	683a      	ldr	r2, [r7, #0]
 80061b8:	430a      	orrs	r2, r1
 80061ba:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80061bc:	6878      	ldr	r0, [r7, #4]
 80061be:	f000 f811 	bl	80061e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	68fa      	ldr	r2, [r7, #12]
 80061c8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2220      	movs	r2, #32
 80061ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2200      	movs	r2, #0
 80061d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80061da:	2300      	movs	r3, #0
}
 80061dc:	4618      	mov	r0, r3
 80061de:	3710      	adds	r7, #16
 80061e0:	46bd      	mov	sp, r7
 80061e2:	bd80      	pop	{r7, pc}

080061e4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b085      	sub	sp, #20
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d108      	bne.n	8006206 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2201      	movs	r2, #1
 80061f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006204:	e031      	b.n	800626a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006206:	2308      	movs	r3, #8
 8006208:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800620a:	2308      	movs	r3, #8
 800620c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	689b      	ldr	r3, [r3, #8]
 8006214:	0e5b      	lsrs	r3, r3, #25
 8006216:	b2db      	uxtb	r3, r3
 8006218:	f003 0307 	and.w	r3, r3, #7
 800621c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	0f5b      	lsrs	r3, r3, #29
 8006226:	b2db      	uxtb	r3, r3
 8006228:	f003 0307 	and.w	r3, r3, #7
 800622c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800622e:	7bbb      	ldrb	r3, [r7, #14]
 8006230:	7b3a      	ldrb	r2, [r7, #12]
 8006232:	4911      	ldr	r1, [pc, #68]	@ (8006278 <UARTEx_SetNbDataToProcess+0x94>)
 8006234:	5c8a      	ldrb	r2, [r1, r2]
 8006236:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800623a:	7b3a      	ldrb	r2, [r7, #12]
 800623c:	490f      	ldr	r1, [pc, #60]	@ (800627c <UARTEx_SetNbDataToProcess+0x98>)
 800623e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006240:	fb93 f3f2 	sdiv	r3, r3, r2
 8006244:	b29a      	uxth	r2, r3
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800624c:	7bfb      	ldrb	r3, [r7, #15]
 800624e:	7b7a      	ldrb	r2, [r7, #13]
 8006250:	4909      	ldr	r1, [pc, #36]	@ (8006278 <UARTEx_SetNbDataToProcess+0x94>)
 8006252:	5c8a      	ldrb	r2, [r1, r2]
 8006254:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006258:	7b7a      	ldrb	r2, [r7, #13]
 800625a:	4908      	ldr	r1, [pc, #32]	@ (800627c <UARTEx_SetNbDataToProcess+0x98>)
 800625c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800625e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006262:	b29a      	uxth	r2, r3
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800626a:	bf00      	nop
 800626c:	3714      	adds	r7, #20
 800626e:	46bd      	mov	sp, r7
 8006270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006274:	4770      	bx	lr
 8006276:	bf00      	nop
 8006278:	08006320 	.word	0x08006320
 800627c:	08006328 	.word	0x08006328

08006280 <memset>:
 8006280:	4402      	add	r2, r0
 8006282:	4603      	mov	r3, r0
 8006284:	4293      	cmp	r3, r2
 8006286:	d100      	bne.n	800628a <memset+0xa>
 8006288:	4770      	bx	lr
 800628a:	f803 1b01 	strb.w	r1, [r3], #1
 800628e:	e7f9      	b.n	8006284 <memset+0x4>

08006290 <__libc_init_array>:
 8006290:	b570      	push	{r4, r5, r6, lr}
 8006292:	4d0d      	ldr	r5, [pc, #52]	@ (80062c8 <__libc_init_array+0x38>)
 8006294:	4c0d      	ldr	r4, [pc, #52]	@ (80062cc <__libc_init_array+0x3c>)
 8006296:	1b64      	subs	r4, r4, r5
 8006298:	10a4      	asrs	r4, r4, #2
 800629a:	2600      	movs	r6, #0
 800629c:	42a6      	cmp	r6, r4
 800629e:	d109      	bne.n	80062b4 <__libc_init_array+0x24>
 80062a0:	4d0b      	ldr	r5, [pc, #44]	@ (80062d0 <__libc_init_array+0x40>)
 80062a2:	4c0c      	ldr	r4, [pc, #48]	@ (80062d4 <__libc_init_array+0x44>)
 80062a4:	f000 f818 	bl	80062d8 <_init>
 80062a8:	1b64      	subs	r4, r4, r5
 80062aa:	10a4      	asrs	r4, r4, #2
 80062ac:	2600      	movs	r6, #0
 80062ae:	42a6      	cmp	r6, r4
 80062b0:	d105      	bne.n	80062be <__libc_init_array+0x2e>
 80062b2:	bd70      	pop	{r4, r5, r6, pc}
 80062b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80062b8:	4798      	blx	r3
 80062ba:	3601      	adds	r6, #1
 80062bc:	e7ee      	b.n	800629c <__libc_init_array+0xc>
 80062be:	f855 3b04 	ldr.w	r3, [r5], #4
 80062c2:	4798      	blx	r3
 80062c4:	3601      	adds	r6, #1
 80062c6:	e7f2      	b.n	80062ae <__libc_init_array+0x1e>
 80062c8:	08006338 	.word	0x08006338
 80062cc:	08006338 	.word	0x08006338
 80062d0:	08006338 	.word	0x08006338
 80062d4:	0800633c 	.word	0x0800633c

080062d8 <_init>:
 80062d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062da:	bf00      	nop
 80062dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062de:	bc08      	pop	{r3}
 80062e0:	469e      	mov	lr, r3
 80062e2:	4770      	bx	lr

080062e4 <_fini>:
 80062e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062e6:	bf00      	nop
 80062e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062ea:	bc08      	pop	{r3}
 80062ec:	469e      	mov	lr, r3
 80062ee:	4770      	bx	lr
