[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS54550PWPR production of TEXAS INSTRUMENTS from the text:/C0054/C0044/C0052 /C0109/C0109 /C0121 /C0053/C0044/C0048 /C0109/C0109\nwww.ti.com\nFEATURES\nDESCRIPTION\nAPPLICATIONS\n50556065707580859095100\n0 1 2 3 4 5 6\nI -□Output□Current□- AOEfficiency□-□%\nV =□9□V,\nV =□3.3□V,\nf =□700□kHzI\nO\nswEFFICIENCY\nvs\nOUTPUT□CURRENT\nPHVIN\nPGNDBOOT\nVSENSECOMP\nPWRPADVBIASSS/ENAPWRGDInput\nVoltage\nOutput\nVoltage LSGTPS54550\nSYNCSimplified□Schematic\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\n4.5-V\nTO\n20-V\nINPUT,\n6-A\nOUTPUT\nSYNCHRONOUS\nPWM\nSWITCHER\nWITH\nINTEGRATED\nFET\n(\nSWIFT™)\n•\n40\nm\nΩ\nMOSFET\nSwitch\nfor\nHigh\nEfficiency\nat\nThe\nTPS54550\nis\na\nmedium\noutput\ncurrent\n6-A\n(7.5\nPeak)\nOutput\nCurrent\nsynchronous\nbuck\nPWM\nconverter\nwith\nan\nintegrated\nhigh-side\nMOSFET\nand\na\ngate\ndriver\nfor\nan\nlow-side\n•\nUses\nExternal\nLowside\nMOSFET\nexternal\nMOSFET.\nFeatures\ninclude\na\n•\nOutput\nVoltage\nAdjustable\nDown\nto\n0.891\nV\nhigh-performance\nvoltage\nerror\namplifier\nthat\nenables\nWith\n1%\nAccuracy\nmaximum\nperformance\nunder\ntransient\nconditions\n•\nSynchronizes\nto\nExternal\nClock\nand\nflexibility\nin\nchoosing\nthe\noutput\nfilter\ninductors\nand\ncapacitors.\nThe\nTPS54550\nhas\nan\nundervoltage\n•\n180\n°\nOut\nof\nPhase\nSynchronization\nlockout\ncircuit\nto\nprevent\nstart-up\nuntil\nthe\ninput\n•\nWide\nPWM\nFrequency—Fixed\n250\nkHz,\nvoltage\nreaches\n4.5\nV;\na\nslow-start\ncircuit\nto\nlimit\n500\nkHz\nor\nAdjustable\n250\nkHz\nto\n700\nkHz\nin-rush\ncurrents;\nand\na\npower\ngood\noutput\nto\nindicate\n•\nAdjustable\nSlow\nStart\nvalid\noutput\nconditions.\nThe\nsynchronization\nfeature\nis\nconfigurable\nas\neither\nan\ninput\nor\nan\noutput\nfor\n•\nAdjustable\nUndervoltage\nLockout\neasy\n180\n°\nout\nof\nphase\nsynchronization.\n•\nLoad\nProtected\nby\nPeak\nCurrent\nLimit\nand\nThe\nTPS54550\ndevice\nis\navailable\nin\na\nThermal\nShutdown\nthermally-enhanced\n16-pin\nTSSOP\n(PWP)\n•\n16-Pin\nTSSOP\nPowerPAD™\nPackage\nPowerPAD™\npackage.\nTI\nprovides\nevaluation\n•\nSWIFT\nDocumentation\nApplication\nNotes,\nand\nmodules\nand\nthe\nSWIFT™\nDesigner\nsoftware\ntool\nto\nDesign\nSoftware:\nwww.ti.com/swift\naid\nin\nquickly\nachieving\nhigh-performance\npower\nsupply\ndesigns\nto\nmeet\naggressive\nequipment\ndevelopment\ncycles.\n•\nIndustrial\nand\nCommercial\nLow\nPower\nblank\nSystems\nblank\n•\nLCD\nMonitors\nand\nTVs\n•\nComputer\nPeripherals\nblank\n•\nPoint\nof\nLoad\nRegulation\nfor\nblank\nHigh-Performance\nDSPs,\nFPGAs,\nASICs\nand\nblank\nMicroprocessors\nPlease\nbe\naware\nthat\nan\nimportant\nnotice\nconcerning\navailability,\nstandard\nwarranty,\nand\nuse\nin\ncritical\napplications\nof\nTexas\nInstruments\nsemiconductor\nproducts\nand\ndisclaimers\nthereto\nappears\nat\nthe\nend\nof\nthis\ndata\nsheet.\nSWIFT,\nPowerPAD\nare\ntrademarks\nof\nTexas\nInstruments.\nAll\nother\ntrademarks\nare\nthe\nproperty\nof\ntheir\nrespective\nowners.\nPRODUCTION\nDATA\ninformation\nis\ncurrent\nas\nof\npublication\ndate.\nCopyright\n©\n2006,\nTexas\nInstruments\nIncorporated\nProducts\nconform\nto\nspecifications\nper\nthe\nterms\nof\nthe\nTexas\nInstruments\nstandard\nwarranty.\nProduction\nprocessing\ndoes\nnot\nnecessarily\ninclude\ntesting\nof\nall\nparameters.\n\nwww.ti.com\nPACKAGE\nDISSIPATION\nRATINGS\n(1)\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\nThese\ndevices\nhave\nlimited\nbuilt-in\nESD\nprotection.\nThe\nleads\nshould\nbe\nshorted\ntogether\nor\nthe\ndevice\nplaced\nin\nconductive\nfoam\nduring\nstorage\nor\nhandling\nto\nprevent\nelectrostatic\ndamage\nto\nthe\nMOS\ngates.\nORDERING\nINFORMATION\nT\nj\nOUTPUT\nVOLTAGE\nPACKAGE\nPART\nNUMBER\n(1)\n–40\n°\nC\nto\n+125\n°\nC\nAdjustable\nto\n0.891\nV\nPlastic\nHTSSOP\n(PWP)\nTPS54550PWP\n(2)\n(1)\nFor\nthe\nmost\ncurrent\npackage\nand\nordering\ninformation,\nsee\nthe\nPackage\nOption\nAddendum\nat\nthe\nend\nof\nthis\ndocument,\nor\nsee\nthe\nTI\nwebsite\nat\nwww.ti.com\n.\n(2)\nThe\nPWP\npackage\nis\nalso\navailable\ntaped\nand\nreeled.\nAdd\nan\nR\nsuffix\nto\nthe\ndevice\ntype\n(i.e.,\nTPS54550PWPR).\nTHERMAL\nIMPEDANCE\nT\nA\n=\n+25\n°\nC\nT\nA\n=\n+70\n°\nC\nT\nA\n=\n+85\n°\nC\nPACKAGE\nJUNCTION-TO-AMBIENT\nPOWER\nRATING\nPOWER\nRATING\nPOWER\nRATING\n16-Pin\nPWP\nwith\nsolder\n(2)\n40.1\n°\nC/W\n2.49\n1.37\n1.00\n(1)\nSee\nFigure\n22\nfor\npower\ndissipation\ncurves.\n(2)\nTest\nBoard\nConditions\n1.\n3\ninch\nx\n3\ninch\n2.\nThickness:\n0.062\ninch\n3.\n2\nPCB\nlayers\n4.\n2\noz.\nCopper\n5.\nSee\nFigure\n26\n,\nFigure\n27\nand\nTPS54550\nevaluation\nmodule\nuser\'s\nguide\nfor\nlayout\nsuggestions.\n2\nSubmit\nDocumentation\nFeedback\n\nwww.ti.com\nABSOLUTE\nMAXIMUM\nRATINGS\n(1)\nELECTROSTATIC\nDISCHARGE\nRECOMMENDED\nOPERATING\nCONDITIONS\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\nOver\noperating\nfree-air\ntemperature\nrange\nunless\notherwise\nnoted\nUNIT\nVIN\n–0.3\nV\nto\n21.5\nV\nVSENSE\n–0.3\nV\nto\n8.0\nV\nUVLO\n–0.3\nV\nto\n8.0\nV\nV\nI\nInput\nvoltage\nrange\nSYNC\n–0.3\nV\nto\n4.0\nV\nSSENA\n–0.3\nV\nto\n4.0\nV\nBOOT\nVI(PH)\n+\n8.0\nV\nVBIAS\n–0.3\nto\n8.5\nV\nLSG\n–0.3\nto\n8.5\nV\nSYNC\n–0.3\nto\n4.0\nV\nV\nO\nOutput\nvoltage\nrange\nRT\n–0.3\nto\n4.0\nV\nPWRGD\n–0.3\nto\n6.0\nV\nCOMP\n–0.3\nto\n4.0\nV\nPH\n–1.5\nV\nto\n22\nV\nPH\nInternally\nlimited\n(A)\nI\nO\nSource\ncurrent\nLSG\n(Steady\nState\nCurrent)\n10\nmA\nCOMP,\nVBIAS\n3\nmA\nSYNC\n5\nmA\nLSG\n(Steady\nState\nCurrent)\n100\nmA\nI\nS\nSink\ncurrent\nPH\n(Steady\nState\nCurrent)\n500\nmA\nCOMP\n3\nmA\nSSENA,\nPWRGD\n10\nmA\nVoltage\ndifferential\nAGND\nto\nPGND\n0.3\nV\nT\nJ\nJunction\ntemperature\n+150\n°\nC\nT\nstg\nStorage\ntemperature\n–65\n°\nC\nto\n+150\n°\nC\nLead\ntemperature\n1,6\nmm\n(1/16\ninch)\nfrom\ncase\nfor\n10\nseconds\n+260\n°\nC\n(1)\nStresses\nbeyond\nthose\nlisted\nunder\nabsolute\nmaximum\nratings\nmay\ncause\npermanent\ndamage\nto\nthe\ndevice.\nThese\nare\nstress\nratings\nonly,\nand\nfunctional\noperation\nof\nthe\ndevice\nat\nthese\nor\nany\nother\nconditions\nbeyond\nthose\nindicated\nunder\nrecommended\noperating\nconditions\nis\nnot\nimplied.\nExposure\nto\nabsolute-maximum-rated\nconditions\nfor\nextended\nperiods\nmay\naffect\ndevice\nreliability.\nMIN\nTYP\nMAX\nUNIT\nHuman\nBody\nModel\nHBM\nJESD22-A114\n1.5\nkV\nCharged\nDevice\nModel\nCDM\nJESD22-C101\n1.5\nkV\nMIN\nNOM\nMAX\nUNIT\nV\nI\nInput\nvoltage\nrange\n4.5\n20\nV\nT\nJ\nOperating\njunction\ntemperature\n–40\n+125\n°\nC\n3\nSubmit\nDocumentation\nFeedback\n\nwww.ti.com\nELECTRICAL\nCHARACTERISTICS\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\nT\nJ\n=\n–40\n°\nC\nto\n+125\n°\nC,\nVIN\n=\n4.5\nV\nto\n20\nV\n(unless\notherwise\nnoted)\nPARAMETER\nTEST\nCONDITIONS \nMIN\nTYP\nMAX\nUNIT\nSUPPLY\nCURRENT\nOperating\ncurrent,\nPH\npin\nopen,\n10.3\nmA\nNo\nexternal\nlow-side\nMOSFET,\nRT\n=\nHi-Z\nI\nQ\nQuiescent\ncurrent\nShutdown,\nSSENA\n=\n0\nV\n1.1\nmA\nStart\nthreshold\nvoltage\n4.32\n4.49\nV\nVIN\nStop\nthreshold\nvoltage\n3.69\n3.97\nV\nHysteresis\n350\nmV\nUNDER\nVOLTAGE\nLOCK\nOUT\n(UVLO\nPIN)\nStart\nthreshold\nvoltage\n1.20\n1.24\nV\nUVLO\nStop\nthreshold\nvoltage\n1.02\n1.10\nV\nHysteresis\n100\nmV\nBIAS\nVOLTAGE\n(VBIAS\nPIN)\nI\nVBIAS\n=\n1\nmA,\nVIN\n≥\n12\nV\n7.5\n7.8\n8.0\nVBIAS\nOutput\nvoltage\nV\nI\nVBIAS\n=\n1\nmA,\nVIN\n=\n4.5\nV\n4.4\n4.47\n4.5\nREFERENCE\nSYSTEM\nACCURACY\nT\nJ\n=\n25\n°\nC\n0.888\n0.891\n0.894\nV\nReference\nvoltage\n0.882\n0.891\n0.899\nV\nOSCILLATOR\n(RT\nPIN)\nRT\ngrounded\n200\n250\n300\nInternally\nset\nPWM\nswitching\nfrequency\nkHz\nRT\nopen\n400\n500\n600\nExternally\nset\nPWM\nswitching\nfrequency\nRT\n=\n100\nk\nΩ\n(1%\nresistor\nto\nAGND)\n425\n500\n575\nkHz\nFALLING\nEDGE\nTRIGGERED\nBIDIRECTIONAL\nSYNC\nSYSTEM\n(SYNC\nPIN)\nSYNC\nout\nlow-to-high\nrise\ntime\n(10%/90%)\n(1)\n25\npF\nto\nground\n200\n500\nns\nSYNC\nout\nhigh-to-low\nfall\ntime\n(90%/10%)\n(1)\n25\npF\nto\nground\n5\n10\nns\nDelay\nfrom\nrising\nedge\nto\nrising\nedge\nof\nFalling\nedge\ndelay\ntime\n(1)\n180\n°\nPH\npins\nMinimum\ninput\npulsewidth\n(1)\nRT\n=\n100\nk\nΩ\n100\nns\nDelay\n(falling\nedge\nSYNC\nto\nrising\nedge\nPH)\n(1)\nRT\n=\n100\nk\nΩ\n360\nns\n50\nk\nΩ\nresistor\nto\nground,\nSYNC\nout\nhigh\nlevel\nvoltage\n2.5\nV\nNo\npull-up\nresistor\nSYNC\nout\nlow\nlevel\nvoltage\n0.6\nV\nSYNC\nin\nlow\nlevel\nthreshold\n0.8\nV\nSYNC\nin\nhigh\nlevel\nthreshold\n2.3\nV\nPercentage\nof\nprogrammed\nfrequency\n–10\n+10\n%\nSYNC\nin\nfrequency\nrange\n(1)\n225\n770\nkHz\nFEED-FORWARD\nMODULATOR\n(INTERNAL\nSIGNAL)\nModulator\ngain\nVIN\n=\n12\nV,\nT\nJ\n=\n+25\n°\nC\n8\nV/V\nModulator\ngain\nvariation\n–25\n+25\n%\nMinimum\ncontrollable\nON\ntime\n(1)\n180\nns\nMaximum\nduty\nfactor\n(1)\nVIN\n=\n4.5\nV\n80%\n86%\nERROR\nAMPLIFIER\n(VSENSE\nand\nCOMP\nPINS)\nError\namplifier\nopen-loop\nvoltage\ngain\n(1)\n60\n80\ndB\nError\namplifier\nunity\ngain\nbandwidth\n(1)\n1.0\n2.8\nMHz\nInput\nbias\ncurrent,\nVSENSE\npin\n500\nnA\nCOMP\nOutput\nvoltage\nslew\nrate\n(symmetric)\n(1)\n1.5\nV/\nμ\ns\n(1)\nSpecified\nby\ndesign,\nnot\nproduction\ntested.\n4\nSubmit\nDocumentation\nFeedback\n\nwww.ti.com\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\nELECTRICAL\nCHARACTERISTICS\n(continued)\nT\nJ\n=\n–40\n°\nC\nto\n+125\n°\nC,\nVIN\n=\n4.5\nV\nto\n20\nV\n(unless\notherwise\nnoted)\nPARAMETER\nTEST\nCONDITIONS \nMIN\nTYP\nMAX\nUNIT\nSlow\nStart/ENABLE\n(SSENA\nPIN)\nDisable\nlow\nlevel\ninput\nvoltage\n0.5\nV\nf\ns\n=\n250\nkHz,\nRT\n=\nground\n(1)\n4.6\nInternal\nslow-start\ntime\n(10%\nto\n90%)\nms\nf\ns\n=\n500\nkHz,\nRT\n=\nHi-Z\n(1)\n2.3\nPull-up\ncurrent\nsource\n1.8\n5\n10\nμ\nA\nPull-down\nMOSFET\nII(SSENA)\n=\n1\nmA\n0.1\nV\nPOWER\nGOOD(PWRGD\nPIN)\nPower\ngood\nthreshold\nRising\nvoltage\n97%\nf\ns\n=\n250\nkHz\n4\nRising\nedge\ndelay\n(1)\nms\nf\ns\n=\n500\nkHz\n2\nOutput\nsaturation\nvoltage\nI\nsink\n=\n1\nmA,\nVIN\n>\n4.5\nV\n0.05\nV\nPWRGD\nOutput\nsaturation\nvoltage\nI\nsink\n=\n100\nμ\nA,\nVIN\n=\n0\nV\n0.76\nV\nOpen\ndrain\nleakage\ncurrent\nVoltage\non\nPWRGD\n=\n6\nV\n3\nμ\nA\nCURRENT\nLIMIT\nCurrent\nlimit\nVIN\n=\n12\nV\n7.5\n8.5\n9.5\nA\nCurrent\nlimit\nHiccup\nTime\n(1)\nf\ns\n=\n500\nkHz\n4.5\nms\nTHERMAL\nSHUTDOWN\nThermal\nshutdown\ntrip\npoint\n165\n°\nC\nThermal\nshutdown\nhysteresis\n(1)\n7\n°\nC\nLOW\nSIDE\nMOSFET\nDRIVER\n(LSG\nPIN)\nVIN\n=\n4.5\nV,\nCapacitive\nload\n=\n1000\npF\n15\nTurn\non\nrise\ntime,\n(10%/90%)\n(1)\nns\nVIN\n=\n8\nV,\nCapacitive\nload\n=\n1000\npF\n12\nDead-time\n(1)\nVIN\n=\n12\nV\n60\nns\nVIN\n=\n4.5\nV\nsink/source\n7.5\nDriver\nON\nresistance\nΩ\nVIN\n=\n12\nV\nsink/source\n5\nOUTPUT\nPOWER\nMOSFETS\n(PH\nPIN)\nPhase\nnode\nvoltage\nwhen\ndisabled\nDC\nconditions\nand\nno\nload,\nSSENA\n=\n0\nV\n0.5\nV\nVIN\n=\n4.5\nV,\nIdc\n=\n100\nmA\n1.13\n1.42\nVoltage\ndrop,\nlow-side\nFET\nand\ndiode\nV\nVIN\n=\n12\nV,\nIdc\n=\n100\nmA\n1.08\n1.38\nVIN\n=\n4.5\nV,\nBOOT-PH\n=\n4.5\nV,\nI\nO\n=\n0.5\nA\n60\nr\nDS(ON)\nHigh\nside\npower\nMOSFET\nswitch\n(2)\nm\nΩ\nVIN\n=\n12\nV,\nBOOT-PH\n=\n8\nV,\nI\nO\n=\n0.5\nA\n40\n(1)\nSpecified\nby\ndesign,\nnot\nproduction\ntested.\n(2)\nResistance\nfrom\nVIN\nto\nPH\npins.\n5\nSubmit\nDocumentation\nFeedback\n\nwww.ti.com\nPIN\nASSIGNMENTS\n1\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9VIN\nVIN\nUVLO\nPWRGD\nR\nT\nSYNC\nSSENA\nCOMPBOOT\nPH\nPH\nLSG\nVBIAS\nPGND\nAGND\nVSENSEPWP PACKAGE\n(TOP VIEW)\nTHERMAL\nPAD\nNOTE:If there is not a Pin 1 indicator , turn device to enable\nreading the symbol from left to right. Pin 1 is at the lower\nleft corner of the device.(17)\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\nTerminal\nFunctions\nTERMINAL\nDESCRIPTION\nNO.\nNAME\n1,\n2\nVIN\nInput\nsupply\nvoltage,\n4.5\nV\nto\n20\nV.\nMust\nbypass\nwith\na\nlow\nESR\n10-\nμ\nF\nceramic\ncapacitor.\n3\nUVLO\nUndervoltage\nlockout\npin.\nConnecting\nan\nexternal\nresistive\nvoltage\ndivider\nfrom\nVIN\nto\nthe\npin\nwill\noverride\nthe\ninternal\ndefault\nVIN\nstart\nand\nstop\nthresholds.\n4\nPWRGD\nPower\ngood\noutput.\nOpen\ndrain\noutput.\nA\nlow\non\nthe\npin\nindicates\nthat\nthe\noutput\nis\nless\nthan\nthe\ndesired\noutput\nvoltage.\nThere\nis\nan\ninternal\nrising\nedge\nfilter\non\nthe\noutput\nof\nthe\nPWRGD\ncomparator.\n5\nRT\nFrequency\nsetting\npin.\nConnect\na\nresistor\nfrom\nRT\nto\nAGND\nto\nset\nthe\nswitching\nfrequency.\nConnecting\nthe\nRT\npin\nto\nground\nor\nfloating\nwill\nset\nthe\nfrequency\nto\nan\ninternally\npreselected\nfrequency.\n6\nSYNC\nBidirectional\nsynchronization\nI/O\npin.\nSYNC\npin\nis\nan\noutput\nwhen\nthe\nRT\npin\nis\nfloating\nor\nconnected\nlow.\nThe\noutput\nis\na\nfalling\nedge\nsignal\nout\nof\nphase\nwith\nthe\nrising\nedge\nof\nPH.\nSYNC\nmay\nbe\nused\nas\nan\ninput\nto\nsynchronize\nto\na\nsystem\nclock\nby\nconnecting\nto\na\nfalling\nedge\nsignal\nwhen\nan\nRT\nresistor\nis\nused.\nSee\n180\nDegrees\nOut\nof\nPhase\nSynchronization\nOperation\nin\nthe\nApplication\nInformation\n.\n7\nSSENA\nSlow\nStart/Enable.\nThe\nSSENA\npin\nis\na\ndual\nfunction\npin\nwhich\nprovides\na\nlogic\nenable/disable\nand\na\nslow\nstart\ntime\nset.\nBelow\n0.5\nV,\nthe\ndevice\nstops\nswitching.\nFloat\npin\nto\nenable.\nCapacitor\nto\nground\nadjusts\nthe\nslow\nstart\ntime.\nSee\nExtending\nSlow\nStart\nTime\nsection.\n8\nCOMP\nError\namplifier\noutput.\nConnect\nfrequency\ncompensation\nnetwork\nfrom\nCOMP\nto\nVSENSE\npins.\n9\nVSENSE\nInverting\nnode\nerror\namplifier.\n10\nAGND\nAnalog\nground—internally\nconnected\nto\nthe\nsensitive\nanalog\nground\ncircuitry.\nConnect\nto\nPGND\nand\nPowerPAD.\n11\nPGND\nPower\nGround—Noisy\ninternal\nground.\nReturn\ncurrents\nfrom\nthe\nLSG\ndriver\noutput\nreturn\nthrough\nthe\nPGND\npin.\nConnect\nto\nAGND\nand\nPowerPAD.\n12\nVBIAS\nInternal\n8.0\nV\nbias\nvoltage.\nA\n1.0\nμ\nF\nceramic\nbypass\ncapacitance\nis\nrequired\non\nthe\nVBIAS\npin.\n13\nLSG\nGate\ndrive\nfor\nlow-side\nMOSFET.\nConnect\ngate\nof\nn-channel\nMOSFET.\n14,\n15\nPH\nPhase\nnode—Connect\nto\nexternal\nL-C\nfilter.\n16\nBOOT\nBootstrap\nfor\nhigh-side\ngate\ndriver.\nConnect\n24\nΩ\nand\n0.1\nμ\nF\nceramic\ncapacitor\nfrom\nBOOT\nto\nPH\npins.\n17\nPowerPAD\nPGND\nand\nAGND\npins\nmust\nbe\nconnected\nto\nthe\nexposed\npad\nfor\nproper\noperation.\nSee\nFigure\n26\nfor\nan\nexample\nPCB\nlayout.\n6\nSubmit\nDocumentation\nFeedback\n\nwww.ti.com\nFUNCTIONAL\nBLOCK\nDIAGRAM\nVBIASPHBOOT\nVIN\nLSGVBIAS\nError\nAmplifier2x Oscillator\nPWM Ramp\n(Feed Forward)SYNC\nRT\nVSENSEPWM\nComparator\nReference\nSystem\nSS/ENAVBIAS2\nHiccup\nTimerThermal\nShutdown Current LimitHiccup\nHiccupUVLO\nUVLOUVLO\n1.2V\nBias + Drive\nRegulator\nPWRGD\nAGND PGNDRising\nEdge\nDelay\nVBIASCOMP\nTPS54550Adaptive Deadtime\n97% Ref\nPOWERPADVSENSE\nUVLOS\nRQ320 kΩ\n125 kΩ\n5 µAOC\nand\nContol LogicOC\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\n7\nSubmit\nDocumentation\nFeedback\n\nwww.ti.com\nDETAILED\nDESCRIPTION\nUndervoltage\nLockout\n(UVLO)\nSlow\nStart\nEnable\n(SSENA)\nand\nInternal\nSlow\nTSS_INTERNAL(ms)/C00431.15k\nƒs(kHz)(3)\n5 µA\nDisabled\nEnabledCSS\n320 kΩ\n125 kΩR1\nR2Input Voltage Supply\n1 kΩExtending\nSlow\nStart\nTime\nR1/C0043VIN(start) /C00321 k/C0087\n1.24 V/C00421k/C0087(1)\nVIN(stop) /C0043(R1/C00411 k/C0087)/C00321.02 V\n1 k/C0087(2)\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\nStart\nThe\nundervoltage\nlockout\n(UVLO)\nsystem\nhas\nan\ninternal\nvoltage\ndivider\nfrom\nVIN\nto\nAGND.\nThe\nOnce\nthe\nSSENA\npin\nvoltage\nexceeds\n0.5\nV,\nthe\ndefaults\nfor\nthe\nstart/stop\nvalues\nare\nlabeled\nVIN\nand\nTPS54550\nstarts\noperation.\nThe\nTPS54550\nhas\nan\ngiven\nin\nTable\n1\n.\nThe\ninternal\nUVLO\nthreshold\ncan\ninternal\ndigital\nslow\nstart\nthat\nramps\nthe\nreference\nbe\noverridden\nby\nplacing\nan\nexternal\nresistor\ndivider\nvoltage\nto\nits\nfinal\nvalue\nin\n1150\nswitching\ncycles.\nfrom\nVIN\nto\nground.\nThe\ninternal\ndivider\nvalues\nare\nThe\ninternal\nslow\nstart\ntime\n(10%\n-\n90%)\nis\napproximately\n320\nk\nΩ\nfor\nthe\nhigh-side\nresistor\nand\napproximated\nby\nthe\nfollowing\nexpression:\n125\nk\nΩ\nfor\nthe\nlow-side\nresistor.\nThe\ndivider\nratio\n(and\ntherefore\nthe\ndefault\nstart/stop\nvalues)\nis\nquite\naccurate,\nbut\nthe\nabsolute\nvalues\nof\nthe\ninternal\nresistors\nmay\nvary\nas\nmuch\nas\n15%.\nIf\nhigh\naccuracy\nOnce\nthe\nTPS54550\ndevice\nis\nin\nnormal\nregulation,\nis\nrequired\nfor\nan\nexternally\nadjusted\nUVLO\nthe\nSSENA\npin\nis\nhigh.\nIf\nthe\nSSENA\npin\nis\npulled\nthreshold,\nselect\nlower\nvalue\nexternal\nresistors\nto\nset\nbelow\nthe\nstop\nthreshold\nof\n0.5\nV,\nswitching\nstops\nthe\nUVLO\nthreshold.\nUsing\na\n1-k\nΩ\nresistor\nfor\nthe\nand\nthe\ninternal\nslow\nstart\nresets.\nIf\nan\napplication\nlow-side\nresistor\nR2\n(see\nFigure\n1\n)\nis\nrecommended.\nrequires\nthe\nTPS54550\nto\nbe\ndisabled,\nuse\nopen\nUnder\nno\ncircumstances\nshould\nthe\nUVLO\npin\nbe\ndrain\nor\nopen\ncollector\noutput\nlogic\nto\ninterface\nto\nthe\nconnected\ndirectly\nto\nVIN.\nSSENA\npin\n(see\nFigure\n2\n).\nThe\nSSENA\npin\nhas\nan\ninternal\npull-up\ncurrent\nsource.\nDo\nnot\nuse\nexternal\nTable\n1.\nStart/Stop\nVoltage\nThreshold\npull-up\nresistors.\nSTART\nVOLTAGE\nSTOP\nVOLTAGE\nTHRESHOLD\nTHRESHOLD\nVIN\n(Default)\n4.49\n3.69\nUVLO\n1.24\n1.02\nFigure\n2.\nInterfacing\nto\nthe\nSSENA\nPin\nFigure\n1.\nCircuit\nUsing\nExternal\nUVLO\nFunction\nThe\nequations\nfor\nselecting\nthe\nUVLO\nresistors\nare:\nIn\napplications\nthat\nuse\nlarge\nvalues\nof\noutput\ncapacitance,\nthere\nmay\nbe\na\nneed\nto\nextend\nthe\nslow\nstart\ntime\nto\nprevent\nthe\nstartup\ncurrent\nfrom\ntripping\nthe\ncurrent\nlimit.\nThe\ncurrent\nlimit\ncircuit\nis\ndesigned\nto\ndisable\nthe\nhigh-side\nMOSFET\nand\nreset\nthe\ninternal\nvoltage\nreference\nfor\na\nshort\namount\nof\ntime\nFor\napplications\nwhich\nrequire\nan\nundervoltage\nlock\nwhen\nthe\nhigh-side\nMOSFET\ncurrent\nexceeds\nthe\nout\n(UVLO)\nthreshold\ngreater\nthan\n4.49\nV,\nexternal\ncurrent\nlimit\nthreshold.\nIf\nthe\noutput\ncapacitance\nand\nresistors\nmay\nbe\nimplemented\n(see\nFigure\n1\n)\nto\nload\ncurrent\ncause\nthe\nstartup\ncurrent\nto\nexceed\nthe\nadjust\nthe\nstart\nvoltage\nthreshold.\nFor\nexample,\nan\ncurrent\nlimit\nthreshold,\nthe\npower\nsupply\noutput\nwill\napplication\nneeding\nan\nUVLO\nstart\nvoltage\nof\nnot\nreach\nthe\ndesired\noutput\nvoltage.\nTo\nextend\nthe\napproximately\n7.8\nV\nusing\nEquation\n1\n,\nR1\nis\nslow\nstart\ntime\nand\nto\nreduce\nthe\nstartup\ncurrent,\nan\ncalculated\nto\nthe\nnearest\nstandard\nresistor\nvalue\nof\nexternal\ncapacitor\ncan\nbe\nadded\nto\nthe\nSSENA\npin.\n5.36\nk\nΩ\n.\nUsing\nEquation\n2\n,\nthe\ninput\nvoltage\nstop\nThe\nslow\nstart\ncapacitance\nis\ncalculated\nusing\nthe\nthreshold\nis\ncalculated\nas\n6.48\nV.\nfollowing\nequation:\nC\nSS\n(\nμ\nF)\n=\n5.55x10\n–3\nT\nss\n(ms)\n8\nSubmit\nDocumentation\nFeedback\n\nwww.ti.com\nSwitching\nFrequency\n(RT)\nRT(k/C0087)/C004346000\nƒs(kHz)±35.9(4)\n180\n°\nOut\nof\nPhase\nSynchronization\n(SYNC)\nVI(SYNC)\nVO(PH)\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\nThe\nRT\npin\ncontrols\nthe\nSYNC\npin\nfunctions.\nIf\nthe\nRT\npin\nis\nfloating\nor\ngrounded,\nSYNC\nis\nan\noutput.\nIf\nThe\nTPS54550\nhas\nan\ninternal\noscillator\nthat\nthe\nswitching\nfrequency\nhas\nbeen\nprogrammed\nusing\noperates\nat\ntwice\nthe\nPWM\nswitching\nfrequency.\nThe\na\nresistor\nfrom\nRT\nto\nAGND,\nthen\nSYNC\nfunctions\nas\ninternal\noscillator\nfrequency\nis\ncontrolled\nby\nthe\nRT\nan\ninput.\npin.\nGrounding\nthe\nRT\npin\nsets\nthe\nPWM\nswitching\nfrequency\nto\na\ndefault\nfrequency\nof\n250\nkHz.\nFloating\nThe\ninternal\nvoltage\nramp\ncharging\ncurrent\nincreases\nthe\nRT\npin\nsets\nthe\nPWM\nswitching\nfrequency\nto\nlinearly\nwith\nthe\nset\nfrequency\nand\nkeeps\nthe\nfeed\n500kHz.\nforward\nmodulator\nconstant\n(Km\n=\n8)\nregardless\nof\nthe\nfrequency\nset\npoint.\nConnecting\na\nresistor\nfrom\nRT\nto\nAGND\nsets\nthe\nfrequency\naccording\nto\nEquation\n4\n(see\nFigure\n13\n).\nTable\n2.\nSwitching\nFrequency,\nSYNC\nand\nRT\nPins\nSWITCHING\nFREQUENCY\nSYNC\nPIN\nRT\nPIN\n250\nkHz,\ninternally\nset\nGenerates\nSYNC\noutput\nsignal\nAGND\n500\nkHz,\ninternally\nset\nGenerates\nSYNC\noutput\nsignal\nFloat\nExternally\nset\nto\n250\nkHz\nto\n700\nkHz\nTerminate\nto\nquiet\nground\nwith\n10-k\nΩ\nR\n=\n215\nk\nΩ\nto\n69\nk\nΩ\nresistor.\nExternally\nsynchronized\nfrequency\nSynchronization\nSignal\nUse\n110\nk\nΩ\nwhen\nRT\nfloats\nand\n237\nk\nΩ\nwhen\nRT\nis\ngrounded\nand\nusing\nthe\nsync\nout\nsignal\nof\nanother\nTPS54550.\nSet\nRT\nresistor\nequal\nto\n90%\nto\n110%\nof\nexternal\nsynchronization\nfrequency.\nWhen\noperating\nthe\ntwo\nTPS54550\ndevices\n180\n°\nout\nof\nphase,\nthe\ntotal\nRMS\ninput\ncurrent\nis\nreduced,\ndecreasing\nthe\namount\nof\ninput\ncapacitance\nneeded\nThe\nSYNC\npin\nis\nconfigurable\nas\nan\ninput\nor\nas\nan\nand\nincreasing\nefficiency.\noutput,\nper\nthe\ndescription\nin\nthe\nprevious\nsection.\nWhen\noperating\nas\nan\ninput,\nthe\nSYNC\npin\nis\na\nWhen\nsynchronizing\na\nTPS54550\nto\nan\nexternal\nfalling-edge\ntriggered\nsignal\n(see\nFigure\n3\nand\nsignal,\nthe\ntiming\nresistor\non\nthe\nRT\npin\nmust\nbe\nset\nFigure\n4\n).\nWhen\noperating\nas\nan\noutput,\nthe\nsignal\'s\nso\nthat\nthe\noscillator\nis\nprogrammed\nto\nrun\nat\n90%\nto\nfalling\nedge\nis\napproximately\n180\n°\nout\nof\nphase\nwith\n110%\nof\nthe\nsynchronization\nfrequency.\nthe\nrising\nedge\nof\nthe\nPH\npins.\nThus,\ntwo\nTPS54550\ndevices\noperating\nin\na\nsystem\ncan\nshare\nan\ninput\nNOTE:\nDo\nnot\nuse\nsynchronization\ninput\nfor\ndesigns\ncapacitor\nand\ndraw\nripple\ncurrent\nat\ntwice\nthe\nwith\noutput\nvoltages\n>\n10\nV.\nfrequency\nof\na\nsingle\nunit.\nFigure\n3.\nSYNC\nInput\nWaveform\n9\nSubmit\nDocumentation\nFeedback\n\nwww.ti.com\nInternal Oscillator\nVO(PH)\nVO(SYNC)\nPower\nGood\n(PWRGD)\nBootstrap\nVoltage\n(BOOT)\nError\nAmplifier\nVoltage\nReference\nTdelay/C00431000\nƒs(kHz)ms(5)\nBias\nVoltage\n(VBIAS)\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\nFigure\n4.\nSYNC\nOutput\nWaveform\nUp\nto\n1\nmA\nof\ncurrent\ncan\nbe\ndrawn\nfor\nuse\nin\nan\nexternal\napplication\ncircuit.\nThe\nVBIAS\npin\nmust\nhave\na\nbypass\ncapacitor\nvalue\nof\n1.0\nμ\nF.\nX7R\nor\nX5R\nThe\nVSENSE\npin\nis\ncompared\nto\nan\ninternal\ngrade\ndielectric\nceramic\ncapacitors\nare\nreference\nsignal.\nIf\nthe\nVSENSE\nis\ngreater\nthan\n97%\nrecommended\nbecause\nof\nthe\nstable\ncharacteristics\nand\nno\nother\nfaults\nare\npresent,\nthe\nPWRGD\npin\nover\ntemperature.\npresents\na\nhigh\nimpedance.\nA\nlow\non\nthe\nPWRGD\npin\nindicates\na\nfault.\nThe\nPWRGD\npin\nhas\nbeen\ndesigned\nto\nprovide\na\nweak\npull-down\nand\nindicates\na\nfault\neven\nwhen\nthe\ndevice\nis\nunpowered.\nIf\nthe\nThe\nBOOT\ncapacitor\nobtains\nits\ncharge\ncycle\nby\nTPS54550\nhas\npower\nand\nhas\nany\nfault\nflag\nset,\nthe\ncycle\nfrom\nthe\nVBIAS\ncapacitor.\nA\ncapacitor\nand\nTPS54550\nindicates\nthe\npower\nis\nnot\ngood\nby\ndriving\nsmall\nvalue\nresistor\nfrom\nthe\nBOOT\npin\nto\nthe\nPH\nthe\nPWRGD\npin\nlow.\nThe\nfollowing\nevents,\nalone\nor\npins\nare\nrequired\nfor\noperation.\nThe\nbootstrap\nin\ncombination,\nindicate\npower\nis\nnot\ngood:\nconnection\nfor\nthe\nhigh-side\ndriver\nmust\nhave\na\nbypass\ncapacitor\nof\n0.1\nμ\nF\nand\n24-\nΩ\nresistor\n.\n•\nVSENSE\npin\nout\nof\nbounds\n•\nOvercurrent\n•\nThermal\nshutdown\nThe\nVSENSE\npin\nis\nthe\nerror\namplifier\ninverting\ninput.\n•\nUVLO\nundervoltage\nThe\nerror\namplifier\nis\na\ntrue\nvoltage\namplifier\nwith\n1.5\n•\nInput\nvoltage\nnot\npresent\n(weak\npull-down)\nmA\nof\ndrive\ncapability\nwith\na\nminimum\nof\n60\ndB\nof\n•\nSlow-starting\nopen-loop\nvoltage\ngain\nand\na\nunity\ngain\nbandwidth\nof\n•\nVBIAS\nvoltage\nis\nlow\n2\nMHz.\nOnce\nthe\nPWRGD\npin\npresents\na\nhigh\nimpedance\n(i.e.,\npower\nis\ngood),\na\nVSENSE\npin\nout\nof\nbounds\ncondition\nforces\nPWRGD\npin\nlow\n(i.e.,\npower\nis\nbad)\nThe\nvoltage\nreference\nsystem\nproduces\na\nprecision\nafter\na\ntime\ndelay.\nThis\ntime\ndelay\nis\na\nfunction\nof\nthe\nreference\nsignal\nby\nscaling\nthe\noutput\nof\na\nswitching\nfrequency\nand\nis\ncalculated\nusing\ntemperature\nstable\nbandgap\ncircuit.\nDuring\nEquation\n5\n:\nproduction\ntesting,\nthe\nbandgap\nand\nscaling\ncircuits\nare\ntrimmed\nto\nproduce\n0.891\nV\nat\nthe\noutput\nof\nthe\nerror\namplifier,\nwith\nthe\namplifier\nconnected\nas\na\nvoltage\nfollower.\nThe\ntrim\nprocedure\nimproves\nthe\nregulation,\nsince\nit\ncancels\noffset\nerrors\nin\nthe\nscaling\nand\nerror\namplifier\ncircuits.\nThe\nVBIAS\nregulator\nprovides\na\nstable\nsupply\nfor\nthe\ninternal\nanalog\ncircuits\nand\nthe\nlow-side\ngate\ndriver.\n10\nSubmit\nDocumentation\nFeedback\n\nwww.ti.com\nPWM\nControl\nand\nFeed\nForward\nDead-time\nControl\nLow\nSide\nGate\nDriver\n(LSG)\nThermal\nShutdown\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\nThe\nminimum\non\ntime\nis\ndesigned\nto\nbe\n180\nns.\nDuring\nthe\ninternal\nslow-start\ninterval,\nthe\ninternal\nSignals\nfrom\nthe\nerror\namplifier\noutput,\noscillator,\nand\nreference\nramps\nfrom\n0\nV\nto\n0.891\nV.\nDuring\nthe\ncurrent\nlimit\ncircuit\nare\nprocessed\nby\nthe\nPWM\ninitial\nslow-start\ninterval,\nthe\ninternal\nreference\ncontrol\nlogic.\nReferring\nto\nthe\ninternal\nblock\ndiagram\n,\nvoltage\nis\nvery\nsmall,\nresulting\nin\na\ncouple\nof\nskipped\nthe\ncontrol\nlogic\nincludes\nthe\nPWM\ncomparator,\npulses\nbecause\nthe\nminimum\non\ntime\ncauses\nthe\nPWM\nlatch,\nand\nthe\nadaptive\ndead-time\ncontrol\nlogic.\nactual\noutput\nvoltage\nto\nbe\nslightly\ngreater\nthan\nthe\nDuring\nsteady-state\noperation\nbelow\nthe\ncurrent\nlimit\npreset\noutput\nvoltage\nuntil\nthe\ninternal\nreference\nthreshold,\nthe\nPWM\ncomparator\noutput\nand\noscillator\nramps\nup.\npulse\ntrain\nalternately\nreset\nand\nset\nthe\nPWM\nlatch.\nOnce\nthe\nPWM\nlatch\nis\nreset,\nthe\nlow-side\ndriver\nand\nintegrated\npull-down\nMOSFET\nremain\non\nfor\na\nAdaptive\ndead-time\ncontrol\nprevents\nshoot-through\nminimum\nduration\nset\nby\nthe\noscillator\npulse\nwidth.\ncurrent\nfrom\nflowing\nin\nthe\nintegrated\nhigh-side\nDuring\nthis\nperiod,\nthe\nPWM\nramp\ndischarges\nrapidly\nMOSFET\nand\nthe\nexternal\nlow-side\nMOSFET\nduring\nto\nthe\nvalley\nvoltage.\nWhen\nthe\nramp\nbegins\nto\nthe\nswitching\ntransitions\nby\nactively\ncontrolling\nthe\ncharge\nback\nup,\nthe\nlow-side\ndriver\nturns\noff\nand\nthe\nturn\non\ntimes\nof\nthe\ndrivers.\nThe\nhigh-side\ndriver\nhigh-side\nFET\nturns\non.\nThe\npeak\nPWM\nramp\ndoes\nnot\nturn\non\nuntil\nthe\nvoltage\nat\nthe\ngate\nof\nthe\nvoltage\nvaries\ninversely\nwith\ninput\nvoltage\nto\nmaintain\nlow-side\nMOSFET\nis\nbelow\n1\nV.\nThe\nlow-side\ndriver\na\nconstant\nmodulator\nand\npower\nstage\ngain\nof\n8\nV/V.\ndoes\nnot\nturn\non\nuntil\nthe\nvoltage\nat\nthe\ngate\nof\nthe\nAs\nthe\nPWM\nramp\nvoltage\nexceeds\nthe\nerror\nhigh-side\nMOSFET\nis\nbelow\n1\nV.\namplifier\noutput\nvoltage,\nthe\nPWM\ncomparator\nresets\nthe\nlatch,\nthus\nturning\noff\nthe\nhigh-side\nFET\nand\nturning\non\nthe\nlow-side\nFET.\nThe\nlow-side\ndriver\nLSG\nis\nthe\noutput\nof\nthe\nlow-side\ngate\ndriver.\nThe\nremains\non\nuntil\nthe\nnext\noscillator\npulse\ndischarges\n100-mA\nMOSFET\ndriver\nis\ncapable\nof\nproviding\ngate\nthe\nPWM\nramp.\ndrive\nfor\nmost\npopular\nMOSFETs\nsuitable\nfor\nthis\nDuring\ntransient\nconditions,\nthe\nerror\namplifier\noutput\napplication.\nUse\nthe\nSWIFT\nDesigner\nSoftware\nTool\ncan\nbe\nbelow\nthe\nPWM\nramp\nvalley\nvoltage\nor\nabove\nto\nfind\nthe\nmost\nappropriate\nMOSFET\nfor\nthe\nthe\nPWM\npeak\nvoltage.\nIf\nthe\nerror\namplifier\nis\nhigh,\napplication.\nConnect\nthe\nLSG\npin\ndirectly\nto\nthe\ngate\nthe\nPWM\nlatch\nis\nnever\nreset\nand\nthe\nhigh-side\nFET\nof\nthe\nlow-side\nMOSFET.\nDo\nnot\nuse\na\ngate\nresistor\nremains\non\nuntil\nthe\noscillator\npulse\nsignals\nthe\nas\nthe\nresulting\nturn-on\ntime\nmay\nbe\ntoo\nslow.\ncontrol\nlogic\nto\nturn\nthe\nhigh-side\nFET\noff\nand\nthe\ninternal\nlow-side\nFET\nand\ndriver\non.\nThe\ndevice\noperates\nat\nits\nmaximum\nduty\ncycle\nuntil\nthe\noutput\nThe\ndevice\nuses\nthe\nthermal\nshutdown\nto\nturn\noff\nthe\nvoltage\nrises\nto\nthe\nregulation\nset\npoint,\nsetting\nMOSFET\ndrivers\nand\ncontroller\nif\nthe\njunction\nVSENSE\nto\napproximately\nthe\nsame\nvoltage\nas\nthe\ntemperature\nexceeds\n+165\n°\nC.\nThe\ndevice\nis\ninternal\nvoltage\nreference.\nIf\nthe\nerror\namplifier\noutput\nrestarted\nautomatically\nwhen\nthe\njunction\nis\nlow,\nthe\nPWM\nlatch\nis\ncontinually\nreset\nand\nthe\ntemperature\ndecreases\nto\n7\n°\nC\nbelow\nthe\nthermal\nhigh-side\nFET\ndoes\nnot\nturn\non.\nThe\ninternal\nlow-side\nshutdown\ntrip\npoint\nand\nstarts\nup\nunder\ncontrol\nof\nthe\nFET\nand\nlow-side\ndriver\nremain\non\nuntil\nthe\nVSENSE\nslow-start\ncircuit.\nvoltage\ndecreases\nto\na\nrange\nthat\nallows\nthe\nPWM\ncomparator\nto\nchange\nstates.\nThe\nTPS54550\nis\ncapable\nof\nsinking\ncurrent\nthrough\nthe\nexternal\nlow-side\nFET\nuntil\nthe\noutput\nvoltage\nreaches\nthe\nregulation\nset\npoint.\n11\nSubmit\nDocumentation\nFeedback\n\nwww.ti.com\nOvercurrent\nProtection\nOutput\nVoltage\nLimitations\nTHICCUP(ms)/C00432250\nƒs(kHz)(6)\nSetting\nthe\nOutput\nVoltage\nR2/C0043R1/C00320.891\nVO/C00420 .891(7)\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\nOUTPUT\nVOLTAGE\n(V)\nR2\nVALUE\n(k\nΩ\n)\n1.2\n28.7\nOvercurrent\nprotection\nis\nimplemented\nby\nsensing\n1.5\n14.7\nthe\ndrain-to-source\nvoltage\nacross\nthe\nhigh-side\n1.8\n9.76\nMOSFET\nand\ncompared\nto\na\nvoltage\nlevel\nwhich\nrepresents\nthe\novercurrent\nthreshold\nlimit.\nIf\nthe\n2.5\n5.49\ndrain-to-source\nvoltage\nexceeds\nthe\novercurrent\n3.3\n3.74\nthreshold\nlimit\nfor\nmore\nthan\n100\nns,\nthe\nhigh-side\nMOSFET\nis\ndisable,\nthe\nSSENA\npin\nis\npulled\nlow,\nand\nthe\ninternal\ndigital\nslow-start\nis\nreset\nto\n0\nV.\nSSENA\nis\nheld\nlow\nfor\napproximately\nthe\ntime\nthat\nis\nDue\nto\nthe\ninternal\ndesign\nof\nthe\nTPS54550\nthere\nare\ncalculated\nby\nEquation\n6\n:\nboth\nupper\nand\nlower\noutput\nvoltage\nlimits\nfor\nany\ngiven\ninput\nvoltage.\nAdditionally,\nthe\nlower\nboundary\nof\nthe\noutput\nvoltage\nset\npoint\nrange\nalso\ndepends\non\noperating\nfrequency.\nThe\nupper\nlimit\nof\nthe\noutput\nvoltage\nset\npoint\nis\nconstrained\nby\nthe\nmaximum\nduty\nOnce\nthe\nhiccup\ntime\nis\ncomplete,\nthe\nSSENA\npin\nis\ncycle\nof\nthe\ndevice\nand\nis\nshown\nin\nFigure\n12\n.\nThe\nreleased\nand\nthe\nconverter\ninitiates\nthe\ninternal\nlower\nlimit\nis\nconstrained\nby\nthe\nminimum\nslow-start.\ncontrollable\non\ntime,\nwhich\nmay\nbe\nas\nhigh\nas\n220\nns.\nThe\napproximate\nminimum\noutput\nvoltage\nfor\na\ngiven\ninput\nvoltage\nand\nrange\nof\noperating\nThe\noutput\nvoltage\nof\nthe\nTPS54550\ncan\nbe\nset\nby\nfrequencies\nis\nshown\nin\nFigure\n8\n,\nwhile\nthe\nmaximum\nfeeding\nback\na\nportion\nof\nthe\noutput\nto\nthe\nVSENSE\noperating\nfrequency\nversus\ninput\nvoltage\nfor\nsome\npin\nusing\na\nresistor\ndivider\nnetwork.\nIn\nthe\napplication\ncommon\noutput\nvoltages\nis\nshown\nin\nFigure\n10\n.\ncircuit\nof\nFigure\n29\n,\nthis\ndivider\nnetwork\nis\ncomprised\nThe\ncurves\nshown\nin\nthese\ntwo\nfigures\nare\nvalid\nfor\nof\nresistors\nR1\nand\nR2.\nTo\ncalculate\nthe\nresistor\noutput\ncurrents\ngreater\nthan\n0.5\nA.\nAs\noutput\nvalues\nto\ngenerate\nthe\nrequired\noutput\nvoltage\nuse\ncurrents\ndecrease\ntowards\nno\nload\n(0\nA),\nthe\nthe\nfollowing\nequation:\nminimum\noutput\nvoltage\ndecreases.\nFor\napplications\nwhere\nthe\nload\ncurrent\nis\nless\nthan\n100\nmA,\nthe\ncurves\nshown\nin\nFigure\n9\nand\nFigure\n11\nare\napplicable.\nAll\nof\nthe\ndata\nplotted\nin\nthese\ncurves\nare\nStart\nwith\na\nfixed\nvalue\nof\nR1\nand\ncalculate\nthe\napproximate\nand\ntake\ninto\naccount\na\npossible\n20%\nrequired\nR2\nvalue.\nAssuming\na\nfixed\nvalue\nof\n10\nk\nΩ\ndeviation\nin\nactual\noperating\nfrequency\nrelative\nto\nthe\nfor\nR1,\nthe\nfollowing\ntable\ngives\nthe\nappropriate\nR2\nintended\nset\npoint.\nvalue\nfor\nseveral\ncommon\noutput\nvoltages:\n12\nSubmit\nDocumentation\nFeedback\n\nwww.ti.com\nTYPICAL\nCHARACTERISTICS\n0102030405060708090\n-50 -25 0 25 50 75 100 125 150\nT -□Junction□Temperature□-□°CJOn□Resistance□-□m/c87V =□12□VINV =□4.5□VIN\n0.8912\n0.8910\n0.8908\n0.8906\n0.8904\n0.8902\n0.8900\n0.8898\n−50 −25 0 25 50 75 100 125 150Vref − Internal V oltage Reference − V\nTJ − Junction T emperature − /C0053CVIN = 12 V\n7.507.7588.258.50\n0 5 10 15 20 25\nV -□Input□Voltage□-□VICurrent□Limit□- AT =□25°CJ\n00.511.522.533.544.555.5\n5 6 7 8 9 1011 12 1314151617 181920700 kHz\n600 kHz\n500 kHz\n400 kHz\n300 kHz200 kHzIO > 0.5 AMinimum Output V oltage − V\nVI − Input V oltage − V\n0100200300400500600700800\n5 6 7 8 9 1011 12 131415 161718 1920IO > 0.5 AMaximum Switching Frequency − kHz\nVI − Input V oltage − VVO = 3.3 VVO = 2.5 V\nVO = 1.8 V\nVO = 1.5 V\nVO = 0.9 VVO = 1.2 V\n00.511.522.533.544.555.5\n5 6 7 8 9 10 11 121314 15161718 1920700 kHz\n600 kHz\n500 kHz\n400 kHz\n300 kHz\n200 kHzIO = 0 AMinimum Output V oltage − V\nVI − Input V oltage − V\n0100200300400500600700800\n5 6 7 8 9 1011 1213 1415161718 1920IO < 0.1 AMaximum Switching Frequency − kHz\nVI − Input V oltage − VVO = 3.3 VVO = 2.5 V\nVO = 0.9 VVO = 1.8 V\nVO = 1.5 VVO = 1.2 V\n5075100125150175200225\n200 300 400 500 600 700RT Resistance − k /C0087\nSwitching Frequency − kHz\n02468101214\n0 5 10 15 20 25− Output V oltage − V VO\nVI− Input V oltage − V\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\nON\nRESISTANCE\nCURRENT\nLIMIT\nINTERNAL\nVOLTAGE\nREFERENCE\nvs\nvs\nvs\nJUNCTION\nTEMPERATURE\nINPUT\nVOLTAGE\nJUNCTION\nTEMPERATURE\nFigure\n5.\nFigure\n6.\nFigure\n7.\nMAXIMUM\nSWITCHING\nMINIMUM\nOUTPUT\nVOLTAGE\nMINIMUM\nOUTPUT\nVOLTAGE\nFREQUENCY\nvs\nvs\nvs\nINPUT\nVOLTAGE\nINPUT\nVOLTAGE\nINPUT\nVOLTAGE\nFigure\n8.\nFigure\n9.\nFigure\n10.\nMAXIMUM\nSWITCHING\nFREQUENCY\nMAXIMUM\nOUTPUT\nVOLTAGE\nRT\nRESISTANCE\nvs\nvs\nvs\nINPUT\nVOLTAGE\nINPUT\nVOLTAGE\nSWITCHING\nFREQUENCY\nFigure\n11.\nFigure\n12.\nFigure\n13.\n13\nSubmit\nDocumentation\nFeedback\n\nwww.ti.com\n3.53.73.94.14.34.5\n−50 −25 0 25 50 75 100 125 150VI − Input V oltage − V\nTA − Free-Air T emperature − /C0053CTJ = 25°C\nStart\nStop\n0.91.01.11.21.3\n0 5 10 15 20 25Disabled Supply Current − mA\nVI − Input V oltage − VTJ = 25°C\n0246810\n0 5 10 15 20 25\nV -□Input□Voltage□-□VII-□Supply□Current□-□mACCSwitching\nNon□Switching\n00.511.522.533.544.5\n250 350 450 550 650 750\nSwitching Frequency − kHzPower Good Delay − ms\n4.04.55.05.56.06.57.07.58.0\n0 5 10 15 20 25VBIAS − Bias V oltage − V\nVI − Input V oltage − VTJ = 25°C\n96.096.597.097.598.0\n−50 −25 0 25 50 75 100 125 150PWRGD − Power Good Threshold − %\nTJ − Junction T emperature − /C0053C\n00.050.100.150.200.250.300.350.400.450.50\n0 10 20 30 40 50 60 70 80\nt − Time − msSlow□Start□Capacitance −F/c109\nSwitching Frequency − kHz11.522.533.544.55\n250 350 450 550 650 750Slow Start Time − ms\n11.251.501.752\n100 150 200 250 300PH Voltage − V\nICC− Supply Current − mAVI = 4.5 V\nVI = 12 V\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\nTYPICAL\nCHARACTERISTICS\n(continued)\nVIN\n(UVLO)\nSTART\nAND\nSTOP\nENABLED\nSUPPLY\nCURRENT\nDISABLED\nSUPPLY\nCURRENT\nvs\nvs\nvs\nFREE-AIR\nTEMPERATURE\nINPUT\nVOLTAGE\nINPUT\nVOLTAGE\nFigure\n14.\nFigure\n15.\nFigure\n16.\nBIAS\nVOLTAGE\nPOWER\nGOOD\nTHRESHOLD\nPOWER\nGOOD\nDELAY\nvs\nvs\nvs\nINPUT\nVOLTAGE\nJUNCTION\nTEMPERATURE\nSWITCHING\nFREQUENCY\nFigure\n17.\nFigure\n18.\nFigure\n19.\nPH\nVOLTAGE\nSLOW\nSTART\nCAPACITANCE\nINTERNAL\nSLOW\nSTART\nTIME\nvs\nvs\nvs\nPH\nSINK\nCURRENT\nTIME\nSWITCHING\nFREQUENCY\nFigure\n20.\nFigure\n21.\nFigure\n22.\n14\nSubmit\nDocumentation\nFeedback\n\nwww.ti.com\n0255075100125\n0 1 2 3 4 5 6 7\nI -□Output□Current□- AOT -□Free-Air□Temperature□-□°CA V =□12□V,\nV =□3.3□VI\nO\n2345678910\n250 350 450 550 650 750Hiccup Time − ms\nSwitching Frequency − kHz\n00.511.522.53\n/c113JA=□40.1 C/W °\n25 50 75 100 125\nT -□Free-Air□Temperature□-□°CAP -□Power□Dissipation□-□WD\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\nTYPICAL\nCHARACTERISTICS\n(continued)\nHICCUP\nTIME\nFREE-AIR\nTEMPERATURE\nPOWER\nDISSIPATION\nvs\nvs\nvs\nSWITCHING\nFREQUENCY\nMAXIMUM\nOUTPUT\nCURRENT\nFREE-AIR\nTEMPERATURE\nFigure\n23.\nFigure\n24.\nFigure\n25.\n15\nSubmit\nDocumentation\nFeedback\n\nwww.ti.com\nAPPLICATION\nINFORMATION\nAGNDBOOT\nVSENSE COMPPWRGDPHPH\n3.3□OR□5□V\nVBIAS R\nT\nSYNC\nSS/ENALSGUVLOVINVIN\nPGNDVOUT\nPHVinTOPSIDE□GROUND AREA\nVIAANALOG□GROUND TRACEEXPOSED\nPOWERPAD\nAREAOUTPUT INDUCTOROUTPUT\nFILTER\nCAPACITORBOOT\nCAPACITOR\nAND\nRESISTORINPUT\nBYPASS\nCAPACITORINPUT\nBULK\nFILTERFREQUENCY SET RESISTORSLOW□START\nCAPACITORBIAS\nCAPACITORLOW\nSIDE\nFETTERMINATION□RES.□(10□K)UNDER□VOLTAGE\nLOCK□OUT\nRESISTOR□DIVIDER\nPOWER□GOOD□PULLUP\nCOMPENSATION□NETWORK\nBACKSIDE□or□INTERNAL\nLA\nYER TRACEPCB\nLAYOUT\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\nFigure\n26.\nTPS54550\nPCB\nLayout\nconductor\nminimized\nto\nprevent\nexcessive\ncapacitive\ncoupling.\nThe\nrecommended\nconductor\nwidth\nfrom\npins\n14\nand\n15\nis\n0.050\ninch\nto\n0.075\ninch\nof\n1-ounce\nThe\nVIN\npins\nshould\nbe\nconnected\ntogether\non\nthe\nto\n2-ounce\ncopper.\nThe\nlength\nof\nthe\ncopper\nland\nprinted\ncircuit\nboard\n(PCB)\nand\nbypassed\nwith\na\nlow\npattern\nshould\nbe\nno\nmore\nthan\n0.2\ninch.\nESR\nceramic\nbypass\ncapacitor.\nCare\nshould\nbe\nFor\noperation\nat\nfull\nrated\nload,\nthe\nanalog\nground\ntaken\nto\nminimize\nthe\nloop\narea\nformed\nby\nthe\nplane\nmust\nprovide\nadequate\nheat\ndissipating\narea.\nbypass\ncapacitor\nconnections,\nthe\nVIN\npins,\nand\nA\n3-inch\nby\n3-inch\nplane\nof\ncopper\nis\nrecommended,\nsource\nof\nthe\nlow-side\nMOSFET.\nThe\nminimum\nthough\nnot\nmandatory,\ndepending\non\nambient\nrecommended\nbypass\ncapacitance\nis\n10-\nμ\nF\nceramic\ntemperature\nand\nairflow.\nMost\napplications\nhave\nwith\na\nX5R\nor\nX7R\ndielectric\nand\nthe\noptimum\nlarger\nareas\nof\ninternal\nground\nplane\navailable,\nand\nplacement\nis\nclosest\nto\nthe\nVIN\npins\nand\nthe\nsource\nthe\nPowerPAD\nshould\nbe\nconnected\nto\nthe\nlargest\nof\nthe\nlow-side\nMOSFET.\nSee\nFigure\n26\nfor\na\nPCB\narea\navailable.\nAdditional\nareas\non\nthe\nbottom\nor\ntop\nlayout\nexample.\nThe\nAGND\nand\nPGND\npins\nshould\nlayers\nalso\nhelp\ndissipate\nheat,\nand\nany\narea\nbe\ntied\nto\nthe\nPCB\nground\nplane\nat\nthe\npins\nof\nthe\nIC.\navailable\nshould\nbe\nused\nwhen\n5\nA\nor\ngreater\nThe\nsource\nof\nthe\nlow-side\nMOSFET\nshould\nbe\noperation\nis\ndesired.\nConnection\nfrom\nthe\nexposed\nconnected\ndirectly\nto\nthe\nPCB\nground\nplane.\nThe\nPH\narea\nof\nthe\nPowerPAD\nto\nthe\nanalog\nground\nplane\npins\nshould\nbe\ntied\ntogether\nand\nrouted\nto\nthe\ndrain\nlayer\nshould\nbe\nmade\nusing\n0.013-inch\ndiameter\nvias\nof\nthe\nlow-side\nMOSFET.\nSince\nthe\nPH\nconnection\nis\nto\navoid\nsolder\nwicking\nthrough\nthe\nvias.\nFour\nvias\nthe\nswitching\nnode,\nthe\nMOSFET\nshould\nbe\nlocated\nshould\nbe\nin\nthe\nPowerPAD\narea\nwith\nfour\nadditional\nvery\nclose\nto\nthe\nPH\npins,\nand\nthe\narea\nof\nthe\nPCB\nvias\noutside\nthe\npad\narea\nand\nunderneath\nthe\npackage.\nAdditional\nvias\nbeyond\nthose\nrecommended\nto\nenhance\nthermal\nperformance\nshould\nbe\nincluded\nin\nareas\nnot\nunder\nthe\ndevice\npackage.\nSee\nFigure\n27\n.\n16\nSubmit\nDocumentation\nFeedback\n\nwww.ti.com\n0.015□x□160.120\n0.0256\n0.2300.040\n0.1340.1970.0400.050\n0.0500.013□DIA\n8□PLMinimum□recommended□exposed□copper\narea□for□PowerPAD.□□Some□stencils□may\nrequire□10□percent□larger□area.\nConnect□Pin□10 AGND□and□Pin□11□PGND\nto Analog□Ground□plane□in□this□area□for\noptimum□performance.Minimum□recommended□top\nside Analog□Ground□area.Minimum□recommended□thermal□vias:□4□x□0.013□dia.□Inside\nexposed□PowerPAD□area□and□4□x□0.013□dia.□Under□device□as\nshown. Additional□vias□may□be□used□if□top□side□ground□area□is□extended.\n0.080\nMODEL\nFOR\nLOOP\nRESPONSE\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\nFigure\n27.\nThermal\nConsiderations\nfor\nPowerPAD\nLayout\nThe\nfeed\nforward\ngain\nis\nmodeled\nas\nan\nideal\nvoltage-\ncontrolled\nvoltage\nsource\nwith\na\ngain\nof\n8\nV/V.\nThe\n1-mV\nac\nvoltage\nbetween\nnodes\na\nand\nb\nFigure\n28\nshows\nan\nequivalent\nmodel\nfor\nthe\neffectively\nbreaks\nthe\ncontrol\nloop\nfor\nthe\nfrequency\nTPS54550\ncontrol\nloop\nwhich\ncan\nbe\nmodeled\nin\na\nresponse\nmeasurements.\nPlotting\nb/c\nshows\nthe\ncircuit\nsimulation\nprogram\nto\ncheck\nfrequency\nsmall-signal\nresponse\nof\nthe\npower\nstage.\nPlotting\nresponse\nand\ndynamic\nload\nresponse.\nThe\nerror\nc/a\nshows\nthe\nsmall-signal\nresponse\nof\nthe\nfrequency\namplifier\nin\nthe\nTPS54550\nis\na\nvoltage\namplifier\nwith\ncompensation.\nPlotting\na/b\nshows\nthe\nsmall-signal\n80\ndB\n(10000\nV/V)\nof\nopen-loop\ngain.\nThe\nerror\nresponse\nof\nthe\noverall\nloop.\nThe\ndynamic\nload\namplifier\ncan\nbe\nmodeled\nusing\nan\nideal\nresponse\ncan\nbe\nchecked\nby\nreplacing\nthe\nR\nL\nwith\na\nvoltage-controlled\ncurrent\nsource\nas\nshown\nin\ncurrent\nsource\nwith\nthe\nappropriate\nload\nstep\nFigure\n28\nwith\na\nresistor\nand\ncapacitor\non\nthe\noutput.\namplitude\nand\nstep\nrate\nin\na\ntime\ndomain\nanalysis.\nThe\nTPS54550\ndevice\nhas\nan\nintegrated\nfeed\nforward\ncompensation\ncircuit\nwhich\neliminates\nthe\nimpact\nof\nthe\ninput\nvoltage\nchanges\nto\nthe\noverall\nloop\ntransfer\nfunction.\n17\nSubmit\nDocumentation\nFeedback\n\nwww.ti.com\n+\n–+\n–8 V/V10 MΩ\n+\n–+\n–10 MΩ\n20 V/V50 pF–\n+10 MΩ\n50 µA/V REFR(switch)\n40 mΩPHRdcLO\nVSENSER1 R5\nC8ESR\nCOa\nR3\nC6C7\nCOMP cR2RL1 mV\nb\nTPS54550\n0.891\n+\nDESIGN\nPROCEDURE\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\nFigure\n28.\nModel\nof\nControl\nLoop\nFigure\n29.\nApplication\nCircuit,\n3.3\nV\nOutput\nFigure\n29\nshows\nthe\nschematic\nfor\na\ntypical\nTPS54550\napplication.\nThe\nTPS54550\ncan\nprovide\nThe\nfollowing\ndesign\nprocedure\ncan\nbe\nused\nto\nup\nto\n5-A\noutput\ncurrent\nat\na\nnominal\noutput\nvoltage\nselect\ncomponent\nvalues\nfor\nthe\nTPS54550.\nof\n3.3\nV.\nFor\nproper\nthermal\nperformance,\nthe\nAlternately,\nthe\nSWIFT\nDesigner\nSoftware\nmay\nbe\nexposed\nPowerPAD\nunderneath\nthe\ndevice\nmust\nbe\nused\nto\ngenerate\na\ncomplete\ndesign.\nThe\nSWIFT\nsoldered\ndown\nto\nthe\nprinted\ncircuit\nboard.\nDesigner\nSoftware\nuses\nan\niterative\ndesign\nprocedure\nand\naccesses\na\ncomprehensive\ndatabase\nof\ncomponents\nwhen\ngenerating\na\ndesign.\nThis\nsection\npresents\na\nsimplified\ndiscussion\nof\nthe\ndesign\nprocess.\nTo\nbegin\nthe\ndesign\nprocess\na\nfew\nparameters\nmust\nbe\ndecided\nupon.\nThe\ndesigner\nneeds\nto\nknow\nthe\nfollowing:\nblank\n18\nSubmit\nDocumentation\nFeedback\n\nwww.ti.com\n/C0068VIN/C0043IOUT(MAX)/C00320.25\nCBULK/C0032ƒsw/C0041/C0466IOUT(MAX)/C0032ESRMAX/C0467\n(9)\nICIN/C0043IOUT(MAX)\n2(10)\nSWITCHING\nFREQUENCY\nOUTPUT\nFILTER\nCOMPONENTS\nRT(k/C0087)/C004346000\nƒs(kHz)/C004235.9(8)\nINPUT\nCAPACITORS\nInductor\nSelection\nLMIN/C0043VOUT(MAX)/C0032/C0466VIN(MAX)/C0042VOUT/C0467\nVIN(max)/C0032KIND/C0032IOUT/C0032FSW(11)\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\n•\nInput\nvoltage\nrange\n•\nOutput\nvoltage\n•\nInput\nripple\nvoltage\nWhere\nI\nOUT(MAX)\nis\nthe\nmaximum\nload\ncurrent,\nf\nSW\nis\n•\nOutput\nripple\nvoltage\nthe\nswitching\nfrequency,\nC\nBULK\nis\nthe\nbulk\ncapacitor\n•\nOutput\ncurrent\nrating\nvalue\nand\nESR\nMAX\nis\nthe\nmaximum\nseries\nresistance\nof\nthe\nbulk\ncapacitor.\n•\nOperating\nfrequency\nThe\nmaximum\nRMS\nripple\ncurrent\nalso\nneeds\nto\nbe\nFor\nthis\ndesign\nexample,\nuse\nthe\nfollowing\nas\nthe\nchecked.\nFor\nworst\ncase\nconditions,\nthis\ncan\nbe\ninput\nparameters:\napproximated\nby\nEquation\n10\n:\nDESIGN\nPARAMETER\nEXAMPLE\nVALUE\nInput\nvoltage\nrange\n6\nV\nto\n17\nV\nOutput\nvoltage\n3.3\nV\nInput\nripple\nvoltage\n300\nmV\nIn\nthis\ncase,\nthe\ninput\nripple\nvoltage\nwould\nbe\n140\nOutput\nripple\nvoltage\n30\nmV\nmV\nand\nthe\nRMS\nripple\ncurrent\nwould\nbe\n2.5\nA.\nIt\nis\nalso\nimportant\nto\nnote\nthat\nthe\nactual\ninput\nvoltage\nOutput\ncurrent\nrating\n5\nA\nripple\nwill\nbe\ngreatly\naffected\nby\nparasitics\nassociated\nOperating\nfrequency\n700\nkHz\nwith\nthe\nlayout\nand\nthe\noutput\nimpedance\nof\nthe\nNOTE:\nAs\nan\nadditional\nconstraint,\nthe\ndesign\nis\nset\nup\nto\nbe\nvoltage\nsource.\nThe\nactual\ninput\nvoltage\nripple\nfor\nsmall\nsize\nand\nlow\ncomponent\nheight.\nthis\ncircuit\nis\nshown\nin\nFigure\n34\nand\nis\nlarger\nthan\nthe\ncalculated\nvalue.\nThis\nmeasured\nvalue\nis\nstill\nbelow\nthe\nspecified\ninput\nlimit\nof\n300\nmV.\nThe\nmaximum\nvoltage\nacross\nthe\ninput\ncapacitors\nwould\nThe\nswitching\nfrequency\nis\nset\nusing\nthe\nRT\npin.\nbe\nVIN\nmax\nplus\nΔ\nVIN/2.\nThe\nchosen\nbulk\nand\nGrounding\nthe\nRT\npin\nsets\nthe\nPWM\nswitching\nbypass\ncapacitors\nare\neach\nrated\nfor\n25\nV\nand\nthe\nfrequency\nto\na\ndefault\nfrequency\nof\n250\nkHz.\nFloating\ncombined\nripple\ncurrent\ncapacity\nis\ngreater\nthan\n3\nA,\nthe\nRT\npin\nsets\nthe\nPWM\nswitching\nfrequency\nto\n500\nboth\nproviding\nample\nmargin.\nIt\nis\nvery\nimportant\nthat\nkHz.\nBy\nconnecting\na\nresistor\nfrom\nRT\nto\nAGND,\nany\nthe\nmaximum\nratings\nfor\nvoltage\nand\ncurrent\nare\nnot\nfrequency\nin\nthe\nrange\nof\n250\nto\n700\nkHz\ncan\nbe\nset.\nexceeded\nunder\nany\ncircumstance.\nUse\nEquation\n8\nto\ndetermine\nthe\nproper\nvalue\nof\nRT.\nTwo\ncomponents\nneed\nto\nbe\nselected\nfor\nthe\noutput\nIn\nthis\nexample\ncircuit,\nthe\ndesired\nswitching\nfilter,\nL1\nand\nC2.\nSince\nthe\nTPS54550\nis\nan\nfrequency\nis\n700\nkHz\nand\nRT\nis\n69.8\nk\nΩ\n.\nexternally\ncompensated\ndevice,\na\nwide\nrange\nof\nfilter\ncomponent\ntypes\nand\nvalues\ncan\nbe\nsupported.\nThe\nTPS54550\nrequires\nan\ninput\ndecoupling\ncapacitor\nand,\ndepending\non\nthe\napplication,\na\nbulk\nTo\ncalculate\nthe\nminimum\nvalue\nof\nthe\noutput\ninput\ncapacitor.\nThe\nminimum\nrecommended\nvalue\ninductor,\nuse\nEquation\n11\n:\nfor\nthe\ndecoupling\ncapacitor,\nC9,\nis\n10\nμ\nF.\nA\nhigh-quality\nceramic\ntype\nX5R\nor\nX7R\nis\nrecommended.\nThe\nvoltage\nrating\nshould\nbe\ngreater\nthan\nthe\nmaximum\ninput\nvoltage.\nA\nsmaller\nvalue\nmay\nbe\nused\nas\nlong\nas\nall\nother\nrequirements\nare\nK\nIND\nis\na\ncoefficient\nthat\nrepresents\nthe\namount\nof\nmet;\nhowever\n10\nμ\nF\nhas\nbeen\nshown\nto\nwork\nwell\nin\ninductor\nripple\ncurrent\nrelative\nto\nthe\nmaximum\na\nwide\nvariety\nof\ncircuits.\nAdditionally,\nsome\nbulk\noutput\ncurrent.\nIn\ngeneral,\nthis\nvalue\nis\nat\nthe\ncapacitance\nmay\nbe\nneeded,\nespecially\nif\nthe\ndiscretion\nof\nthe\ndesigner;\nhowever,\nthe\nfollowing\nTPS54550\ncircuit\nis\nnot\nlocated\nwithin\nabout\n2\ninches\nguidelines\nmay\nbe\nused.\nFor\ndesigns\nusing\nlow\nESR\nfrom\nthe\ninput\nvoltage\nsource.\nThe\nvalue\nfor\nthis\noutput\ncapacitors\nsuch\nas\nceramics,\na\nvalue\nas\nhigh\ncapacitor\nis\nnot\ncritical\nbut\nshould\nbe\nrated\nto\nhandle\nas\nK\nIND\n=\n0.3\nmay\nbe\nused.\nWhen\nusing\nhigher\nESR\nthe\nmaximum\ninput\nvoltage\nincluding\nripple\nvoltage,\noutput\ncapacitors,\nK\nIND\n=\n0.2\nyields\nbetter\nresults.\nand\nshould\nfilter\nthe\noutput\nso\nthat\ninput\nripple\nvoltage\nis\nacceptable.\nFor\nthis\ndesign\nexample,\nuse\nK\nIND\n=\n0.3\nand\nthe\nminimum\ninductor\nvalue\nis\ncalculated\nto\nbe\n3\nμ\nH.\nFor\nThis\ninput\nripple\nvoltage\ncan\nbe\napproximated\nby\nthis\ndesign,\na\nlarge\nvalue\nwas\nchosen:\n6.8\nμ\nH.\nEquation\n9\n:\n19\nSubmit\nDocumentation\nFeedback\n\nwww.ti.com\nIL(RMS)/C0043 I2\nOUT(MAX)/C00411\n1 2/C0032/C0466VOUT/C0032/C0466VIN(MAX)/C0042VOUT/C0467\nVIN(MAX)/C0032LOUT/C0032FSW/C00320.8/C04672/C0504\n(12)\nICOUT(RMS)/C00431\n12/C0504/C0032/C0551/C0545\n/C0546VOUT/C0032/C0466VIN(MAX)/C0042VOUT/C0467\nVIN(MAX)/C0032LOUT/C0032FSW/C0032NC/C0551/C0547\n/C0548(15)\nIL(PK)/C0043IOUT(MAX)/C0041VOUT/C0032/C0466VIN(MAX)/C0042VOUT/C0467\n1.6/C0032VIN(MAX)/C0032LOUT/C0032FSW(13)\nESRMAX/C0043NC/C0032/C0466VIN(MAX)/C0032LOUT/C0032FSW/C00320.8\nVOUT/C0032/C0466VIN(MAX)/C0042VOUT/C0467/C0467/C0032/C0068Vp/C0042p(MAX)(16)\nCapacitor\nSelection\nCOMPENSATION\nCOMPONENTS\nCOUT/C00431\nLOUT/C0032(K\n2/C0112ƒCO)2(14)\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\nFor\nthe\noutput\nfilter\ninductor,\nit\nis\nimportant\nthat\nthe\n39\nμ\nF.\nIn\nthis\ndesign\na\nmore\nconsevative\nfrequency\nRMS\ncurrent\nand\nsaturation\ncurrent\nratings\nnot\nbe\nmultiplier\nof\n3\nis\nused,\nresulting\nin\na\ndesired\noutput\nexceeded.\nThe\nRMS\ninductor\ncurrent\ncan\nbe\nfound\ncapacitance\nof\n200\nμ\nF.\nThe\nselected\noutput\ncapacitor\nfrom\nEquation\n12\n:\nmust\nbe\nrated\nfor\na\nvoltage\ngreater\nthan\nthe\ndesired\noutput\nvoltage\nplus\n1/2\nthe\nripple\nvoltage.\nAny\nderating\namount\nmust\nalso\nbe\nincluded.\nThe\nmaximum\nRMS\nripple\ncurrent\nin\nthe\noutput\ncapacitor\nis\ngiven\nby\nEquation\n15\n:\nand\nthe\npeak\ninductor\ncurrent\ncan\nbe\ndetermined\nwith\nEquation\n13\n:\nWhere\nN\nC\nis\nthe\nnumber\nof\noutput\ncapacitors\nin\nparallel.\nFor\nthis\ndesign,\nthe\nRMS\ninductor\ncurrent\nis\n5.04\nA\nand\nthe\npeak\ninductor\ncurrent\nis\n5.35\nA.\nThe\nchosen\nThe\nmaximum\nESR\nof\nthe\noutput\ncapacitor\nis\ninductor\nis\na\nSumida\nCDRH105-6R8\n6.8\nμ\nH.\nIt\nhas\na\ndetermined\nby\nthe\namount\nof\nallowable\noutput\nripple\nsaturation\ncurrent\nrating\nof\n5.4\nA\nand\nan\nRMS\ncurrent\nas\nspecified\nin\nthe\ninitial\ndesign\nparameters.\nThe\nrating\nof\n5.4\nA,\nmeeting\nthese\nrequirements.\nA\noutput\nripple\nvoltage\nis\nthe\ninductor\nripple\ncurrent\nsmaller\nvalue\ninductor\ncould\nbe\nused;\nhowever,\nthis\ntimes\nthe\nESR\nof\nthe\noutput\nfilter,\nso\nthe\nmaximum\nvalue\nwas\nchosen\nbecause\nit\nhas\nthe\nlargest\nvalue\nin\nspecified\nESR\nas\nlisted\nin\nthe\ncapacitor\ndata\nsheet\nis\nthis\nstyle\nthat\nmet\nthe\ncurrent\nrating\nrequirements.\ngiven\nby\nEquation\n16\n:\nLarger\nvalue\ninductors\nwill\nhave\nlower\nac\ncurrent\nand\nresult\nin\nlower\noutput\nvoltage\nripple.\nIn\ngeneral,\ninductor\nvalues\nfor\nuse\nwith\nthe\nTPS54550\nare\nin\nthe\nrange\nof\n6.8\nμ\nH\nto\n47\nμ\nH.\nWhere\nΔ\nV\np-p\nis\nthe\ndesired\npeak-to-peak\noutput\nripple.\nFor\nthis\ndesign\nexample,\ntwo\n100-\nμ\nF\nceramic\noutput\ncapacitors\nare\nchosen\nfor\nC2\nand\nC10.\nThese\nThe\nimportant\ndesign\nfactors\nfor\nthe\noutput\ncapacitor\nare\nTDK\nC3225X5R0J107M,\nrated\nat\n6.3\nV\nwith\na\nare\ndc\nvoltage\nrating,\nripple\ncurrent\nrating,\nand\nmaximum\nESR\nof\n2\nm\nΩ\nand\na\nripple\ncurrent\nrating\nin\nequivalent\nseries\nresistance\n(ESR).\nThe\ndc\nvoltage\nexcess\nof\n3\nA.\nThe\ncalculated\ntotal\nRMS\nripple\nand\nripple\ncurrent\nratings\ncannot\nbe\nexceeded.\nThe\ncurrent\nis\n161\nmA\n(\n80.6\nmA\neach)\nand\nthe\nmaximum\nESR\nis\nimportant\nbecause\nalong\nwith\nthe\ninductor\ntotal\nESR\nrequired\nis\n43\nm\nΩ\n.\nThese\noutput\ncurrent\nit\ndetermines\nthe\namount\nof\noutput\nripple\ncapacitors\nexceed\nthe\nrequirements\nby\na\nwide\nvoltage.\nThe\nactual\nvalue\nof\nthe\noutput\ncapacitor\nis\nmargin\nand\nwill\nresult\nin\na\nreliable,\nhigh-performance\nnot\ncritical,\nbut\nsome\npractical\nlimits\ndo\nexist.\ndesign.\nit\nis\nimportant\nto\nnote\nthat\nthe\nactual\nConsider\nthe\nrelationship\nbetween\nthe\ndesired\nclosed\ncapacitance\nin\ncircuit\nmay\nbe\nless\nthan\nthe\ncatalog\nloop\ncrossover\nfrequency\nof\nthe\ndesign\nand\nLC\nvalue\nwhen\nthe\noutput\nis\noperating\nat\nthe\ndesired\ncorner\nfrequency\nof\nthe\noutput\nfilter.\nIn\ngeneral,\nit\nis\noutput\nof\n3.3\nV.\ndesirable\nto\nkeep\nthe\nclosed\nloop\ncrossover\nfrequency\nat\nless\nthan\n1/5\nof\nthe\nswitching\nOther\ncapacitor\ntypes\nwork\nwell\nwith\nthe\nTPS54550,\nfrequency.\nWith\nhigh\nswitching\nfrequencies\nsuch\nas\ndepending\non\nthe\nneeds\nof\nthe\napplication.\nthe\n700-kHz\nfrequency\nof\nthis\ndesign,\ninternal\ncircuit\nlimitations\nof\nthe\nTPS54550\nlimit\nthe\npractical\nmaximum\ncrossover\nfrequency\nto\nabout\n50\nkHz.\nThe\nexternal\ncompensation\nused\nwith\nthe\nTPS54550\nAdditionally,\nto\nallow\nfor\nadequate\nphase\ngain\nin\nthe\nallows\nfor\na\nwide\nrange\nof\noutput\nfilter\nconfigurations.\ncompensation\nnetwork,\nthe\nthe\nclosed\nloop\ncrossover\nA\nlarge\nrange\nof\ncapacitor\nvalues\nand\ntypes\nof\nfrequency\nshould\nbe\nat\nleast\n30%\nhigher\nthan\nthe\nLC\ndielectric\nare\nsupported.\nThe\ndesign\nexample\nuses\ncorner\nfrequency.\nThis\nlimits\nthe\nminimum\ncapacitor\nType\n3\ncompensation\nconsisting\nof\nR1,\nR3,\nR5,\nC6,\nvalue\nfor\nthe\noutput\nfilter\nto:\nC7,\nand\nC8.\nAdditionally,\nR2\nalong\nwith\nR1\nforms\na\nvoltage\ndivider\nnetwork\nthat\nsets\nthe\noutput\nvoltage.\nThese\ncomponent\nreference\ndesignators\nare\nthe\nsame\nas\nthose\nused\nin\nthe\nSWIFT\nDesigner\nWhere\nK\nis\nthe\nfrequency\nmultiplier\nfor\nthe\nspread\nSoftware.\nThere\nare\na\nnumber\nof\ndifferent\nways\nto\nbetween\nf\nLC\nand\nf\nCO\n.\nK\nshould\nbe\nbetween\n1.3\nand\ndesign\na\ncompensation\nnetwork.\nThis\nprocedure\n15,\ntypically\n10\nfor\none\ndecade\ndifference.\nFor\na\noutlines\na\nrelatively\nsimple\nprocedure\nthat\nproduces\ndesired\ncrossover\nof\n13\nkHz\nand\na\n6.8-\nμ\nH\ninductor,\ngood\nresults\nwith\nmost\noutput\nfilter\ncombinations.\nthe\nminimum\nvalue\nfor\nthe\noutput\ncapacitor\nis\naround\n20\nSubmit\nDocumentation\nFeedback\n\nwww.ti.com\nƒZ1/C00431\n2/C0112R3C6\n(19)\nƒZ2/C00431\n2/C0112R1C8(20)\nƒP1/C00431\n2/C0112R5C8(21)\nƒP2/C00431\n2/C0112R3C7(22)\nƒINT/C00431\n2/C0112R1C6(23)\nƒLC/C00431\n2/C0112LOUTCOUT/C0504(17)\nR2/C0043R1/C00320.891\nVOUT/C00420.891(18)\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\nUse\nof\nthe\nSWIFT\nDesigner\nSoftware\nis\nrecommended\nfor\ndesigns\nwith\nunusually\nhigh\nclosed\nloop\ncrossover\nfrequencies,\nlow\nvalue,\nlow\nESR\noutput\ncapacitors\nsuch\nas\nceramics,\nor\nif\nthe\ndesigner\nis\nunsure\nabout\nthe\ndesign\nprocedure.\nWhen\ndesigning\ncompensation\nnetworks\nfor\nthe\nTPS54550,\na\nnumber\nof\nfactors\nneed\nto\nbe\nconsidered.\nThe\ngain\nof\nthe\ncompensated\nerror\namplifier\nshould\nnot\nbe\nlimited\nby\nthe\nopen-loop\nAdditionally,\nthere\nis\na\npole\nat\nthe\norigin,\nwhich\nhas\namplifier\ngain\ncharacteristics\nand\nshould\nnot\nproduce\nunity\ngain\nwith\nthe\nfollowing\nfrequency:\nexcessive\ngain\nat\nthe\nswitching\nfrequency.\nAlso,\nthe\nclosed\nloop\ncrossover\nfrequency\nshould\nbe\nset\nless\nthan\n1/5\nof\nthe\nswitching\nfrequency,\nand\nthe\nphase\nmargin\nat\ncrossover\nmust\nbe\ngreater\nthan\n45\nThis\npole\nis\nused\nto\nset\nthe\noverall\ngain\nof\nthe\ndegrees.\nThe\ngeneral\nprocedure\noutlined\nhere\ncompensated\nerror\namplifier\nand\ndetermines\nthe\nproduces\nresults\nconsistent\nwith\nthese\nrequirements\nclosed\nloop\ncrossover\nfrequency.\nwithout\ngoing\ninto\ngreat\ndetail\nabout\nthe\ntheory\nof\nThere\nare\na\nnumber\nof\npopular\nways\nto\ndesign\nType\nloop\ncompensation.\n3\ncompensation\nnetworks.\nThe\ntheory\nbehind\nthese\nFirst,\ncalculate\nthe\noutput\nfilter\nLC\ncorner\nfrequency\ncalculations\nis\nbeyond\nthe\nscope\nof\nthis\ndocument.\nIt\nusing\nEquation\n17\n:\nis\nalways\nbest\nto\nto\nuse\nany\ncalculated\ncompensation\nvalues\nas\nthe\nbasis\nfor\nan\ninitial\ndesign,\nand\nthen\nverify\nthe\nactual\nclosed\nloop\nresponse.\nThe\ninitial\nvalues\nmay\nthen\nbe\nadjusted\nto\nsuit\nthe\nindividual\ndesign\nrequirements.\nThe\nSWIFT\nsoftware\ndesign\nFor\nthe\ndesign\nexample,\nf\nLC\n=\n4315\nHz.\ntool\ncan\nalso\nbe\nused\nto\nprovide\nan\nintial\ncircuit\ndesign.\nThe\nclosed\nloop\ncrossover\nfrequency\nshould\nbe\ngreater\nthan\nf\nLC\nand\nless\nthan\n1/5\nof\nthe\nswitching\nIn\nthis\ncircuit,\nthe\nfirst\ncompensation\nzero\nwas\nset\nat\nfrequency.\nAlso,\nthe\ncrossover\nfrequency\nshould\nnot\napproximately\n1/2\nthe\nLC\ncorner\nfrequency,\nwith\nthe\nexceed\n50\nkHz,\nas\nthe\nerror\namplifier\nmay\nnot\nsecond\nzero\nslightly\nbelow\nthat\nto\nincrease\nthe\nphase\nprovide\nthe\ndesired\ngain.\nFor\nthis\ndesign,\na\ncrossover\ngain\nprior\nto\nthe\ndouble\npole\nof\nthe\nLC\noutput\nfilter.\nAt\nfrequency\nof\n13\nkHz\nwas\nchosen.\nThis\nvalue\nis\nthe\nLC\ncorner\nfrequency,\nthe\noverall\nphase\nresponse\nchosen\nfor\ncomparatively\nwide\nloop\nbandwidth\nwhile\nrapidly\ndrops\nby\n180\ndegrees,\nso\nit\nis\nimprtant\nto\nstill\nallowing\nfor\nadequate\nphase\nboost\nto\ninsure\nincrease\nthe\ninitial\nphase\nof\n90\ndegrees\nprior\nto\nthe\nstability.\nLC\ncorner.\nNext,\ncalculate\nthe\nR2\nresistor\nvalue\nfor\nthe\noutput\nThe\ntwo\ncompensation\npoles\nare\nset\nhigh\nenough\nto\nvoltage\nof\n3.3\nV\nusing\nEquation\n18\n:\nto\nnot\ncause\nloss\nof\nphase\nmargin\nat\nthe\nclosed\nloop\ncross\nover\nand\nlow\nenough\nto\nnot\ncause\nthe\nerror\namplifier\ngain\nto\nexceed\nthe\nunity\ngain\nbandwidth\nlimit\nof\nthe\ninternal\noperational\namplifier.\nThe\nFor\nany\nTPS54550\ndesign,\nstart\nwith\nan\nR1\nvalue\nof\nintegrator\nfrequency\nis\nthen\nchosen\nto\nset\nthe\noverall\n1.0\nk\nΩ\n.\nR2\nis\nthen\n374\nΩ\n.\ngain\nand\ncrossover\nfrequency.\nNow\nthe\nvalues\nfor\nthe\ncompensation\ncomponents\nThis\nresults\nin\nthe\nfollowing\npole\nand\nzero\nthat\nset\nthe\npoles\nand\nzeroes\nof\nthe\ncompensation\nfrequencies:\nnetwork\ncan\nbe\ncalculated.\nAssuming\nthat\nR1\n>\nR5\nf\nZ1\n=\n2340\nHz\nand\nC6\n>\nC7,\nthe\npole\nand\nzero\nlocations\nare\ngiven\nby\nEquation\n19\nthrough\nEquation\n22\n:\nf\nZ2\n=\n1591\nHz\nblank\nf\nP1\n=\n120\nkHz\nblank\nf\nP2\n=\n159\nkHz\nblank\nf\nINT\n=\n234\nHz\nblank\n21\nSubmit\nDocumentation\nFeedback\n\nwww.ti.com\nBIAS\nAND\nBOOTSTRAP\nCAPACITORS\nƒINT/C004310±0.9/C0032ƒCO\n2(24)\nC6/C00431\n2/C0112R1ƒINT(25)\nLOW-SIDE\nFET\nR3/C00431\n/C0112C6ƒLC\n(26)\nC8/C00431\n2/C0112R1ƒLC(27)\nƒESR/C00431\n2/C0112RESRCOUT(28)\nR5/C00431\n2/C0112C8ƒESR(29)\nC7/C00431\n8/C0112R3ƒCO(30)\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\nThe\nmeasured\noverall\nloop\nresponse\nfor\nthe\ncircuit\nis\nNote\nthat\ncapacitors\nare\nonly\navailable\nin\na\nlimited\ngiven\nin\nFigure\n5\n.\nNote\nthat\nthe\nactual\nclosed\nloop\nrange\nof\nstandard\nvalues,\nso\nthe\nnearest\nstandard\ncrossover\nfrequency\nis\nhigher\nthan\nintended\nat\nabout\nvalue\nhas\nbeen\nchosen\nfor\neach\ncapacitor.\nThe\n25\nkHz.\nThis\nis\nprimarily\ndue\nto\nvariation\nin\nthe\nactual\nmeasured\nclosed\nloop\nresponse\nfor\nthis\ndesign\nis\nvalues\nof\nthe\noutput\nfilter\ncomponents\nand\ntolerance\nshown\nin\nFigure\n30\n.\nvariation\nof\nthe\ninternal\nfeedforward\ngain\ncircuitry.\nOverall\nthe\ndesign\nhas\ngreater\nthan\n60\ndegrees\nof\nphase\nmargin\nand\nwill\nbe\ncompletely\nstable\nover\nall\nEvery\nTPS54550\ndesign\nrequires\na\nbootstrap\ncombiations\nof\nline\nand\nload\nvariability.\ncapacitor,\nC3\nand\na\nbias\ncapacitor,\nC4.\nThe\nbootstrap\ncapacitor\nmust\nbe\n0.1\nμ\nF.\nThe\nbootstrap\nSince\nR1\nis\ngiven\nas\n10\nk\nΩ\nand\nthe\ncrossover\ncapacitor\nis\nlocated\nbetween\nthe\nPH\npins\nand\nBOOT\nfrequency\nis\nselected\nas\n13\nkHz,\nthe\ndesired\nf\nINT\ncan\npin.\nIn\naddition,\na\n24-\nΩ\nresistor\nis\nplaced\nin\nseries\nbe\ncalculated\nwith\nEquation\n24\n:\nwith\nthe\nbootstrap\ncapacitor.\nThis\nresistor\nis\nused\nto\nslow\ndown\nthe\nleading\nedge\nof\nthe\nhigh-side\nFET\nturn\non\nwaveform.\nUsing\nthis\nresistor\nwill\ndramatically\ndecrease\nthe\namplitude\nof\nthe\novershoot\non\nthe\nAnd\nthe\nvalue\nfor\nC6\nis\ngiven\nby\nEquation\n25\n:\nswtching\nnode.\nThe\nbias\ncapacitor\nis\nconnected\nbetween\nthe\nVBIAS\npin\nand\nAGND.\nThe\nvalue\nshould\nbe\n1.0\nμ\nF.\nBoth\ncapacitors\nshould\nbe\nhigh-quality\nceramic\ntypes\nwith\nX7R\nor\nX5R\ngrade\nThe\nfirst\nzero,\nf\nZ1\n,\nis\nlocated\nat\n1/2\nthe\noutput\nfilter\nLC\ndielectric\nfor\ntemperature\nstability.\nThey\nshould\nbe\ncorner\nfrequency,\nso\nR3\ncan\nbe\ncalculated\nfrom\nplaced\nas\nclose\nto\nthe\ndevice\nconnection\npins\nas\nEquation\n26\n:\npossible.\nThe\nTPS54550\nis\ndesigned\nto\noperate\nusing\nan\nThe\nsecond\nzero,\nf\nZ2\n,\nis\nlocated\nat\nthe\noutput\nfilter\nLC\nexternal\nlow-side\nFET,\nand\nthe\nLSG\npin\nprovides\nthe\ncorner\nfrequency,\nso\nC8\ncan\nbe\ncalculated\nfrom\ngate\ndrive\noutput.\nConnect\nthe\ndrain\nto\nthe\nPH\npin,\nEquation\n27\n:\nthe\nsource\nto\nPGND,\nand\nthe\ngate\nto\nLSG.\nThe\nTPS54550\ngate\ndrive\ncircuitry\nis\ndesigned\nto\naccommodate\nmost\ncommon\nn-channel\nFETs\nthat\nare\nsuitable\nfor\nthis\napplication.\nThe\nSWIFT\nDesigner\nThe\nfirst\npole,\nf\nP1\n,\nis\nlocated\nto\ncoincide\nwith\nthe\nSoftware\ncan\nbe\nused\nto\ncalculate\nall\nthe\ndesign\noutput\nfilter\nESR\nzero\nfrequency.\nThis\nfrequency\nis\nparameters\nfor\nlow-side\nFET\nselection.\nThere\nare\ngiven\nby\nEquation\n28\n:\nsome\nsimplified\nguidelines\nthat\ncan\nbe\napplied\nthat\nproduce\nan\nacceptable\nsolution\nin\nmost\ndesigns.\nThe\nselected\nFET\nmust\nmeet\nthe\nabsolute\nmaximum\nratings\nfor\nthe\napplication:\nwhere\nR\nESR\nis\nthe\nequivalent\nseries\nresistance\nof\nthe\noutput\ncapacitor.\nDrain-source\nvoltage\n(V\nDS\n)\nmust\nbe\nhigher\nthan\nthe\nmaximum\nvoltage\nat\nthe\nPH\npin,\nwhich\nis\nV\nINMAX\n+\nIn\nthis\ncase,\nthe\nESR\nzero\nfrequency\nis\n35.4\nkHz,\n0.5\nV.\nand\nR5\ncan\nbe\ncalculated\nfrom\nEquation\n29\n:\nGate-source\nvoltage\n(V\nGS\n)\nmust\nbe\ngreater\nthan\n8\nV.\nDrain\ncurrent\n(\nID\n)\nmust\nbe\ngreater\nthan\n1.1\nx\nI\nOUTMAX\n.\nThe\nfinal\npole\nis\nplaced\nat\na\nfrequency\nabove\nthe\nDrain-source\non\nresistance\n(r\nDSON\n)\nshould\nbe\nas\nclosed\nloop\ncrossover\nfrequency\nhigh\nenough\nto\nnot\nsmall\nas\npossible,\nless\nthan\n30\nm\nΩ\nis\ndesirable.\ncause\nthe\nphase\nto\ndecrease\ntoo\nmuch\nat\nthe\nLower\nvalues\nfor\nr\nDSON\nresult\nin\ndesigns\nwith\nhigher\ncrossover\nfrequency\nwhile\nstill\nproviding\nenough\nefficiencies.\nIt\nis\nimportant\nto\nnote\nthat\nthe\nlow-side\nattenuation\nso\nthat\nthere\nis\nlittle\nor\nno\ngain\nat\nthe\nFET\non\ntime\nis\ntypically\nlonger\nthan\nthe\nhigh-side\nswitching\nfrequency.\nThe\nf\nP2\npole\nlocation\nfor\nthis\nFET\non\ntime,\nso\nattention\npaid\nto\nlow-side\nFET\ncircuit\nis\nset\nto\n4\ntimes\nthe\nclosed\nloop\ncrossover\nparameters\ncan\nmake\na\nmarked\nimprovement\nin\nfrequency.\nThe\nlast\ncompensation\ncomponent\nvalue\noverall\nefficiency.\nC7\ncan\nbe\nderived\nfrom\nEquation\n30\n:\nTotal\ngate\ncharge\n(Q\ng\n)\nmust\nbe\nless\nthan\n50\nnC.\nAgain,\nlower\nQ\ng\ncharacteristics\nresult\nin\nhigher\nefficiencies.\n22\nSubmit\nDocumentation\nFeedback\n\nwww.ti.com\nPOWER\nGOOD\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\nAdditionally,\ncheck\nthat\nthe\ndevice\nchosen\nis\ncapable\nof\ndissipating\nthe\npower\nlosses.\nThe\nTPS54550\nis\nprovided\nwith\na\npower\ngood\noutput\nFor\nthis\ndesign,\na\nVishay\nSiliconix\nSI7110\n20-V\npin\nPWRGD.\nThis\noutput\nis\nan\nopen\ndrain\noutput\nand\nn-channel\nMOSFET\nis\nused\nas\nthe\nlow-side\nFET.\nis\nintended\nto\nbe\npulled\nup\nto\na\n3.3-V\nor\n5-V\nlogic\nThis\nparticular\nFET\nis\nspecifically\ndesigned\nto\nbe\nsupply.\nA\n10-k\nΩ\npull-up\nresistor\nworks\nwell\nin\nthis\nused\nas\na\nlow-side\nsynchronous\nrectifier.\napplication.\nThe\nabsolute\nmaximum\nvoltage\nis\n6\nV,\nso\ncare\nmust\nbe\ntaken\nnot\nto\nconnect\nthis\npull-up\nresistor\nto\nVIN\nif\nthe\nmaximum\ninput\nvoltage\nexceeds\n6\nV.\n23\nSubmit\nDocumentation\nFeedback\n\nwww.ti.com\nAPPLICATION\nCURVES\n(see\nFigure\n29\n)\n-30-20-10010203040506070\n-90-60-300306090120150180210G□-□Gain□-□dB\nPhase□-□Degrees\nf□-□Frequency□-□Hz10 100 1□k 100□k 10□k 1□MGainPhase\nV =□12□V,\nV =□3.3□V,\nI =□2.5 A,\nf =□700□kHzI\nO\nO\nS\n-0.15-0.1-0.0500.050.10.15\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5\nI -□Output□Current□- AOLoad□Regulation□-□%V =□6□VI\nV =□12□VIV =□15□VI\nV =□17□VIV =□9□VI\n-0.15-0.1-0.0500.050.10.15\n6 7 8 9 10 11 12 13 14 15 16 17\nV -□Input□Voltage□-□VIOutput□Regulation□-□%I =□0 AOI =□2.5 AO\nI =□5 AO\nSee□Figure□17\nSee□Figure□17 V =□2□V/div(PH)\nV =□7□V,□V =□3.3□V,□I =□5 A,□f =□700□kHzI O O S\nTime□-□500□ns/divV\n=□10□mV/div□(ac)□coupledO\nSee□Figure□17 V =□2□V/div(PH)\nV =□7□V,□V =□3.3□V,□I =□5 A,□f =□700□kHzI O O S\nTime□-□500□ns/divV\n=□100□mV/div□(ac)□coupledI(Ripple)\n7580859095100\n0 1 2 3 4 5\nI -□Output□Current□- AOEfficiency□-□%V =□6□VIV =□9□VI\nV =□12□VI\nV =□15□VI\nV =□17□VI\nV =□3.3□V,\nf =□700□kHzO\nS\nV =□5□V/divI\nV =□2□V/divO\nT\nime□-□5□ms/div\nV =□12□V,□V =□3.3□V,\nf =□700□kHz,\nSee□Figure□17I O\nS\nV =□50□mV/div□(ac)□coupledO\nI =□1 A/div,\n1.25 A to□3.75 A\nStepO\nTime□-□200 s/div /c109\nTPS54550\nSLVS623A\n–\nMARCH\n2006\n–\nREVISED\nAPRIL\n2006\nLOOP\nRESPONSE\nLOAD\nREGULATION\nLINE\nREGULATION\nFigure\n30.\nFigure\n31.\nFigure\n32.\nEFFICIENCY\nvs\nOUTPUT\nCURRENT\nINPUT\nRIPPLE\nVOLTAGE\nOUTPUT\nRIPPLE\nVOLTAGE\nFigure\n33.\nFigure\n34.\nFigure\n35.\nLOAD\nTRANSIENT\nRESPONSE\nPOWER\nUP\nFigure\n36.\nFigure\n37.\n24\nSubmit\nDocumentation\nFeedback\n\nwww.ti.comPACKAGE OUTLINE\nC\n TYP6.6\n6.2\n1.2 MAX14X 0.65\n16X 0.300.192X\n4.55\n TYP0.180.12\n0- 80.150.05\n2.461.863.402.952X 0.95 MAX\nNOTE 6\n(1)0.25\nGAGE PLANE\n0.7250.475A\nNOTE 35.1\n4.9\nB\nNOTE 44.5\n4.3\n4X 0.15 MAXNOTE 6\n4221636/A   11/2014PowerPAD    - 1.2 mm max height PWP0016F\nPLASTIC SMALL OUTLINE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm, per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.5. Reference JEDEC registration MO-153.6. Features may not present. PowerPAD is a trademark of Texas Instruments.TM\n116\n0.1 CA B98PIN 1 IDAREASEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.400\nTHERMALPAD\nwww.ti.comEXAMPLE BOARD LAYOUT\n(5.8)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND16X (1.5)\n16X (0.45)\n14X (0.65)(3.4)\nNOTE 10\n(5)(2.46)\n(3.4)\nSOLDER MASK\nOPENING\n( ) TYP\nVIA0.2\n(1.5) TYP(1.5) TYP\n4221636/A   11/2014PowerPAD    - 1.2 mm max height PWP0016F\nPLASTIC SMALL OUTLINE\nSYMMSYMMSEE DETAILS\nLAND PATTERN EXAMPLE\nSCALE:10X1\n8916SOLDER MASK\nOPENING\n \nMETAL COVEREDBY SOLDER MASKSOLDER MASKDEFINED PADTM\nNOTES: (continued)  7. Publication IPC-7351 may have alternate designs.  8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.  9. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature     numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).10. Size of metal pad may vary due to creepage requirement. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSSOLDER MASK\nDEFINEDSOLDER MASKMETAL UNDER SOLDER MASKOPENING\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(2.46)\n(3.4)\nBASED ON\n0.127 THICK\nSTENCIL\n4221636/A   11/2014PowerPAD    - 1.2 mm max height PWP0016F\nPLASTIC SMALL OUTLINE\n2.08 X 2.87 0.1782.25 X 3.11 0.1522.46 X 3.4 (SHOWN) 0.1272.77 X 3.83 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   12. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\nEXPOSED PAD\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE:10XSYMMSYMM1\n8916BASED ON\n0.127 THICK\nSTENCIL\nBY SOLDER MASKMETAL COVEREDSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES\nPACKAGE OPTION ADDENDUM\nwww.ti.com 13-Aug-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS54550PWP ACTIVE HTSSOP PWP 1690RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 150 PS54550\nTPS54550PWPG4 ACTIVE HTSSOP PWP 1690RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 150 PS54550\nTPS54550PWPR ACTIVE HTSSOP PWP 162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 150 PS54550\nTPS54550PWPRG4 ACTIVE HTSSOP PWP 162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 150 PS54550\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 13-Aug-2021\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS54550PWPR HTSSOP PWP 162000 330.0 12.4 6.95.61.68.012.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS54550PWPR HTSSOP PWP 162000 350.0 350.0 43.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTPS54550PWP PWP HTSSOP 16 90 530 10.2 3600 3.5\nTPS54550PWPG4 PWP HTSSOP 16 90 530 10.2 3600 3.5PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS54550PWPR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 4.5 V to 20 V
  - Output Voltage: Adjustable down to 0.891 V with 1% accuracy

- **Current Ratings:**
  - Output Current: 6 A (7.5 A peak)

- **Power Consumption:**
  - Operating Current: 10.3 mA (PH pin open)
  - Quiescent Current: 1.1 mA (Shutdown mode)

- **Operating Temperature Range:**
  - Junction Temperature: -40 °C to +125 °C

- **Package Type:**
  - 16-Pin HTSSOP (PWP) with PowerPAD™

- **Special Features:**
  - Integrated high-side MOSFET with 40 mΩ R_DS(on)
  - Adjustable PWM frequency (250 kHz to 700 kHz)
  - Undervoltage lockout (UVLO) and power good (PWRGD) output
  - Adjustable slow start and current limit protection
  - 180° out-of-phase synchronization capability
  - Thermal shutdown protection

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

#### Description:
The TPS54550 is a synchronous buck PWM (Pulse Width Modulation) converter designed for medium output current applications. It features an integrated high-side MOSFET and a gate driver for an external low-side MOSFET, allowing for high efficiency and flexibility in power supply designs. The device is optimized for low power consumption and includes various protection features to ensure reliable operation.

#### Typical Applications:
- **Power Management:** Ideal for point-of-load regulation in systems requiring efficient voltage conversion.
- **Industrial and Commercial Systems:** Suitable for powering DSPs, FPGAs, ASICs, and microprocessors.
- **Consumer Electronics:** Commonly used in LCD monitors, TVs, and computer peripherals.
- **Telecommunications:** Effective in applications requiring stable and adjustable output voltages.

The TPS54550 is particularly useful in designs where efficiency, thermal performance, and compact size are critical, making it a versatile choice for a wide range of electronic applications.