/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Samsung Exynos SoC series Pablo driver
 *
 * Copyright (c) 2021 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef IS_SFR_MCSC_V10_0_H
#define IS_SFR_MCSC_V10_0_H

#include "is-hw-api-common.h"

enum is_mcsc_hwfc_mode {
	MCSC_HWFC_MODE_OFF = 0,		/* Both RegionIdx are turned off */
	MCSC_HWFC_MODE_REGION_A_B_PORT,	/* Trun on both RegionIdx */
	MCSC_HWFC_MODE_REGION_A_PORT	/* Turn on only RegionIdx A port */
};

enum is_mcsc_hwfc_format {
	/* Count up region idx at every 8 line for all plane */
	MCSC_HWFC_FMT_YUV444_YUV422 = 0,
	/* Count up region idx at every 16 line for plane0, others are 8 line */
	MCSC_HWFC_FMT_YUV420
};

enum is_mcsc_input_source {
	UNKNOWN_INPUT = 0,
	OTF_INPUT,
	DMA_INPUT,
};

enum mcsc_common_ctrl_queue_num {
	MCSC_QUEUE0 = 0,
	MCSC_QUEUE1 = 1,
	MCSC_QUEUE_URGENT = 2,
	MCSC_QUEUE_NUM_MAX
};

#define INT_PULSE				(0)
#define INT_LEVEL				(1)

#define MCSC_TRY_COUNT			(20000)
#define MCSC_PATH_DRAIN_TOT_LINE (12)
#define HBLANK_CYCLE			(0x2D)

enum mcsc_interrupt_map1 {
	INTR1_MCSC_FRAME_START_INT = 0,
	INTR1_MCSC_FRAME_END_INT = 1,
	INTR1_MCSC_CMDQ_HOLD_INT = 2,
	INTR1_MCSC_SETTING_DONE_INT = 3,
	INTR1_MCSC_C_LOADER_END_INT = 4,
	INTR1_MCSC_COREX_END_INT_0 = 5,
	INTR1_MCSC_COREX_END_INT_1 = 6,
	INTR1_MCSC_ROW_COL_INT = 7,
	INTR1_MCSC_FREEZE_ON_ROW_COL_INT = 8,
	INTR1_MCSC_TRANS_STOP_DONE_INT = 9,
	INTR1_MCSC_CMDQ_ERROR_INT = 10,
	INTR1_MCSC_C_LOADER_ERROR_INT = 11,
	INTR1_MCSC_COREX_ERROR_INT = 12,
	INTR1_MCSC_CINFIFO_0_OVERFLOW_ERROR_INT = 13,
	INTR1_MCSC_CINFIFO_0_OVERLAP_ERROR_INT = 14,
	INTR1_MCSC_CINFIFO_0_PIXEL_CNT_ERROR_INT = 15,
	INTR1_MCSC_CINFIFO_0_INPUT_PROTOCOL_ERROR_INT = 16,
	INTR1_MCSC_CINFIFO_1_OVERFLOW_ERROR_INT = 17,
	INTR1_MCSC_CINFIFO_1_OVERLAP_ERROR_INT = 18,
	INTR1_MCSC_CINFIFO_1_PIXEL_CNT_ERROR_INT = 19,
	INTR1_MCSC_CINFIFO_1_INPUT_PROTOCOL_ERROR_INT = 20,
	INTR1_MCSC_COUTFIFO_0_PIXEL_CNT_ERROR_INT = 21,
	INTR1_MCSC_COUTFIFO_0_INPUT_PROTOCOL_ERROR_INT = 22,
	INTR1_MCSC_COUTFIFO_0_OVERFLOW_ERROR_INT = 23,
	INTR1_MCSC_COUTFIFO_1_PIXEL_CNT_ERROR_INT = 24,
	INTR1_MCSC_COUTFIFO_1_INPUT_PROTOCOL_ERROR_INT = 25,
	INTR1_MCSC_COUTFIFO_1_OVERFLOW_ERROR_INT = 26,
	INTR1_MCSC_RDMA_VOTF_C2COM_SLOW_RING_INT = 27,
	INTR1_MCSC_RDMA_VOTF_LOST_CONNECTION_INT = 28,
	INTR1_MCSC_Reserved = 29,
	INTR1_MCSC_MAX = 30
};

enum mcsc_interrupt_map2 {
	INTR2_MCSC_RDMA_M0_Finish_INT_high_freq = 0,
	INTR2_MCSC_WDMA_M0_Finish_INT = 1,
	INTR2_MCSC_WDMA_M1_Finish_INT = 2,
	INTR2_MCSC_WDMA_M2_Finish_INT = 3,
	INTR2_MCSC_WDMA_M3_Finish_INT = 4,
	INTR2_MCSC_WDMA_M4_Finish_INT = 5,
	INTR2_MCSC_RDMA_VOTF_LOST_CONNECTION_INT = 6,
	INTR2_MCSC_WDMA_VOTF_LOST_CONNECTION_INT = 7,
	INTR2_MCSC_COMP_DEC_ERROR_INT = 8,
	INTR2_MCSC_Djag_Finish_INT = 9,
	INTR2_MCSC_SC0_Finish_INT = 10,
	INTR2_MCSC_SC1_Finish_INT = 11,
	INTR2_MCSC_SC2_Finish_INT = 12,
	INTR2_MCSC_SC3_Finish_INT = 13,
	INTR2_MCSC_SC4_Finish_INT = 14,
	INTR2_MCSC_PC0_Finish_INT = 15,
	INTR2_MCSC_PC1_Finish_INT = 16,
	INTR2_MCSC_PC2_Finish_INT = 17,
	INTR2_MCSC_PC3_Finish_INT = 18,
	INTR2_MCSC_PC4_Finish_INT = 19,
	INTR2_MCSC_CONV420_0_Finish_INT = 20,
	INTR2_MCSC_CONV420_1_Finish_INT = 21,
	INTR2_MCSC_CONV420_2_Finish_INT = 22,
	INTR2_MCSC_CONV420_3_Finish_INT = 23,
	INTR2_MCSC_CONV420_4_Finish_INT = 24,
	INTR2_MCSC_BCHS_0_Finish_INT = 25,
	INTR2_MCSC_BCHS_1_Finish_INT = 26,
	INTR2_MCSC_BCHS_2_Finish_INT = 27,
	INTR2_MCSC_BCHS_3_Finish_INT = 28,
	INTR2_MCSC_BCHS_4_Finish_INT = 29,
	INTR2_MCSC_MAX = 30
};

#define INT1_MCSC_EN_MASK	((0)\
			|(1 << INTR1_MCSC_FRAME_START_INT)\
			|(1 << INTR1_MCSC_FRAME_END_INT)\
			|(1 << INTR1_MCSC_CMDQ_HOLD_INT)\
			|(1 << INTR1_MCSC_SETTING_DONE_INT)\
			|(1 << INTR1_MCSC_C_LOADER_END_INT)\
			|(1 << INTR1_MCSC_COREX_END_INT_0)\
			|(1 << INTR1_MCSC_COREX_END_INT_1)\
			|(1 << INTR1_MCSC_ROW_COL_INT)\
			|(1 << INTR1_MCSC_FREEZE_ON_ROW_COL_INT)\
			|(1 << INTR1_MCSC_TRANS_STOP_DONE_INT)\
			|(1 << INTR1_MCSC_CMDQ_ERROR_INT)\
			|(1 << INTR1_MCSC_C_LOADER_ERROR_INT)\
			|(1 << INTR1_MCSC_COREX_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_0_OVERFLOW_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_0_OVERLAP_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_0_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_0_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_1_OVERFLOW_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_1_OVERLAP_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_1_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_1_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_0_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_0_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_0_OVERFLOW_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_1_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_1_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_1_OVERFLOW_ERROR_INT)\
			|(1 << INTR1_MCSC_RDMA_VOTF_C2COM_SLOW_RING_INT)\
			|(1 << INTR1_MCSC_RDMA_VOTF_LOST_CONNECTION_INT)\
			|(1 << INTR1_MCSC_Reserved)\
			)

#define INT1_MCSC_ERR_MASK	((0)\
			/*|(1 << INTR1_MCSC_FRAME_START_INT)*/\
			/*|(1 << INTR1_MCSC_FRAME_END_INT)*/\
			/*|(1 << INTR1_MCSC_CMDQ_HOLD_INT)*/\
			/*|(1 << INTR1_MCSC_SETTING_DONE_INT)*/\
			/*|(1 << INTR1_MCSC_C_LOADER_END_INT)*/\
			/*|(1 << INTR1_MCSC_COREX_END_INT_0)*/\
			/*|(1 << INTR1_MCSC_COREX_END_INT_1)*/\
			/*|(1 << INTR1_MCSC_ROW_COL_INT)*/\
			/*|(1 << INTR1_MCSC_FREEZE_ON_ROW_COL_INT)*/\
			/*|(1 << INTR1_MCSC_TRANS_STOP_DONE_INT)*/\
			|(1 << INTR1_MCSC_CMDQ_ERROR_INT)\
			|(1 << INTR1_MCSC_C_LOADER_ERROR_INT)\
			|(1 << INTR1_MCSC_COREX_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_0_OVERFLOW_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_0_OVERLAP_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_0_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_0_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_1_OVERFLOW_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_1_OVERLAP_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_1_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR1_MCSC_CINFIFO_1_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_0_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_0_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_0_OVERFLOW_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_1_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_1_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR1_MCSC_COUTFIFO_1_OVERFLOW_ERROR_INT)\
			|(1 << INTR1_MCSC_RDMA_VOTF_C2COM_SLOW_RING_INT)\
			|(1 << INTR1_MCSC_RDMA_VOTF_LOST_CONNECTION_INT)\
			)
#define INT2_MCSC_EN_MASK	((0)\
			/*|(1 << INTR2_MCSC_RDMA_M0_Finish_INT_high_freq)*/\
			/*|(1 << INTR2_MCSC_WDMA_M0_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_WDMA_M1_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_WDMA_M2_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_WDMA_M3_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_WDMA_M4_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_RDMA_VOTF_LOST_CONNECTION_INT)*/\
			/*|(1 << INTR2_MCSC_WDMA_VOTF_LOST_CONNECTION_INT)*/\
			/*|(1 << INTR2_MCSC_COMP_DEC_ERROR_INT)*/\
			/*|(1 << INTR2_MCSC_Djag_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_SC0_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_SC1_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_SC2_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_SC3_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_SC4_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_PC0_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_PC1_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_PC2_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_PC3_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_PC4_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_CONV420_0_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_CONV420_1_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_CONV420_2_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_CONV420_3_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_CONV420_4_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_BCHS_0_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_BCHS_1_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_BCHS_2_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_BCHS_3_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_BCHS_4_Finish_INT)*/\
			)

#define INT2_MCSC_ERR_MASK	((0)\
			/*|(1 << INTR2_MCSC_RDMA_M0_Finish_INT_high_freq)*/\
			/*|(1 << INTR2_MCSC_WDMA_M0_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_WDMA_M1_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_WDMA_M2_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_WDMA_M3_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_WDMA_M4_Finish_INT)*/\
			|(1 << INTR2_MCSC_RDMA_VOTF_LOST_CONNECTION_INT)\
			|(1 << INTR2_MCSC_WDMA_VOTF_LOST_CONNECTION_INT)\
			|(1 << INTR2_MCSC_COMP_DEC_ERROR_INT)\
			/*|(1 << INTR2_MCSC_Djag_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_SC0_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_SC1_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_SC2_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_SC3_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_SC4_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_PC0_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_PC1_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_PC2_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_PC3_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_PC4_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_CONV420_0_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_CONV420_1_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_CONV420_2_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_CONV420_3_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_CONV420_4_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_BCHS_0_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_BCHS_1_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_BCHS_2_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_BCHS_3_Finish_INT)*/\
			/*|(1 << INTR2_MCSC_BCHS_4_Finish_INT)*/\
			)

#define INT_CMDQ_EN_MASK	0xFF

enum is_mcsc_reg_name {
	MCSC_R_CMDQ_ENABLE,
	MCSC_R_CMDQ_STOP_CRPT_ENABLE,
	MCSC_R_SW_RESET,
	MCSC_R_SW_CORE_RESET,
	MCSC_R_SW_APB_RESET,
	MCSC_R_TRANS_STOP_REQ,
	MCSC_R_TRANS_STOP_REQ_RDY,
	MCSC_R_IP_CLOCK_DOWN_MODE,
	MCSC_R_IP_PROCESSING,
	MCSC_R_FORCE_INTERNAL_CLOCK,
	MCSC_R_DEBUG_CLOCK_ENABLE,
	MCSC_R_IP_POST_FRAME_GAP,
	MCSC_R_IP_DRCG_ENABLE,
	MCSC_R_AUTO_IGNORE_INTERRUPT_ENABLE,
	MCSC_R_AUTO_IGNORE_PREADY_ENABLE,
	MCSC_R_IP_USE_SW_FINISH_COND,
	MCSC_R_SW_FINISH_COND_ENABLE,
	MCSC_R_IP_CORRUPTED_COND_ENABLE,
	MCSC_R_IP_USE_OTF_PATH,
	MCSC_R_IP_USE_CINFIFO_NEW_FRAME_IN,
	MCSC_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH,
	MCSC_R_YUV_MAIN_CTRL_IN_IMG_SZ_HEIGHT,
	MCSC_R_YUV_MAIN_CTRL_FRO_EN,
	MCSC_R_YUV_MAIN_CTRL_INPUT_MONO_EN,
	MCSC_R_YUV_MAIN_CTRL_CRC_EN,
	MCSC_R_YUV_MAIN_CTRL_STALL_THROTTLE_CTRL,
	MCSC_R_CMDQ_QUE_CMD_H,
	MCSC_R_CMDQ_QUE_CMD_M,
	MCSC_R_CMDQ_QUE_CMD_L,
	MCSC_R_CMDQ_ADD_TO_QUEUE_0,
	MCSC_R_CMDQ_ADD_TO_QUEUE_1,
	MCSC_R_CMDQ_ADD_TO_QUEUE_URGENT,
	MCSC_R_CMDQ_LOCK,
	MCSC_R_CMDQ_TIME_SLICE_SEQUENCE,
	MCSC_R_CMDQ_TS_SEQ_END_POINT,
	MCSC_R_CMDQ_TS_SEQ_COUNT_RESET,
	MCSC_R_CMDQ_CTRL_SETSEL_EN,
	MCSC_R_CMDQ_SETSEL,
	MCSC_R_CMDQ_PUSH_BACK_TO_QUEUE,
	MCSC_R_CMDQ_FLUSH_QUEUE_0,
	MCSC_R_CMDQ_FLUSH_QUEUE_1,
	MCSC_R_CMDQ_FLUSH_QUEUE_URGENT,
	MCSC_R_CMDQ_SWAP_QUEUE_0,
	MCSC_R_CMDQ_SWAP_QUEUE_1,
	MCSC_R_CMDQ_SWAP_QUEUE_URGENT,
	MCSC_R_CMDQ_ROTATE_QUEUE_0,
	MCSC_R_CMDQ_ROTATE_QUEUE_1,
	MCSC_R_CMDQ_ROTATE_QUEUE_URGENT,
	MCSC_R_CMDQ_HOLD_MARK_QUEUE_0,
	MCSC_R_CMDQ_HOLD_MARK_QUEUE_1,
	MCSC_R_CMDQ_HOLD_MARK_QUEUE_URGENT,
	MCSC_R_CMDQ_DEBUG_STATUS_TIME_SLICE,
	MCSC_R_CMDQ_DEBUG_STATUS_PRE_LOAD,
	MCSC_R_CMDQ_FRAME_COUNTER_INC_TYPE,
	MCSC_R_CMDQ_FRAME_COUNTER_RESET,
	MCSC_R_CMDQ_FRAME_COUNTER,
	MCSC_R_CMDQ_FRAME_ID,
	MCSC_R_CMDQ_QUEUE_0_INFO,
	MCSC_R_CMDQ_QUEUE_0_RPTR_FOR_DEBUG,
	MCSC_R_CMDQ_DEBUG_QUE_0_CMD_H,
	MCSC_R_CMDQ_DEBUG_QUE_0_CMD_M,
	MCSC_R_CMDQ_DEBUG_QUE_0_CMD_L,
	MCSC_R_CMDQ_QUEUE_1_INFO,
	MCSC_R_CMDQ_QUEUE_1_RPTR_FOR_DEBUG,
	MCSC_R_CMDQ_DEBUG_QUE_1_CMD_H,
	MCSC_R_CMDQ_DEBUG_QUE_1_CMD_M,
	MCSC_R_CMDQ_DEBUG_QUE_1_CMD_L,
	MCSC_R_CMDQ_QUEUE_URGENT_INFO,
	MCSC_R_CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG,
	MCSC_R_CMDQ_DEBUG_QUE_URGENT_CMD_H,
	MCSC_R_CMDQ_DEBUG_QUE_URGENT_CMD_M,
	MCSC_R_CMDQ_DEBUG_QUE_URGENT_CMD_L,
	MCSC_R_CMDQ_DEBUG_STATUS,
	MCSC_R_CMDQ_INT,
	MCSC_R_CMDQ_INT_ENABLE,
	MCSC_R_CMDQ_INT_STATUS,
	MCSC_R_CMDQ_INT_CLEAR,
	MCSC_R_C_LOADER_ENABLE,
	MCSC_R_C_LOADER_RESET,
	MCSC_R_C_LOADER_FAST_MODE,
	MCSC_R_C_LOADER_REMAP_EN,
	MCSC_R_C_LOADER_ACCESS_INTERVAL,
	MCSC_R_C_LOADER_REMAP_00_ADDR,
	MCSC_R_C_LOADER_REMAP_01_ADDR,
	MCSC_R_C_LOADER_REMAP_02_ADDR,
	MCSC_R_C_LOADER_REMAP_03_ADDR,
	MCSC_R_C_LOADER_REMAP_04_ADDR,
	MCSC_R_C_LOADER_REMAP_05_ADDR,
	MCSC_R_C_LOADER_REMAP_06_ADDR,
	MCSC_R_C_LOADER_REMAP_07_ADDR,
	MCSC_R_C_LOADER_DEBUG_STATUS,
	MCSC_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER,
	MCSC_R_C_LOADER_DEBUG_HEADER_APB_COUNTER,
	MCSC_R_COREX_ENABLE,
	MCSC_R_COREX_RESET,
	MCSC_R_COREX_FAST_MODE,
	MCSC_R_COREX_UPDATE_TYPE_0,
	MCSC_R_COREX_UPDATE_TYPE_1,
	MCSC_R_COREX_UPDATE_MODE_0,
	MCSC_R_COREX_UPDATE_MODE_1,
	MCSC_R_COREX_START_0,
	MCSC_R_COREX_START_1,
	MCSC_R_COREX_COPY_FROM_IP_0,
	MCSC_R_COREX_COPY_FROM_IP_1,
	MCSC_R_COREX_STATUS_0,
	MCSC_R_COREX_STATUS_1,
	MCSC_R_COREX_PRE_ADDR_CONFIG,
	MCSC_R_COREX_PRE_DATA_CONFIG,
	MCSC_R_COREX_POST_ADDR_CONFIG,
	MCSC_R_COREX_POST_DATA_CONFIG,
	MCSC_R_COREX_PRE_POST_CONFIG_EN,
	MCSC_R_COREX_TYPE_WRITE,
	MCSC_R_COREX_TYPE_WRITE_TRIGGER,
	MCSC_R_COREX_TYPE_READ,
	MCSC_R_COREX_TYPE_READ_OFFSET,
	MCSC_R_COREX_INTERRUPT_VECTOR_MASKED,
	MCSC_R_COREX_INTERRUPT_VECTOR,
	MCSC_R_COREX_INTERRUPT_VECTOR_CLEAR,
	MCSC_R_COREX_INTERRUPT_MASK,
	MCSC_R_INT_REQ_INT0,
	MCSC_R_INT_REQ_INT0_ENABLE,
	MCSC_R_INT_REQ_INT0_STATUS,
	MCSC_R_INT_REQ_INT0_CLEAR,
	MCSC_R_INT_REQ_INT1,
	MCSC_R_INT_REQ_INT1_ENABLE,
	MCSC_R_INT_REQ_INT1_STATUS,
	MCSC_R_INT_REQ_INT1_CLEAR,
	MCSC_R_INT_HIST_CURINT0,
	MCSC_R_INT_HIST_CURINT0_ENABLE,
	MCSC_R_INT_HIST_CURINT0_STATUS,
	MCSC_R_INT_HIST_CURINT1,
	MCSC_R_INT_HIST_CURINT1_ENABLE,
	MCSC_R_INT_HIST_CURINT1_STATUS,
	MCSC_R_INT_HIST_00_FRAME_ID,
	MCSC_R_INT_HIST_00_INT0,
	MCSC_R_INT_HIST_00_INT1,
	MCSC_R_INT_HIST_01_FRAME_ID,
	MCSC_R_INT_HIST_01_INT0,
	MCSC_R_INT_HIST_01_INT1,
	MCSC_R_INT_HIST_02_FRAME_ID,
	MCSC_R_INT_HIST_02_INT0,
	MCSC_R_INT_HIST_02_INT1,
	MCSC_R_INT_HIST_03_FRAME_ID,
	MCSC_R_INT_HIST_03_INT0,
	MCSC_R_INT_HIST_03_INT1,
	MCSC_R_INT_HIST_04_FRAME_ID,
	MCSC_R_INT_HIST_04_INT0,
	MCSC_R_INT_HIST_04_INT1,
	MCSC_R_INT_HIST_05_FRAME_ID,
	MCSC_R_INT_HIST_05_INT0,
	MCSC_R_INT_HIST_05_INT1,
	MCSC_R_INT_HIST_06_FRAME_ID,
	MCSC_R_INT_HIST_06_INT0,
	MCSC_R_INT_HIST_06_INT1,
	MCSC_R_INT_HIST_07_FRAME_ID,
	MCSC_R_INT_HIST_07_INT0,
	MCSC_R_INT_HIST_07_INT1,
	MCSC_R_SECU_CTRL_SEQID,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_0,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_1,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_2,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_3,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_4,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_5,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_6,
	MCSC_R_SECU_CTRL_TZINFO_SEQID_7,
	MCSC_R_PERF_MONITOR_ENABLE,
	MCSC_R_PERF_MONITOR_CLEAR,
	MCSC_R_PERF_MONITOR_INT_USER_SEL,
	MCSC_R_PERF_MONITOR_INT_START,
	MCSC_R_PERF_MONITOR_INT_END,
	MCSC_R_PERF_MONITOR_INT_USER,
	MCSC_R_PERF_MONITOR_PROCESS_PRE_CONFIG,
	MCSC_R_PERF_MONITOR_PROCESS_FRAME,
	MCSC_R_IP_VERSION,
	MCSC_R_COMMON_CTRL_VERSION,
	MCSC_R_QCH_STATUS,
	MCSC_R_IDLENESS_STATUS,
	MCSC_R_IP_BUSY_MONITOR_0,
	MCSC_R_IP_BUSY_MONITOR_1,
	MCSC_R_IP_BUSY_MONITOR_2,
	MCSC_R_IP_BUSY_MONITOR_3,
	MCSC_R_IP_STALL_OUT_STATUS_0,
	MCSC_R_IP_STALL_OUT_STATUS_1,
	MCSC_R_IP_STALL_OUT_STATUS_2,
	MCSC_R_IP_STALL_OUT_STATUS_3,
	MCSC_R_STOPEN_CRC_STOP_VALID_COUNT,
	MCSC_R_IP_ROL_RESET,
	MCSC_R_IP_ROL_MODE,
	MCSC_R_IP_ROL_SELECT,
	MCSC_R_IP_INT_ON_COL_ROW,
	MCSC_R_IP_INT_ON_COL_ROW_POS,
	MCSC_R_FREEZE_EN,
	MCSC_R_FREEZE_COL_ROW_POS,
	MCSC_R_FREEZE_CORRUPTED_ENABLE,
	MCSC_R_YUV_CINFIFO_ENABLE,
	MCSC_R_YUV_CINFIFO_CONFIG,
	MCSC_R_YUV_CINFIFO_STALL_CTRL,
	MCSC_R_YUV_CINFIFO_INTERVAL_VBLANK,
	MCSC_R_YUV_CINFIFO_INTERVALS,
	MCSC_R_YUV_CINFIFO_STATUS,
	MCSC_R_YUV_CINFIFO_INPUT_CNT,
	MCSC_R_YUV_CINFIFO_STALL_CNT,
	MCSC_R_YUV_CINFIFO_FIFO_FULLNESS,
	MCSC_R_YUV_CINFIFO_STREAM_CRC,
	MCSC_R_STAT_RDMACL_ENABLE,
	MCSC_R_STAT_RDMACL_COMP_CTRL,
	MCSC_R_STAT_RDMACL_DATA_FORMAT,
	MCSC_R_STAT_RDMACL_MONO_MODE,
	MCSC_R_STAT_RDMACL_WIDTH,
	MCSC_R_STAT_RDMACL_HEIGHT,
	MCSC_R_STAT_RDMACL_STRIDE_1P,
	MCSC_R_STAT_RDMACL_MAX_MO,
	MCSC_R_STAT_RDMACL_LINE_GAP,
	MCSC_R_STAT_RDMACL_MAX_BL,
	MCSC_R_STAT_RDMACL_BUSINFO,
	MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_R_STAT_RDMACL_IMG_CRC_1P,
	MCSC_R_STAT_RDMACL_MON_STATUS_0,
	MCSC_R_STAT_RDMACL_MON_STATUS_1,
	MCSC_R_STAT_RDMACL_MON_STATUS_2,
	MCSC_R_STAT_RDMACL_MON_STATUS_3,
	MCSC_R_STAT_RDMAHF_ENABLE,
	MCSC_R_STAT_RDMAHF_COMP_CTRL,
	MCSC_R_STAT_RDMAHF_COMP_ERROR_MODE,
	MCSC_R_STAT_RDMAHF_COMP_ERROR_VALUE,
	MCSC_R_STAT_RDMAHF_DATA_FORMAT,
	MCSC_R_STAT_RDMAHF_MONO_MODE,
	MCSC_R_STAT_RDMAHF_COMP_LOSSY_BYTE32NUM,
	MCSC_R_STAT_RDMAHF_WIDTH,
	MCSC_R_STAT_RDMAHF_HEIGHT,
	MCSC_R_STAT_RDMAHF_STRIDE_1P,
	MCSC_R_STAT_RDMAHF_STRIDE_HEADER_1P,
	MCSC_R_STAT_RDMAHF_VOTF_EN,
	MCSC_R_STAT_RDMAHF_MAX_MO,
	MCSC_R_STAT_RDMAHF_LINE_GAP,
	MCSC_R_STAT_RDMAHF_MAX_BL,
	MCSC_R_STAT_RDMAHF_BUSINFO,
	MCSC_R_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_R_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_R_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_R_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_R_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_R_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_R_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_R_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_R_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_0,
	MCSC_R_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_1,
	MCSC_R_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_2,
	MCSC_R_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_3,
	MCSC_R_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_4,
	MCSC_R_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_5,
	MCSC_R_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_6,
	MCSC_R_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_7,
	MCSC_R_STAT_RDMAHF_IMG_CRC_1P,
	MCSC_R_STAT_RDMAHF_HEADER_CRC_1P,
	MCSC_R_STAT_RDMAHF_MON_STATUS_0,
	MCSC_R_STAT_RDMAHF_MON_STATUS_1,
	MCSC_R_STAT_RDMAHF_MON_STATUS_2,
	MCSC_R_STAT_RDMAHF_MON_STATUS_3,
	MCSC_R_YUV_WDMASC_W0_ENABLE,
	MCSC_R_YUV_WDMASC_W0_COMP_CTRL,
	MCSC_R_YUV_WDMASC_W0_DATA_FORMAT,
	MCSC_R_YUV_WDMASC_W0_MONO_CTRL,
	MCSC_R_YUV_WDMASC_W0_COMP_LOSSY_BYTE32NUM,
	MCSC_R_YUV_WDMASC_W0_WIDTH,
	MCSC_R_YUV_WDMASC_W0_HEIGHT,
	MCSC_R_YUV_WDMASC_W0_STRIDE_1P,
	MCSC_R_YUV_WDMASC_W0_STRIDE_2P,
	MCSC_R_YUV_WDMASC_W0_STRIDE_3P,
	MCSC_R_YUV_WDMASC_W0_STRIDE_HEADER_1P,
	MCSC_R_YUV_WDMASC_W0_STRIDE_HEADER_2P,
	MCSC_R_YUV_WDMASC_W0_VOTF_EN,
	MCSC_R_YUV_WDMASC_W0_MAX_MO,
	MCSC_R_YUV_WDMASC_W0_LINE_GAP,
	MCSC_R_YUV_WDMASC_W0_MAX_BL,
	MCSC_R_YUV_WDMASC_W0_BUSINFO,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W0_IMG_CRC_1P,
	MCSC_R_YUV_WDMASC_W0_IMG_CRC_2P,
	MCSC_R_YUV_WDMASC_W0_IMG_CRC_3P,
	MCSC_R_YUV_WDMASC_W0_HEADER_CRC_1P,
	MCSC_R_YUV_WDMASC_W0_HEADER_CRC_2P,
	MCSC_R_YUV_WDMASC_W0_MON_STATUS_0,
	MCSC_R_YUV_WDMASC_W0_MON_STATUS_1,
	MCSC_R_YUV_WDMASC_W0_MON_STATUS_2,
	MCSC_R_YUV_WDMASC_W0_MON_STATUS_3,
	MCSC_R_YUV_WDMASC_W0_BW_LIMIT_0,
	MCSC_R_YUV_WDMASC_W0_BW_LIMIT_1,
	MCSC_R_YUV_WDMASC_W0_BW_LIMIT_2,
	MCSC_R_YUV_WDMASC_W0_FLIP_CONTROL,
	MCSC_R_YUV_WDMASC_W0_RGB_ALPHA,
	MCSC_R_YUV_WDMASC_W1_ENABLE,
	MCSC_R_YUV_WDMASC_W1_COMP_CTRL,
	MCSC_R_YUV_WDMASC_W1_DATA_FORMAT,
	MCSC_R_YUV_WDMASC_W1_MONO_CTRL,
	MCSC_R_YUV_WDMASC_W1_COMP_LOSSY_BYTE32NUM,
	MCSC_R_YUV_WDMASC_W1_WIDTH,
	MCSC_R_YUV_WDMASC_W1_HEIGHT,
	MCSC_R_YUV_WDMASC_W1_STRIDE_1P,
	MCSC_R_YUV_WDMASC_W1_STRIDE_2P,
	MCSC_R_YUV_WDMASC_W1_STRIDE_3P,
	MCSC_R_YUV_WDMASC_W1_STRIDE_HEADER_1P,
	MCSC_R_YUV_WDMASC_W1_STRIDE_HEADER_2P,
	MCSC_R_YUV_WDMASC_W1_VOTF_EN,
	MCSC_R_YUV_WDMASC_W1_MAX_MO,
	MCSC_R_YUV_WDMASC_W1_LINE_GAP,
	MCSC_R_YUV_WDMASC_W1_MAX_BL,
	MCSC_R_YUV_WDMASC_W1_BUSINFO,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W1_IMG_CRC_1P,
	MCSC_R_YUV_WDMASC_W1_IMG_CRC_2P,
	MCSC_R_YUV_WDMASC_W1_IMG_CRC_3P,
	MCSC_R_YUV_WDMASC_W1_HEADER_CRC_1P,
	MCSC_R_YUV_WDMASC_W1_HEADER_CRC_2P,
	MCSC_R_YUV_WDMASC_W1_MON_STATUS_0,
	MCSC_R_YUV_WDMASC_W1_MON_STATUS_1,
	MCSC_R_YUV_WDMASC_W1_MON_STATUS_2,
	MCSC_R_YUV_WDMASC_W1_MON_STATUS_3,
	MCSC_R_YUV_WDMASC_W1_BW_LIMIT_0,
	MCSC_R_YUV_WDMASC_W1_BW_LIMIT_1,
	MCSC_R_YUV_WDMASC_W1_BW_LIMIT_2,
	MCSC_R_YUV_WDMASC_W1_FLIP_CONTROL,
	MCSC_R_YUV_WDMASC_W1_RGB_ALPHA,
	MCSC_R_YUV_WDMASC_W2_ENABLE,
	MCSC_R_YUV_WDMASC_W2_COMP_CTRL,
	MCSC_R_YUV_WDMASC_W2_DATA_FORMAT,
	MCSC_R_YUV_WDMASC_W2_MONO_CTRL,
	MCSC_R_YUV_WDMASC_W2_WIDTH,
	MCSC_R_YUV_WDMASC_W2_HEIGHT,
	MCSC_R_YUV_WDMASC_W2_STRIDE_1P,
	MCSC_R_YUV_WDMASC_W2_STRIDE_2P,
	MCSC_R_YUV_WDMASC_W2_STRIDE_3P,
	MCSC_R_YUV_WDMASC_W2_VOTF_EN,
	MCSC_R_YUV_WDMASC_W2_MAX_MO,
	MCSC_R_YUV_WDMASC_W2_LINE_GAP,
	MCSC_R_YUV_WDMASC_W2_MAX_BL,
	MCSC_R_YUV_WDMASC_W2_BUSINFO,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W2_IMG_CRC_1P,
	MCSC_R_YUV_WDMASC_W2_IMG_CRC_2P,
	MCSC_R_YUV_WDMASC_W2_IMG_CRC_3P,
	MCSC_R_YUV_WDMASC_W2_MON_STATUS_0,
	MCSC_R_YUV_WDMASC_W2_MON_STATUS_1,
	MCSC_R_YUV_WDMASC_W2_MON_STATUS_2,
	MCSC_R_YUV_WDMASC_W2_MON_STATUS_3,
	MCSC_R_YUV_WDMASC_W2_BW_LIMIT_0,
	MCSC_R_YUV_WDMASC_W2_BW_LIMIT_1,
	MCSC_R_YUV_WDMASC_W2_BW_LIMIT_2,
	MCSC_R_YUV_WDMASC_W2_FLIP_CONTROL,
	MCSC_R_YUV_WDMASC_W2_RGB_ALPHA,
	MCSC_R_YUV_WDMASC_W3_ENABLE,
	MCSC_R_YUV_WDMASC_W3_COMP_CTRL,
	MCSC_R_YUV_WDMASC_W3_DATA_FORMAT,
	MCSC_R_YUV_WDMASC_W3_MONO_CTRL,
	MCSC_R_YUV_WDMASC_W3_WIDTH,
	MCSC_R_YUV_WDMASC_W3_HEIGHT,
	MCSC_R_YUV_WDMASC_W3_STRIDE_1P,
	MCSC_R_YUV_WDMASC_W3_STRIDE_2P,
	MCSC_R_YUV_WDMASC_W3_STRIDE_3P,
	MCSC_R_YUV_WDMASC_W3_VOTF_EN,
	MCSC_R_YUV_WDMASC_W3_MAX_MO,
	MCSC_R_YUV_WDMASC_W3_LINE_GAP,
	MCSC_R_YUV_WDMASC_W3_MAX_BL,
	MCSC_R_YUV_WDMASC_W3_BUSINFO,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W3_IMG_CRC_1P,
	MCSC_R_YUV_WDMASC_W3_IMG_CRC_2P,
	MCSC_R_YUV_WDMASC_W3_IMG_CRC_3P,
	MCSC_R_YUV_WDMASC_W3_MON_STATUS_0,
	MCSC_R_YUV_WDMASC_W3_MON_STATUS_1,
	MCSC_R_YUV_WDMASC_W3_MON_STATUS_2,
	MCSC_R_YUV_WDMASC_W3_MON_STATUS_3,
	MCSC_R_YUV_WDMASC_W3_BW_LIMIT_0,
	MCSC_R_YUV_WDMASC_W3_BW_LIMIT_1,
	MCSC_R_YUV_WDMASC_W3_BW_LIMIT_2,
	MCSC_R_YUV_WDMASC_W3_FLIP_CONTROL,
	MCSC_R_YUV_WDMASC_W3_RGB_ALPHA,
	MCSC_R_YUV_WDMASC_W4_ENABLE,
	MCSC_R_YUV_WDMASC_W4_COMP_CTRL,
	MCSC_R_YUV_WDMASC_W4_DATA_FORMAT,
	MCSC_R_YUV_WDMASC_W4_MONO_CTRL,
	MCSC_R_YUV_WDMASC_W4_WIDTH,
	MCSC_R_YUV_WDMASC_W4_HEIGHT,
	MCSC_R_YUV_WDMASC_W4_STRIDE_1P,
	MCSC_R_YUV_WDMASC_W4_STRIDE_2P,
	MCSC_R_YUV_WDMASC_W4_STRIDE_3P,
	MCSC_R_YUV_WDMASC_W4_VOTF_EN,
	MCSC_R_YUV_WDMASC_W4_MAX_MO,
	MCSC_R_YUV_WDMASC_W4_LINE_GAP,
	MCSC_R_YUV_WDMASC_W4_MAX_BL,
	MCSC_R_YUV_WDMASC_W4_BUSINFO,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_0,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_1,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_2,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_3,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_4,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_5,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_6,
	MCSC_R_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_7,
	MCSC_R_YUV_WDMASC_W4_IMG_CRC_1P,
	MCSC_R_YUV_WDMASC_W4_IMG_CRC_2P,
	MCSC_R_YUV_WDMASC_W4_IMG_CRC_3P,
	MCSC_R_YUV_WDMASC_W4_MON_STATUS_0,
	MCSC_R_YUV_WDMASC_W4_MON_STATUS_1,
	MCSC_R_YUV_WDMASC_W4_MON_STATUS_2,
	MCSC_R_YUV_WDMASC_W4_MON_STATUS_3,
	MCSC_R_YUV_WDMASC_W4_BW_LIMIT_0,
	MCSC_R_YUV_WDMASC_W4_BW_LIMIT_1,
	MCSC_R_YUV_WDMASC_W4_BW_LIMIT_2,
	MCSC_R_YUV_WDMASC_W4_FLIP_CONTROL,
	MCSC_R_YUV_WDMASC_W4_RGB_ALPHA,
	MCSC_R_YUV_WDMASC_W0_DITHER,
	MCSC_R_YUV_WDMASC_W0_RGB_CONV444_WEIGHT,
	MCSC_R_YUV_WDMASC_W0_PER_SUB_FRAME_EN,
	MCSC_R_YUV_WDMASC_W0_COMP_SRAM_START_ADDR,
	MCSC_R_YUV_WDMASC_W0_HF_USE_YUV_WDMASC_W4_MEM,
	MCSC_R_YUV_WDMASC_W1_DITHER,
	MCSC_R_YUV_WDMASC_W1_RGB_CONV444_WEIGHT,
	MCSC_R_YUV_WDMASC_W1_PER_SUB_FRAME_EN,
	MCSC_R_YUV_WDMASC_W1_COMP_SRAM_START_ADDR,
	MCSC_R_YUV_WDMASC_W2_DITHER,
	MCSC_R_YUV_WDMASC_W2_RGB_CONV444_WEIGHT,
	MCSC_R_YUV_WDMASC_W2_PER_SUB_FRAME_EN,
	MCSC_R_YUV_WDMASC_W3_DITHER,
	MCSC_R_YUV_WDMASC_W3_RGB_CONV444_WEIGHT,
	MCSC_R_YUV_WDMASC_W3_PER_SUB_FRAME_EN,
	MCSC_R_YUV_WDMASC_W4_DITHER,
	MCSC_R_YUV_WDMASC_W4_RGB_CONV444_WEIGHT,
	MCSC_R_YUV_WDMASC_W4_PER_SUB_FRAME_EN,
	MCSC_R_YUV_WDMASC_RGB_OFFSET,
	MCSC_R_YUV_WDMASC_RGB_COEF_0,
	MCSC_R_YUV_WDMASC_RGB_COEF_1,
	MCSC_R_YUV_WDMASC_RGB_COEF_2,
	MCSC_R_YUV_WDMASC_RGB_COEF_3,
	MCSC_R_YUV_WDMASC_RGB_COEF_4,
	MCSC_R_YUV_DJAG_CTRL,
	MCSC_R_YUV_DJAG_IMG_SIZE,
	MCSC_R_YUV_DJAG_PS_SRC_POS,
	MCSC_R_YUV_DJAG_PS_SRC_SIZE,
	MCSC_R_YUV_DJAG_PS_DST_SIZE,
	MCSC_R_YUV_DJAG_PS_H_RATIO,
	MCSC_R_YUV_DJAG_PS_V_RATIO,
	MCSC_R_YUV_DJAG_PS_H_INIT_PHASE_OFFSET,
	MCSC_R_YUV_DJAG_PS_V_INIT_PHASE_OFFSET,
	MCSC_R_YUV_DJAG_PS_ROUND_MODE,
	MCSC_R_YUV_DJAG_PS_STRIP_PRE_DST_SIZE,
	MCSC_R_YUV_DJAG_PS_STRIP_IN_START_POS,
	MCSC_R_YUV_DJAG_OUT_CROP_POS,
	MCSC_R_YUV_DJAG_OUT_CROP_SIZE,
	MCSC_R_YUV_DJAG_XFILTER_DEJAGGING_COEFF,
	MCSC_R_YUV_DJAG_THRES_1X5_MATCHING,
	MCSC_R_YUV_DJAG_THRES_SHOOTING_DETECT_0,
	MCSC_R_YUV_DJAG_THRES_SHOOTING_DETECT_1,
	MCSC_R_YUV_DJAG_LFSR_SEED_0,
	MCSC_R_YUV_DJAG_LFSR_SEED_1,
	MCSC_R_YUV_DJAG_LFSR_SEED_2,
	MCSC_R_YUV_DJAG_DITHER_VALUE_04,
	MCSC_R_YUV_DJAG_DITHER_VALUE_58,
	MCSC_R_YUV_DJAG_DITHER_THRES,
	MCSC_R_YUV_DJAG_CP_HF_THRES,
	MCSC_R_YUV_DJAG_CP_ARBI,
	MCSC_R_YUV_DJAG_DITHER_WB,
	MCSC_R_YUV_DJAG_RECOM_CTRL,
	MCSC_R_YUV_DJAG_RECOM_WEIGHT,
	MCSC_R_YUV_DJAG_RECOM_IMG_SIZE,
	MCSC_R_YUV_DJAG_RECOM_IN_CROP_POS,
	MCSC_R_YUV_DJAG_RECOM_RADIAL_CENTER,
	MCSC_R_YUV_DJAG_RECOM_RADIAL_BINNING,
	MCSC_R_YUV_DJAG_RECOM_RADIAL_BIQUAD_FACTOR_A,
	MCSC_R_YUV_DJAG_RECOM_RADIAL_BIQUAD_FACTOR_B,
	MCSC_R_YUV_DJAG_RECOM_RADIAL_GAIN_ENABLE,
	MCSC_R_YUV_DJAG_RECOM_RADIAL_GAIN_INCREMENT,
	MCSC_R_YUV_DJAG_RECOM_RADIAL_BIQUAD_SCAL_SHIFT_ADDER,
	MCSC_R_YUV_DJAG_SC_V_COEFF_0_01,
	MCSC_R_YUV_DJAG_SC_V_COEFF_0_23,
	MCSC_R_YUV_DJAG_SC_V_COEFF_1_01,
	MCSC_R_YUV_DJAG_SC_V_COEFF_1_23,
	MCSC_R_YUV_DJAG_SC_V_COEFF_2_01,
	MCSC_R_YUV_DJAG_SC_V_COEFF_2_23,
	MCSC_R_YUV_DJAG_SC_V_COEFF_3_01,
	MCSC_R_YUV_DJAG_SC_V_COEFF_3_23,
	MCSC_R_YUV_DJAG_SC_V_COEFF_4_01,
	MCSC_R_YUV_DJAG_SC_V_COEFF_4_23,
	MCSC_R_YUV_DJAG_SC_V_COEFF_5_01,
	MCSC_R_YUV_DJAG_SC_V_COEFF_5_23,
	MCSC_R_YUV_DJAG_SC_V_COEFF_6_01,
	MCSC_R_YUV_DJAG_SC_V_COEFF_6_23,
	MCSC_R_YUV_DJAG_SC_V_COEFF_7_01,
	MCSC_R_YUV_DJAG_SC_V_COEFF_7_23,
	MCSC_R_YUV_DJAG_SC_V_COEFF_8_01,
	MCSC_R_YUV_DJAG_SC_V_COEFF_8_23,
	MCSC_R_YUV_DJAG_SC_H_COEFF_0_01,
	MCSC_R_YUV_DJAG_SC_H_COEFF_0_23,
	MCSC_R_YUV_DJAG_SC_H_COEFF_0_45,
	MCSC_R_YUV_DJAG_SC_H_COEFF_0_67,
	MCSC_R_YUV_DJAG_SC_H_COEFF_1_01,
	MCSC_R_YUV_DJAG_SC_H_COEFF_1_23,
	MCSC_R_YUV_DJAG_SC_H_COEFF_1_45,
	MCSC_R_YUV_DJAG_SC_H_COEFF_1_67,
	MCSC_R_YUV_DJAG_SC_H_COEFF_2_01,
	MCSC_R_YUV_DJAG_SC_H_COEFF_2_23,
	MCSC_R_YUV_DJAG_SC_H_COEFF_2_45,
	MCSC_R_YUV_DJAG_SC_H_COEFF_2_67,
	MCSC_R_YUV_DJAG_SC_H_COEFF_3_01,
	MCSC_R_YUV_DJAG_SC_H_COEFF_3_23,
	MCSC_R_YUV_DJAG_SC_H_COEFF_3_45,
	MCSC_R_YUV_DJAG_SC_H_COEFF_3_67,
	MCSC_R_YUV_DJAG_SC_H_COEFF_4_01,
	MCSC_R_YUV_DJAG_SC_H_COEFF_4_23,
	MCSC_R_YUV_DJAG_SC_H_COEFF_4_45,
	MCSC_R_YUV_DJAG_SC_H_COEFF_4_67,
	MCSC_R_YUV_DJAG_SC_H_COEFF_5_01,
	MCSC_R_YUV_DJAG_SC_H_COEFF_5_23,
	MCSC_R_YUV_DJAG_SC_H_COEFF_5_45,
	MCSC_R_YUV_DJAG_SC_H_COEFF_5_67,
	MCSC_R_YUV_DJAG_SC_H_COEFF_6_01,
	MCSC_R_YUV_DJAG_SC_H_COEFF_6_23,
	MCSC_R_YUV_DJAG_SC_H_COEFF_6_45,
	MCSC_R_YUV_DJAG_SC_H_COEFF_6_67,
	MCSC_R_YUV_DJAG_SC_H_COEFF_7_01,
	MCSC_R_YUV_DJAG_SC_H_COEFF_7_23,
	MCSC_R_YUV_DJAG_SC_H_COEFF_7_45,
	MCSC_R_YUV_DJAG_SC_H_COEFF_7_67,
	MCSC_R_YUV_DJAG_SC_H_COEFF_8_01,
	MCSC_R_YUV_DJAG_SC_H_COEFF_8_23,
	MCSC_R_YUV_DJAG_SC_H_COEFF_8_45,
	MCSC_R_YUV_DJAG_SC_H_COEFF_8_67,
	MCSC_R_YUV_POLY_SC0_CTRL,
	MCSC_R_YUV_POLY_SC0_SRC_POS,
	MCSC_R_YUV_POLY_SC0_SRC_SIZE,
	MCSC_R_YUV_POLY_SC0_DST_SIZE,
	MCSC_R_YUV_POLY_SC0_H_RATIO,
	MCSC_R_YUV_POLY_SC0_V_RATIO,
	MCSC_R_YUV_POLY_SC0_H_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POLY_SC0_V_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POLY_SC0_ROUND_MODE,
	MCSC_R_YUV_POLY_SC0_V_COEFF_0_01,
	MCSC_R_YUV_POLY_SC0_V_COEFF_0_23,
	MCSC_R_YUV_POLY_SC0_V_COEFF_1_01,
	MCSC_R_YUV_POLY_SC0_V_COEFF_1_23,
	MCSC_R_YUV_POLY_SC0_V_COEFF_2_01,
	MCSC_R_YUV_POLY_SC0_V_COEFF_2_23,
	MCSC_R_YUV_POLY_SC0_V_COEFF_3_01,
	MCSC_R_YUV_POLY_SC0_V_COEFF_3_23,
	MCSC_R_YUV_POLY_SC0_V_COEFF_4_01,
	MCSC_R_YUV_POLY_SC0_V_COEFF_4_23,
	MCSC_R_YUV_POLY_SC0_V_COEFF_5_01,
	MCSC_R_YUV_POLY_SC0_V_COEFF_5_23,
	MCSC_R_YUV_POLY_SC0_V_COEFF_6_01,
	MCSC_R_YUV_POLY_SC0_V_COEFF_6_23,
	MCSC_R_YUV_POLY_SC0_V_COEFF_7_01,
	MCSC_R_YUV_POLY_SC0_V_COEFF_7_23,
	MCSC_R_YUV_POLY_SC0_V_COEFF_8_01,
	MCSC_R_YUV_POLY_SC0_V_COEFF_8_23,
	MCSC_R_YUV_POLY_SC0_H_COEFF_0_01,
	MCSC_R_YUV_POLY_SC0_H_COEFF_0_23,
	MCSC_R_YUV_POLY_SC0_H_COEFF_0_45,
	MCSC_R_YUV_POLY_SC0_H_COEFF_0_67,
	MCSC_R_YUV_POLY_SC0_H_COEFF_1_01,
	MCSC_R_YUV_POLY_SC0_H_COEFF_1_23,
	MCSC_R_YUV_POLY_SC0_H_COEFF_1_45,
	MCSC_R_YUV_POLY_SC0_H_COEFF_1_67,
	MCSC_R_YUV_POLY_SC0_H_COEFF_2_01,
	MCSC_R_YUV_POLY_SC0_H_COEFF_2_23,
	MCSC_R_YUV_POLY_SC0_H_COEFF_2_45,
	MCSC_R_YUV_POLY_SC0_H_COEFF_2_67,
	MCSC_R_YUV_POLY_SC0_H_COEFF_3_01,
	MCSC_R_YUV_POLY_SC0_H_COEFF_3_23,
	MCSC_R_YUV_POLY_SC0_H_COEFF_3_45,
	MCSC_R_YUV_POLY_SC0_H_COEFF_3_67,
	MCSC_R_YUV_POLY_SC0_H_COEFF_4_01,
	MCSC_R_YUV_POLY_SC0_H_COEFF_4_23,
	MCSC_R_YUV_POLY_SC0_H_COEFF_4_45,
	MCSC_R_YUV_POLY_SC0_H_COEFF_4_67,
	MCSC_R_YUV_POLY_SC0_H_COEFF_5_01,
	MCSC_R_YUV_POLY_SC0_H_COEFF_5_23,
	MCSC_R_YUV_POLY_SC0_H_COEFF_5_45,
	MCSC_R_YUV_POLY_SC0_H_COEFF_5_67,
	MCSC_R_YUV_POLY_SC0_H_COEFF_6_01,
	MCSC_R_YUV_POLY_SC0_H_COEFF_6_23,
	MCSC_R_YUV_POLY_SC0_H_COEFF_6_45,
	MCSC_R_YUV_POLY_SC0_H_COEFF_6_67,
	MCSC_R_YUV_POLY_SC0_H_COEFF_7_01,
	MCSC_R_YUV_POLY_SC0_H_COEFF_7_23,
	MCSC_R_YUV_POLY_SC0_H_COEFF_7_45,
	MCSC_R_YUV_POLY_SC0_H_COEFF_7_67,
	MCSC_R_YUV_POLY_SC0_H_COEFF_8_01,
	MCSC_R_YUV_POLY_SC0_H_COEFF_8_23,
	MCSC_R_YUV_POLY_SC0_H_COEFF_8_45,
	MCSC_R_YUV_POLY_SC0_H_COEFF_8_67,
	MCSC_R_YUV_POLY_SC1_CTRL,
	MCSC_R_YUV_POLY_SC1_SRC_POS,
	MCSC_R_YUV_POLY_SC1_SRC_SIZE,
	MCSC_R_YUV_POLY_SC1_DST_SIZE,
	MCSC_R_YUV_POLY_SC1_H_RATIO,
	MCSC_R_YUV_POLY_SC1_V_RATIO,
	MCSC_R_YUV_POLY_SC1_H_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POLY_SC1_V_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POLY_SC1_ROUND_MODE,
	MCSC_R_YUV_POLY_SC1_V_COEFF_0_01,
	MCSC_R_YUV_POLY_SC1_V_COEFF_0_23,
	MCSC_R_YUV_POLY_SC1_V_COEFF_1_01,
	MCSC_R_YUV_POLY_SC1_V_COEFF_1_23,
	MCSC_R_YUV_POLY_SC1_V_COEFF_2_01,
	MCSC_R_YUV_POLY_SC1_V_COEFF_2_23,
	MCSC_R_YUV_POLY_SC1_V_COEFF_3_01,
	MCSC_R_YUV_POLY_SC1_V_COEFF_3_23,
	MCSC_R_YUV_POLY_SC1_V_COEFF_4_01,
	MCSC_R_YUV_POLY_SC1_V_COEFF_4_23,
	MCSC_R_YUV_POLY_SC1_V_COEFF_5_01,
	MCSC_R_YUV_POLY_SC1_V_COEFF_5_23,
	MCSC_R_YUV_POLY_SC1_V_COEFF_6_01,
	MCSC_R_YUV_POLY_SC1_V_COEFF_6_23,
	MCSC_R_YUV_POLY_SC1_V_COEFF_7_01,
	MCSC_R_YUV_POLY_SC1_V_COEFF_7_23,
	MCSC_R_YUV_POLY_SC1_V_COEFF_8_01,
	MCSC_R_YUV_POLY_SC1_V_COEFF_8_23,
	MCSC_R_YUV_POLY_SC1_H_COEFF_0_01,
	MCSC_R_YUV_POLY_SC1_H_COEFF_0_23,
	MCSC_R_YUV_POLY_SC1_H_COEFF_0_45,
	MCSC_R_YUV_POLY_SC1_H_COEFF_0_67,
	MCSC_R_YUV_POLY_SC1_H_COEFF_1_01,
	MCSC_R_YUV_POLY_SC1_H_COEFF_1_23,
	MCSC_R_YUV_POLY_SC1_H_COEFF_1_45,
	MCSC_R_YUV_POLY_SC1_H_COEFF_1_67,
	MCSC_R_YUV_POLY_SC1_H_COEFF_2_01,
	MCSC_R_YUV_POLY_SC1_H_COEFF_2_23,
	MCSC_R_YUV_POLY_SC1_H_COEFF_2_45,
	MCSC_R_YUV_POLY_SC1_H_COEFF_2_67,
	MCSC_R_YUV_POLY_SC1_H_COEFF_3_01,
	MCSC_R_YUV_POLY_SC1_H_COEFF_3_23,
	MCSC_R_YUV_POLY_SC1_H_COEFF_3_45,
	MCSC_R_YUV_POLY_SC1_H_COEFF_3_67,
	MCSC_R_YUV_POLY_SC1_H_COEFF_4_01,
	MCSC_R_YUV_POLY_SC1_H_COEFF_4_23,
	MCSC_R_YUV_POLY_SC1_H_COEFF_4_45,
	MCSC_R_YUV_POLY_SC1_H_COEFF_4_67,
	MCSC_R_YUV_POLY_SC1_H_COEFF_5_01,
	MCSC_R_YUV_POLY_SC1_H_COEFF_5_23,
	MCSC_R_YUV_POLY_SC1_H_COEFF_5_45,
	MCSC_R_YUV_POLY_SC1_H_COEFF_5_67,
	MCSC_R_YUV_POLY_SC1_H_COEFF_6_01,
	MCSC_R_YUV_POLY_SC1_H_COEFF_6_23,
	MCSC_R_YUV_POLY_SC1_H_COEFF_6_45,
	MCSC_R_YUV_POLY_SC1_H_COEFF_6_67,
	MCSC_R_YUV_POLY_SC1_H_COEFF_7_01,
	MCSC_R_YUV_POLY_SC1_H_COEFF_7_23,
	MCSC_R_YUV_POLY_SC1_H_COEFF_7_45,
	MCSC_R_YUV_POLY_SC1_H_COEFF_7_67,
	MCSC_R_YUV_POLY_SC1_H_COEFF_8_01,
	MCSC_R_YUV_POLY_SC1_H_COEFF_8_23,
	MCSC_R_YUV_POLY_SC1_H_COEFF_8_45,
	MCSC_R_YUV_POLY_SC1_H_COEFF_8_67,
	MCSC_R_YUV_POLY_SC2_CTRL,
	MCSC_R_YUV_POLY_SC2_SRC_POS,
	MCSC_R_YUV_POLY_SC2_SRC_SIZE,
	MCSC_R_YUV_POLY_SC2_DST_SIZE,
	MCSC_R_YUV_POLY_SC2_H_RATIO,
	MCSC_R_YUV_POLY_SC2_V_RATIO,
	MCSC_R_YUV_POLY_SC2_H_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POLY_SC2_V_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POLY_SC2_ROUND_MODE,
	MCSC_R_YUV_POLY_SC2_V_COEFF_0_01,
	MCSC_R_YUV_POLY_SC2_V_COEFF_0_23,
	MCSC_R_YUV_POLY_SC2_V_COEFF_1_01,
	MCSC_R_YUV_POLY_SC2_V_COEFF_1_23,
	MCSC_R_YUV_POLY_SC2_V_COEFF_2_01,
	MCSC_R_YUV_POLY_SC2_V_COEFF_2_23,
	MCSC_R_YUV_POLY_SC2_V_COEFF_3_01,
	MCSC_R_YUV_POLY_SC2_V_COEFF_3_23,
	MCSC_R_YUV_POLY_SC2_V_COEFF_4_01,
	MCSC_R_YUV_POLY_SC2_V_COEFF_4_23,
	MCSC_R_YUV_POLY_SC2_V_COEFF_5_01,
	MCSC_R_YUV_POLY_SC2_V_COEFF_5_23,
	MCSC_R_YUV_POLY_SC2_V_COEFF_6_01,
	MCSC_R_YUV_POLY_SC2_V_COEFF_6_23,
	MCSC_R_YUV_POLY_SC2_V_COEFF_7_01,
	MCSC_R_YUV_POLY_SC2_V_COEFF_7_23,
	MCSC_R_YUV_POLY_SC2_V_COEFF_8_01,
	MCSC_R_YUV_POLY_SC2_V_COEFF_8_23,
	MCSC_R_YUV_POLY_SC2_H_COEFF_0_01,
	MCSC_R_YUV_POLY_SC2_H_COEFF_0_23,
	MCSC_R_YUV_POLY_SC2_H_COEFF_0_45,
	MCSC_R_YUV_POLY_SC2_H_COEFF_0_67,
	MCSC_R_YUV_POLY_SC2_H_COEFF_1_01,
	MCSC_R_YUV_POLY_SC2_H_COEFF_1_23,
	MCSC_R_YUV_POLY_SC2_H_COEFF_1_45,
	MCSC_R_YUV_POLY_SC2_H_COEFF_1_67,
	MCSC_R_YUV_POLY_SC2_H_COEFF_2_01,
	MCSC_R_YUV_POLY_SC2_H_COEFF_2_23,
	MCSC_R_YUV_POLY_SC2_H_COEFF_2_45,
	MCSC_R_YUV_POLY_SC2_H_COEFF_2_67,
	MCSC_R_YUV_POLY_SC2_H_COEFF_3_01,
	MCSC_R_YUV_POLY_SC2_H_COEFF_3_23,
	MCSC_R_YUV_POLY_SC2_H_COEFF_3_45,
	MCSC_R_YUV_POLY_SC2_H_COEFF_3_67,
	MCSC_R_YUV_POLY_SC2_H_COEFF_4_01,
	MCSC_R_YUV_POLY_SC2_H_COEFF_4_23,
	MCSC_R_YUV_POLY_SC2_H_COEFF_4_45,
	MCSC_R_YUV_POLY_SC2_H_COEFF_4_67,
	MCSC_R_YUV_POLY_SC2_H_COEFF_5_01,
	MCSC_R_YUV_POLY_SC2_H_COEFF_5_23,
	MCSC_R_YUV_POLY_SC2_H_COEFF_5_45,
	MCSC_R_YUV_POLY_SC2_H_COEFF_5_67,
	MCSC_R_YUV_POLY_SC2_H_COEFF_6_01,
	MCSC_R_YUV_POLY_SC2_H_COEFF_6_23,
	MCSC_R_YUV_POLY_SC2_H_COEFF_6_45,
	MCSC_R_YUV_POLY_SC2_H_COEFF_6_67,
	MCSC_R_YUV_POLY_SC2_H_COEFF_7_01,
	MCSC_R_YUV_POLY_SC2_H_COEFF_7_23,
	MCSC_R_YUV_POLY_SC2_H_COEFF_7_45,
	MCSC_R_YUV_POLY_SC2_H_COEFF_7_67,
	MCSC_R_YUV_POLY_SC2_H_COEFF_8_01,
	MCSC_R_YUV_POLY_SC2_H_COEFF_8_23,
	MCSC_R_YUV_POLY_SC2_H_COEFF_8_45,
	MCSC_R_YUV_POLY_SC2_H_COEFF_8_67,
	MCSC_R_YUV_POLY_SC3_CTRL,
	MCSC_R_YUV_POLY_SC3_SRC_POS,
	MCSC_R_YUV_POLY_SC3_SRC_SIZE,
	MCSC_R_YUV_POLY_SC3_DST_SIZE,
	MCSC_R_YUV_POLY_SC3_H_RATIO,
	MCSC_R_YUV_POLY_SC3_V_RATIO,
	MCSC_R_YUV_POLY_SC3_H_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POLY_SC3_V_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POLY_SC3_ROUND_MODE,
	MCSC_R_YUV_POLY_SC3_V_COEFF_0_01,
	MCSC_R_YUV_POLY_SC3_V_COEFF_0_23,
	MCSC_R_YUV_POLY_SC3_V_COEFF_1_01,
	MCSC_R_YUV_POLY_SC3_V_COEFF_1_23,
	MCSC_R_YUV_POLY_SC3_V_COEFF_2_01,
	MCSC_R_YUV_POLY_SC3_V_COEFF_2_23,
	MCSC_R_YUV_POLY_SC3_V_COEFF_3_01,
	MCSC_R_YUV_POLY_SC3_V_COEFF_3_23,
	MCSC_R_YUV_POLY_SC3_V_COEFF_4_01,
	MCSC_R_YUV_POLY_SC3_V_COEFF_4_23,
	MCSC_R_YUV_POLY_SC3_V_COEFF_5_01,
	MCSC_R_YUV_POLY_SC3_V_COEFF_5_23,
	MCSC_R_YUV_POLY_SC3_V_COEFF_6_01,
	MCSC_R_YUV_POLY_SC3_V_COEFF_6_23,
	MCSC_R_YUV_POLY_SC3_V_COEFF_7_01,
	MCSC_R_YUV_POLY_SC3_V_COEFF_7_23,
	MCSC_R_YUV_POLY_SC3_V_COEFF_8_01,
	MCSC_R_YUV_POLY_SC3_V_COEFF_8_23,
	MCSC_R_YUV_POLY_SC3_H_COEFF_0_01,
	MCSC_R_YUV_POLY_SC3_H_COEFF_0_23,
	MCSC_R_YUV_POLY_SC3_H_COEFF_0_45,
	MCSC_R_YUV_POLY_SC3_H_COEFF_0_67,
	MCSC_R_YUV_POLY_SC3_H_COEFF_1_01,
	MCSC_R_YUV_POLY_SC3_H_COEFF_1_23,
	MCSC_R_YUV_POLY_SC3_H_COEFF_1_45,
	MCSC_R_YUV_POLY_SC3_H_COEFF_1_67,
	MCSC_R_YUV_POLY_SC3_H_COEFF_2_01,
	MCSC_R_YUV_POLY_SC3_H_COEFF_2_23,
	MCSC_R_YUV_POLY_SC3_H_COEFF_2_45,
	MCSC_R_YUV_POLY_SC3_H_COEFF_2_67,
	MCSC_R_YUV_POLY_SC3_H_COEFF_3_01,
	MCSC_R_YUV_POLY_SC3_H_COEFF_3_23,
	MCSC_R_YUV_POLY_SC3_H_COEFF_3_45,
	MCSC_R_YUV_POLY_SC3_H_COEFF_3_67,
	MCSC_R_YUV_POLY_SC3_H_COEFF_4_01,
	MCSC_R_YUV_POLY_SC3_H_COEFF_4_23,
	MCSC_R_YUV_POLY_SC3_H_COEFF_4_45,
	MCSC_R_YUV_POLY_SC3_H_COEFF_4_67,
	MCSC_R_YUV_POLY_SC3_H_COEFF_5_01,
	MCSC_R_YUV_POLY_SC3_H_COEFF_5_23,
	MCSC_R_YUV_POLY_SC3_H_COEFF_5_45,
	MCSC_R_YUV_POLY_SC3_H_COEFF_5_67,
	MCSC_R_YUV_POLY_SC3_H_COEFF_6_01,
	MCSC_R_YUV_POLY_SC3_H_COEFF_6_23,
	MCSC_R_YUV_POLY_SC3_H_COEFF_6_45,
	MCSC_R_YUV_POLY_SC3_H_COEFF_6_67,
	MCSC_R_YUV_POLY_SC3_H_COEFF_7_01,
	MCSC_R_YUV_POLY_SC3_H_COEFF_7_23,
	MCSC_R_YUV_POLY_SC3_H_COEFF_7_45,
	MCSC_R_YUV_POLY_SC3_H_COEFF_7_67,
	MCSC_R_YUV_POLY_SC3_H_COEFF_8_01,
	MCSC_R_YUV_POLY_SC3_H_COEFF_8_23,
	MCSC_R_YUV_POLY_SC3_H_COEFF_8_45,
	MCSC_R_YUV_POLY_SC3_H_COEFF_8_67,
	MCSC_R_YUV_POLY_SC4_CTRL,
	MCSC_R_YUV_POLY_SC4_SRC_POS,
	MCSC_R_YUV_POLY_SC4_SRC_SIZE,
	MCSC_R_YUV_POLY_SC4_DST_SIZE,
	MCSC_R_YUV_POLY_SC4_H_RATIO,
	MCSC_R_YUV_POLY_SC4_V_RATIO,
	MCSC_R_YUV_POLY_SC4_H_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POLY_SC4_V_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POLY_SC4_ROUND_MODE,
	MCSC_R_YUV_POLY_SC4_V_COEFF_0_01,
	MCSC_R_YUV_POLY_SC4_V_COEFF_0_23,
	MCSC_R_YUV_POLY_SC4_V_COEFF_1_01,
	MCSC_R_YUV_POLY_SC4_V_COEFF_1_23,
	MCSC_R_YUV_POLY_SC4_V_COEFF_2_01,
	MCSC_R_YUV_POLY_SC4_V_COEFF_2_23,
	MCSC_R_YUV_POLY_SC4_V_COEFF_3_01,
	MCSC_R_YUV_POLY_SC4_V_COEFF_3_23,
	MCSC_R_YUV_POLY_SC4_V_COEFF_4_01,
	MCSC_R_YUV_POLY_SC4_V_COEFF_4_23,
	MCSC_R_YUV_POLY_SC4_V_COEFF_5_01,
	MCSC_R_YUV_POLY_SC4_V_COEFF_5_23,
	MCSC_R_YUV_POLY_SC4_V_COEFF_6_01,
	MCSC_R_YUV_POLY_SC4_V_COEFF_6_23,
	MCSC_R_YUV_POLY_SC4_V_COEFF_7_01,
	MCSC_R_YUV_POLY_SC4_V_COEFF_7_23,
	MCSC_R_YUV_POLY_SC4_V_COEFF_8_01,
	MCSC_R_YUV_POLY_SC4_V_COEFF_8_23,
	MCSC_R_YUV_POLY_SC4_H_COEFF_0_01,
	MCSC_R_YUV_POLY_SC4_H_COEFF_0_23,
	MCSC_R_YUV_POLY_SC4_H_COEFF_0_45,
	MCSC_R_YUV_POLY_SC4_H_COEFF_0_67,
	MCSC_R_YUV_POLY_SC4_H_COEFF_1_01,
	MCSC_R_YUV_POLY_SC4_H_COEFF_1_23,
	MCSC_R_YUV_POLY_SC4_H_COEFF_1_45,
	MCSC_R_YUV_POLY_SC4_H_COEFF_1_67,
	MCSC_R_YUV_POLY_SC4_H_COEFF_2_01,
	MCSC_R_YUV_POLY_SC4_H_COEFF_2_23,
	MCSC_R_YUV_POLY_SC4_H_COEFF_2_45,
	MCSC_R_YUV_POLY_SC4_H_COEFF_2_67,
	MCSC_R_YUV_POLY_SC4_H_COEFF_3_01,
	MCSC_R_YUV_POLY_SC4_H_COEFF_3_23,
	MCSC_R_YUV_POLY_SC4_H_COEFF_3_45,
	MCSC_R_YUV_POLY_SC4_H_COEFF_3_67,
	MCSC_R_YUV_POLY_SC4_H_COEFF_4_01,
	MCSC_R_YUV_POLY_SC4_H_COEFF_4_23,
	MCSC_R_YUV_POLY_SC4_H_COEFF_4_45,
	MCSC_R_YUV_POLY_SC4_H_COEFF_4_67,
	MCSC_R_YUV_POLY_SC4_H_COEFF_5_01,
	MCSC_R_YUV_POLY_SC4_H_COEFF_5_23,
	MCSC_R_YUV_POLY_SC4_H_COEFF_5_45,
	MCSC_R_YUV_POLY_SC4_H_COEFF_5_67,
	MCSC_R_YUV_POLY_SC4_H_COEFF_6_01,
	MCSC_R_YUV_POLY_SC4_H_COEFF_6_23,
	MCSC_R_YUV_POLY_SC4_H_COEFF_6_45,
	MCSC_R_YUV_POLY_SC4_H_COEFF_6_67,
	MCSC_R_YUV_POLY_SC4_H_COEFF_7_01,
	MCSC_R_YUV_POLY_SC4_H_COEFF_7_23,
	MCSC_R_YUV_POLY_SC4_H_COEFF_7_45,
	MCSC_R_YUV_POLY_SC4_H_COEFF_7_67,
	MCSC_R_YUV_POLY_SC4_H_COEFF_8_01,
	MCSC_R_YUV_POLY_SC4_H_COEFF_8_23,
	MCSC_R_YUV_POLY_SC4_H_COEFF_8_45,
	MCSC_R_YUV_POLY_SC4_H_COEFF_8_67,
	MCSC_R_YUV_POLY_SC0_STRIP_PRE_DST_SIZE,
	MCSC_R_YUV_POLY_SC0_STRIP_IN_START_POS,
	MCSC_R_YUV_POLY_SC0_OUT_CROP_POS,
	MCSC_R_YUV_POLY_SC0_OUT_CROP_SIZE,
	MCSC_R_YUV_POLY_SC1_STRIP_PRE_DST_SIZE,
	MCSC_R_YUV_POLY_SC1_STRIP_IN_START_POS,
	MCSC_R_YUV_POLY_SC1_OUT_CROP_POS,
	MCSC_R_YUV_POLY_SC1_OUT_CROP_SIZE,
	MCSC_R_YUV_POLY_SC2_STRIP_PRE_DST_SIZE,
	MCSC_R_YUV_POLY_SC2_STRIP_IN_START_POS,
	MCSC_R_YUV_POLY_SC2_OUT_CROP_POS,
	MCSC_R_YUV_POLY_SC2_OUT_CROP_SIZE,
	MCSC_R_YUV_POLY_SC3_STRIP_PRE_DST_SIZE,
	MCSC_R_YUV_POLY_SC3_STRIP_IN_START_POS,
	MCSC_R_YUV_POLY_SC3_OUT_CROP_POS,
	MCSC_R_YUV_POLY_SC3_OUT_CROP_SIZE,
	MCSC_R_YUV_POLY_SC4_STRIP_PRE_DST_SIZE,
	MCSC_R_YUV_POLY_SC4_STRIP_IN_START_POS,
	MCSC_R_YUV_POLY_SC4_OUT_CROP_POS,
	MCSC_R_YUV_POLY_SC4_OUT_CROP_SIZE,
	MCSC_R_YUV_POST_PC0_CTRL,
	MCSC_R_YUV_POST_PC0_IMG_SIZE,
	MCSC_R_YUV_POST_PC0_DST_SIZE,
	MCSC_R_YUV_POST_PC0_H_RATIO,
	MCSC_R_YUV_POST_PC0_V_RATIO,
	MCSC_R_YUV_POST_PC0_H_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POST_PC0_V_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POST_PC0_ROUND_MODE,
	MCSC_R_YUV_POST_PC0_COEFF_CTRL,
	MCSC_R_YUV_POST_PC0_STRIP_PRE_DST_SIZE,
	MCSC_R_YUV_POST_PC0_STRIP_IN_START_POS,
	MCSC_R_YUV_POST_PC0_OUT_CROP_POS,
	MCSC_R_YUV_POST_PC0_OUT_CROP_SIZE,
	MCSC_R_YUV_POST_PC0_CONV420_CTRL,
	MCSC_R_YUV_POST_PC0_BCHS_CTRL,
	MCSC_R_YUV_POST_PC0_BCHS_BC,
	MCSC_R_YUV_POST_PC0_BCHS_HS1,
	MCSC_R_YUV_POST_PC0_BCHS_HS2,
	MCSC_R_YUV_POST_PC0_BCHS_CLAMP_Y,
	MCSC_R_YUV_POST_PC0_BCHS_CLAMP_C,
	MCSC_R_YUV_POST_PC1_CTRL,
	MCSC_R_YUV_POST_PC1_IMG_SIZE,
	MCSC_R_YUV_POST_PC1_DST_SIZE,
	MCSC_R_YUV_POST_PC1_H_RATIO,
	MCSC_R_YUV_POST_PC1_V_RATIO,
	MCSC_R_YUV_POST_PC1_H_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POST_PC1_V_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POST_PC1_ROUND_MODE,
	MCSC_R_YUV_POST_PC1_COEFF_CTRL,
	MCSC_R_YUV_POST_PC1_STRIP_PRE_DST_SIZE,
	MCSC_R_YUV_POST_PC1_STRIP_IN_START_POS,
	MCSC_R_YUV_POST_PC1_OUT_CROP_POS,
	MCSC_R_YUV_POST_PC1_OUT_CROP_SIZE,
	MCSC_R_YUV_POST_PC1_CONV420_CTRL,
	MCSC_R_YUV_POST_PC1_BCHS_CTRL,
	MCSC_R_YUV_POST_PC1_BCHS_BC,
	MCSC_R_YUV_POST_PC1_BCHS_HS1,
	MCSC_R_YUV_POST_PC1_BCHS_HS2,
	MCSC_R_YUV_POST_PC1_BCHS_CLAMP_Y,
	MCSC_R_YUV_POST_PC1_BCHS_CLAMP_C,
	MCSC_R_YUV_POST_PC2_CTRL,
	MCSC_R_YUV_POST_PC2_IMG_SIZE,
	MCSC_R_YUV_POST_PC2_DST_SIZE,
	MCSC_R_YUV_POST_PC2_H_RATIO,
	MCSC_R_YUV_POST_PC2_V_RATIO,
	MCSC_R_YUV_POST_PC2_H_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POST_PC2_V_INIT_PHASE_OFFSET,
	MCSC_R_YUV_POST_PC2_ROUND_MODE,
	MCSC_R_YUV_POST_PC2_COEFF_CTRL,
	MCSC_R_YUV_POST_PC2_STRIP_PRE_DST_SIZE,
	MCSC_R_YUV_POST_PC2_STRIP_IN_START_POS,
	MCSC_R_YUV_POST_PC2_OUT_CROP_POS,
	MCSC_R_YUV_POST_PC2_OUT_CROP_SIZE,
	MCSC_R_YUV_POST_PC2_CONV420_CTRL,
	MCSC_R_YUV_POST_PC2_BCHS_CTRL,
	MCSC_R_YUV_POST_PC2_BCHS_BC,
	MCSC_R_YUV_POST_PC2_BCHS_HS1,
	MCSC_R_YUV_POST_PC2_BCHS_HS2,
	MCSC_R_YUV_POST_PC2_BCHS_CLAMP_Y,
	MCSC_R_YUV_POST_PC2_BCHS_CLAMP_C,
	MCSC_R_YUV_POST_PC3_CTRL,
	MCSC_R_YUV_POST_PC3_CONV420_CTRL,
	MCSC_R_YUV_POST_PC3_BCHS_CTRL,
	MCSC_R_YUV_POST_PC3_BCHS_BC,
	MCSC_R_YUV_POST_PC3_BCHS_HS1,
	MCSC_R_YUV_POST_PC3_BCHS_HS2,
	MCSC_R_YUV_POST_PC3_BCHS_CLAMP_Y,
	MCSC_R_YUV_POST_PC3_BCHS_CLAMP_C,
	MCSC_R_YUV_POST_PC4_CTRL,
	MCSC_R_YUV_POST_PC4_CONV420_CTRL,
	MCSC_R_YUV_POST_PC4_BCHS_CTRL,
	MCSC_R_YUV_POST_PC4_BCHS_BC,
	MCSC_R_YUV_POST_PC4_BCHS_HS1,
	MCSC_R_YUV_POST_PC4_BCHS_HS2,
	MCSC_R_YUV_POST_PC4_BCHS_CLAMP_Y,
	MCSC_R_YUV_POST_PC4_BCHS_CLAMP_C,
	MCSC_R_YUV_HWFC_SWRESET,
	MCSC_R_YUV_HWFC_MODE,
	MCSC_R_YUV_HWFC_REGION_IDX_BIN,
	MCSC_R_YUV_HWFC_REGION_IDX_GRAY,
	MCSC_R_YUV_HWFC_CURR_REGION,
	MCSC_R_YUV_HWFC_CONFIG_IMAGE_A,
	MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE0_A,
	MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE0_A,
	MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE1_A,
	MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE1_A,
	MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE2_A,
	MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE2_A,
	MCSC_R_YUV_HWFC_CONFIG_IMAGE_B,
	MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE0_B,
	MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE0_B,
	MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE1_B,
	MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE1_B,
	MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE2_B,
	MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE2_B,
	MCSC_R_YUV_HWFC_FRAME_START_SELECT,
	MCSC_R_YUV_HWFC_INDEX_RESET,
	MCSC_R_YUV_HWFC_ENABLE_AUTO_CLEAR,
	MCSC_R_YUV_HWFC_CORE_RESET_INPUT_SEL,
	MCSC_R_YUV_HWFC_MASTER_SEL,
	MCSC_R_DBG_SC_0,
	MCSC_R_DBG_SC_1,
	MCSC_R_DBG_SC_2,
	MCSC_R_DBG_SC_3,
	MCSC_R_DBG_SC_4,
	MCSC_R_DBG_SC_5,
	MCSC_R_DBG_SC_6,
	MCSC_R_DBG_SC_7,
	MCSC_R_DBG_SC_8,
	MCSC_R_DBG_SC_9,
	MCSC_R_DBG_SC_10,
	MCSC_R_DBG_SC_11,
	MCSC_R_DBG_SC_12,
	MCSC_R_DBG_SC_13,
	MCSC_R_DBG_SC_14,
	MCSC_R_DBG_SC_15,
	MCSC_R_DBG_SC_16,
	MCSC_R_DBG_SC_17,
	MCSC_R_DBG_SC_18,
	MCSC_R_DBG_SC_19,
	MCSC_R_DBG_SC_20,
	MCSC_R_DBG_SC_21,
	MCSC_R_DBG_SC_22,
	MCSC_R_DBG_SC_23,
	MCSC_R_DBG_SC_24,
	MCSC_R_DBG_SC_25,
	MCSC_R_DBG_SC_26,
	MCSC_R_DBG_SC_27,
	MCSC_R_DBG_SC_28,
	MCSC_R_DBG_SC_29,
	MCSC_R_DBG_SC_30,
	MCSC_R_DBG_SC_31,
	MCSC_R_DBG_SC_32,
	MCSC_R_DBG_SC_33,
	MCSC_R_DBG_SC_34,
	MCSC_R_CRC_RESULT_IN,
	MCSC_R_CRC_RESULT_DJAG,
	MCSC_R_CRC_RESULT_POLY03,
	MCSC_R_CRC_RESULT_POLY4,
	MCSC_R_CRC_RESULT_POST03,
	MCSC_R_CRC_RESULT_POST4,
	MCSC_R_CRC_RESULT_WDMA01,
	MCSC_R_CRC_RESULT_WDMA23,
	MCSC_R_CRC_RESULT_WDMA4,
	MCSC_R_CRC_RESULT_RDMA,
	MCSC_R_CRC_RESULT_AXI_RDMA,
	MCSC_R_CRC_RESULT_AXI_WDMA_W0,
	MCSC_R_CRC_RESULT_AXI_WDMA_W1,
	MCSC_R_CRC_RESULT_AXI_WDMA_W2,
	MCSC_R_CRC_RESULT_AXI_WDMA_W3,
	MCSC_R_CRC_RESULT_AXI_WDMA_W4,
	MCSC_R_CRC_RESULT_AXI_WDMA_W01_H,
	MCSC_REG_CNT
};

enum is_mcsc_field_name {
	MCSC_F_CMDQ_ENABLE,
	MCSC_F_CMDQ_STOP_CRPT_ENABLE,
	MCSC_F_SW_RESET,
	MCSC_F_SW_CORE_RESET,
	MCSC_F_SW_APB_RESET,
	MCSC_F_TRANS_STOP_REQ,
	MCSC_F_TRANS_STOP_REQ_RDY,
	MCSC_F_IP_CLOCK_DOWN_MODE,
	MCSC_F_IP_PROCESSING,
	MCSC_F_FORCE_INTERNAL_CLOCK,
	MCSC_F_DEBUG_CLOCK_ENABLE,
	MCSC_F_IP_POST_FRAME_GAP,
	MCSC_F_IP_DRCG_ENABLE,
	MCSC_F_AUTO_IGNORE_INTERRUPT_ENABLE,
	MCSC_F_AUTO_IGNORE_PREADY_ENABLE,
	MCSC_F_IP_USE_SW_FINISH_COND,
	MCSC_F_SW_FINISH_COND_ENABLE,
	MCSC_F_IP_CORRUPTED_COND_ENABLE,
	MCSC_F_IP_USE_OTF_IN_FOR_PATH_0,
	MCSC_F_IP_USE_OTF_IN_FOR_PATH_1,
	MCSC_F_IP_USE_OTF_OUT_FOR_PATH_0,
	MCSC_F_IP_USE_OTF_OUT_FOR_PATH_1,
	MCSC_F_IP_USE_CINFIFO_NEW_FRAME_IN,
	MCSC_F_YUV_IN_IMG_SZ_WIDTH,
	MCSC_F_YUV_IN_IMG_SZ_HEIGHT,
	MCSC_F_YUV_FRO_ENABLE,
	MCSC_F_YUV_INPUT_MONO_EN,
	MCSC_F_YUV_CRC_EN,
	MCSC_F_YUV_CRC_SEED,
	MCSC_F_YUV_MAIN_CTRL_STALL_THROTTLE_EN,
	MCSC_F_CMDQ_QUE_CMD_BASE_ADDR,
	MCSC_F_CMDQ_QUE_CMD_HEADER_NUM,
	MCSC_F_CMDQ_QUE_CMD_SETTING_MODE,
	MCSC_F_CMDQ_QUE_CMD_HOLD_MODE,
	MCSC_F_CMDQ_QUE_CMD_FRAME_ID,
	MCSC_F_CMDQ_QUE_CMD_INT_GROUP_ENABLE,
	MCSC_F_CMDQ_QUE_CMD_FRO_INDEX,
	MCSC_F_CMDQ_ADD_TO_QUEUE_0,
	MCSC_F_CMDQ_ADD_TO_QUEUE_1,
	MCSC_F_CMDQ_ADD_TO_QUEUE_URGENT,
	MCSC_F_CMDQ_LOCK,
	MCSC_F_CMDQ_RELOAD_LOCK,
	MCSC_F_CMDQ_TIME_SLICE_SEQUENCE,
	MCSC_F_CMDQ_TS_SEQ_END_POINT,
	MCSC_F_CMDQ_TS_SEQ_COUNT_RESET,
	MCSC_F_CMDQ_CTRL_SETSEL_EN,
	MCSC_F_CMDQ_SETSEL,
	MCSC_F_CMDQ_PUSH_BACK_TO_QUEUE,
	MCSC_F_CMDQ_PUSH_BACK_QUE_ID,
	MCSC_F_CMDQ_FLUSH_QUEUE_0,
	MCSC_F_CMDQ_FLUSH_QUEUE_1,
	MCSC_F_CMDQ_FLUSH_QUEUE_URGENT,
	MCSC_F_CMDQ_SWAP_QUEUE_0_TRIG,
	MCSC_F_CMDQ_SWAP_QUEUE_0_POS_A,
	MCSC_F_CMDQ_SWAP_QUEUE_0_POS_B,
	MCSC_F_CMDQ_SWAP_QUEUE_1_TRIG,
	MCSC_F_CMDQ_SWAP_QUEUE_1_POS_A,
	MCSC_F_CMDQ_SWAP_QUEUE_1_POS_B,
	MCSC_F_CMDQ_SWAP_QUEUE_URGENT_TRIG,
	MCSC_F_CMDQ_SWAP_QUEUE_URGENT_POS_A,
	MCSC_F_CMDQ_SWAP_QUEUE_URGENT_POS_B,
	MCSC_F_CMDQ_ROTATE_QUEUE_0_TRIG,
	MCSC_F_CMDQ_ROTATE_QUEUE_0_POS_S,
	MCSC_F_CMDQ_ROTATE_QUEUE_0_POS_E,
	MCSC_F_CMDQ_ROTATE_QUEUE_1_TRIG,
	MCSC_F_CMDQ_ROTATE_QUEUE_1_POS_S,
	MCSC_F_CMDQ_ROTATE_QUEUE_1_POS_E,
	MCSC_F_CMDQ_ROTATE_QUEUE_URGENT_TRIG,
	MCSC_F_CMDQ_ROTATE_QUEUE_URGENT_POS_S,
	MCSC_F_CMDQ_ROTATE_QUEUE_URGENT_POS_E,
	MCSC_F_CMDQ_HM_QUEUE_0_TRIG,
	MCSC_F_CMDQ_HM_QUEUE_0,
	MCSC_F_CMDQ_HM_FRAME_ID_QUEUE_0,
	MCSC_F_CMDQ_HM_QUEUE_1_TRIG,
	MCSC_F_CMDQ_HM_QUEUE_1,
	MCSC_F_CMDQ_HM_FRAME_ID_QUEUE_1,
	MCSC_F_CMDQ_HM_QUEUE_URGENT_TRIG,
	MCSC_F_CMDQ_HM_QUEUE_URGENT,
	MCSC_F_CMDQ_HM_FRAME_ID_QUEUE_URGENT,
	MCSC_F_CMDQ_TIME_SLICE_COUNTER,
	MCSC_F_CMDQ_TIME_SLICE_CURR,
	MCSC_F_CMDQ_TIME_SLICE_NEXT,
	MCSC_F_CMDQ_CHARGED_FRAME_ID,
	MCSC_F_CMDQ_CHARGED_FOR_NEXT_FRAME,
	MCSC_F_CMDQ_FRAME_COUNTER_INC_TYPE,
	MCSC_F_CMDQ_FRAME_COUNTER_RESET,
	MCSC_F_CMDQ_FRAME_COUNTER,
	MCSC_F_CMDQ_PRE_FRAME_ID,
	MCSC_F_CMDQ_CURRENT_FRAME_ID,
	MCSC_F_CMDQ_QUEUE_0_FULLNESS,
	MCSC_F_CMDQ_QUEUE_0_WPTR,
	MCSC_F_CMDQ_QUEUE_0_RPTR,
	MCSC_F_CMDQ_QUEUE_0_RPTR_FOR_DEBUG,
	MCSC_F_CMDQ_DEBUG_QUE_0_CMD_H,
	MCSC_F_CMDQ_DEBUG_QUE_0_CMD_M,
	MCSC_F_CMDQ_DEBUG_QUE_0_CMD_L,
	MCSC_F_CMDQ_QUEUE_1_FULLNESS,
	MCSC_F_CMDQ_QUEUE_1_WPTR,
	MCSC_F_CMDQ_QUEUE_1_RPTR,
	MCSC_F_CMDQ_QUEUE_1_RPTR_FOR_DEBUG,
	MCSC_F_CMDQ_DEBUG_QUE_1_CMD_H,
	MCSC_F_CMDQ_DEBUG_QUE_1_CMD_M,
	MCSC_F_CMDQ_DEBUG_QUE_1_CMD_L,
	MCSC_F_CMDQ_QUEUE_URGENT_FULLNESS,
	MCSC_F_CMDQ_QUEUE_URGENT_WPTR,
	MCSC_F_CMDQ_QUEUE_URGENT_RPTR,
	MCSC_F_CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG,
	MCSC_F_CMDQ_DEBUG_QUE_URGENT_CMD_H,
	MCSC_F_CMDQ_DEBUG_QUE_URGENT_CMD_M,
	MCSC_F_CMDQ_DEBUG_QUE_URGENT_CMD_L,
	MCSC_F_CMDQ_DEBUG_PROCESS,
	MCSC_F_CMDQ_DEBUG_HOLD,
	MCSC_F_CMDQ_INT,
	MCSC_F_CMDQ_INT_ENABLE,
	MCSC_F_CMDQ_INT_STATUS,
	MCSC_F_CMDQ_INT_CLEAR,
	MCSC_F_C_LOADER_ENABLE,
	MCSC_F_C_LOADER_RESET,
	MCSC_F_C_LOADER_FAST_MODE,
	MCSC_F_C_LOADER_REMAP_TO_SHADOW_EN,
	MCSC_F_C_LOADER_REMAP_TO_DIRECT_EN,
	MCSC_F_C_LOADER_REMAP_SETSEL_EN,
	MCSC_F_C_LOADER_ACCESS_INTERVAL,
	MCSC_F_C_LOADER_REMAP_00_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_00_SETB_ADDR,
	MCSC_F_C_LOADER_REMAP_01_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_01_SETB_ADDR,
	MCSC_F_C_LOADER_REMAP_02_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_02_SETB_ADDR,
	MCSC_F_C_LOADER_REMAP_03_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_03_SETB_ADDR,
	MCSC_F_C_LOADER_REMAP_04_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_04_SETB_ADDR,
	MCSC_F_C_LOADER_REMAP_05_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_05_SETB_ADDR,
	MCSC_F_C_LOADER_REMAP_06_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_06_SETB_ADDR,
	MCSC_F_C_LOADER_REMAP_07_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_07_SETB_ADDR,
	MCSC_F_C_LOADER_BUSY,
	MCSC_F_C_LOADER_NUM_OF_HEADER_TO_REQ,
	MCSC_F_C_LOADER_NUM_OF_HEADER_REQED,
	MCSC_F_C_LOADER_NUM_OF_HEADER_APBED,
	MCSC_F_C_LOADER_NUM_OF_HEADER_SKIPED,
	MCSC_F_COREX_ENABLE,
	MCSC_F_COREX_RESET,
	MCSC_F_COREX_FAST_MODE,
	MCSC_F_COREX_UPDATE_TYPE_0,
	MCSC_F_COREX_UPDATE_TYPE_1,
	MCSC_F_COREX_UPDATE_MODE_0,
	MCSC_F_COREX_UPDATE_MODE_1,
	MCSC_F_COREX_START_0,
	MCSC_F_COREX_START_1,
	MCSC_F_COREX_COPY_FROM_IP_0,
	MCSC_F_COREX_COPY_FROM_IP_1,
	MCSC_F_COREX_BUSY_0,
	MCSC_F_COREX_IP_SET_0,
	MCSC_F_COREX_BUSY_1,
	MCSC_F_COREX_IP_SET_1,
	MCSC_F_COREX_PRE_ADDR_CONFIG,
	MCSC_F_COREX_PRE_DATA_CONFIG,
	MCSC_F_COREX_POST_ADDR_CONFIG,
	MCSC_F_COREX_POST_DATA_CONFIG,
	MCSC_F_COREX_PRE_CONFIG_EN,
	MCSC_F_COREX_POST_CONFIG_EN,
	MCSC_F_COREX_TYPE_WRITE,
	MCSC_F_COREX_TYPE_WRITE_TRIGGER,
	MCSC_F_COREX_TYPE_READ,
	MCSC_F_COREX_TYPE_READ_OFFSET,
	MCSC_F_COREX_INTERRUPT_VECTOR_MASKED,
	MCSC_F_COREX_INTERRUPT_VECTOR,
	MCSC_F_COREX_INTERRUPT_VECTOR_CLEAR,
	MCSC_F_COREX_INTERRUPT_MASK,
	MCSC_F_INT_REQ_INT0,
	MCSC_F_INT_REQ_INT0_ENABLE,
	MCSC_F_INT_REQ_INT0_STATUS,
	MCSC_F_INT_REQ_INT0_CLEAR,
	MCSC_F_INT_REQ_INT1,
	MCSC_F_INT_REQ_INT1_ENABLE,
	MCSC_F_INT_REQ_INT1_STATUS,
	MCSC_F_INT_REQ_INT1_CLEAR,
	MCSC_F_INT_HIST_CURINT0,
	MCSC_F_INT_HIST_CURINT0_ENABLE,
	MCSC_F_INT_HIST_CURINT0_STATUS,
	MCSC_F_INT_HIST_CURINT1,
	MCSC_F_INT_HIST_CURINT1_ENABLE,
	MCSC_F_INT_HIST_CURINT1_STATUS,
	MCSC_F_INT_HIST_00_FRAME_ID,
	MCSC_F_INT_HIST_00_INT0,
	MCSC_F_INT_HIST_00_INT1,
	MCSC_F_INT_HIST_01_FRAME_ID,
	MCSC_F_INT_HIST_01_INT0,
	MCSC_F_INT_HIST_01_INT1,
	MCSC_F_INT_HIST_02_FRAME_ID,
	MCSC_F_INT_HIST_02_INT0,
	MCSC_F_INT_HIST_02_INT1,
	MCSC_F_INT_HIST_03_FRAME_ID,
	MCSC_F_INT_HIST_03_INT0,
	MCSC_F_INT_HIST_03_INT1,
	MCSC_F_INT_HIST_04_FRAME_ID,
	MCSC_F_INT_HIST_04_INT0,
	MCSC_F_INT_HIST_04_INT1,
	MCSC_F_INT_HIST_05_FRAME_ID,
	MCSC_F_INT_HIST_05_INT0,
	MCSC_F_INT_HIST_05_INT1,
	MCSC_F_INT_HIST_06_FRAME_ID,
	MCSC_F_INT_HIST_06_INT0,
	MCSC_F_INT_HIST_06_INT1,
	MCSC_F_INT_HIST_07_FRAME_ID,
	MCSC_F_INT_HIST_07_INT0,
	MCSC_F_INT_HIST_07_INT1,
	MCSC_F_SECU_CTRL_SEQID,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_0,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_1,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_2,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_3,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_4,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_5,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_6,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_7,
	MCSC_F_PERF_MONITOR_ENABLE,
	MCSC_F_PERF_MONITOR_CLEAR,
	MCSC_F_PERF_MONITOR_INT_USER_SEL,
	MCSC_F_PERF_MONITOR_INT_START,
	MCSC_F_PERF_MONITOR_INT_END,
	MCSC_F_PERF_MONITOR_INT_USER,
	MCSC_F_PERF_MONITOR_PROCESS_PRE_CONFIG,
	MCSC_F_PERF_MONITOR_PROCESS_FRAME,
	MCSC_F_IP_MICRO,
	MCSC_F_IP_MINOR,
	MCSC_F_IP_MAJOR,
	MCSC_F_CTRL_MICRO,
	MCSC_F_CTRL_MINOR,
	MCSC_F_CTRL_MAJOR,
	MCSC_F_QCH_STATUS,
	MCSC_F_IDLENESS_STATUS,
	MCSC_F_CHAIN_IDLENESS_STATUS,
	MCSC_F_IP_BUSY_MONITOR_0,
	MCSC_F_IP_BUSY_MONITOR_1,
	MCSC_F_IP_BUSY_MONITOR_2,
	MCSC_F_IP_BUSY_MONITOR_3,
	MCSC_F_IP_STALL_OUT_STATUS_0,
	MCSC_F_IP_STALL_OUT_STATUS_1,
	MCSC_F_IP_STALL_OUT_STATUS_2,
	MCSC_F_IP_STALL_OUT_STATUS_3,
	MCSC_F_STOPEN_CRC_STOP_VALID_COUNT,
	MCSC_F_IP_ROL_RESET,
	MCSC_F_IP_ROL_MODE,
	MCSC_F_IP_ROL_SELECT,
	MCSC_F_IP_INT_SRC_SEL,
	MCSC_F_IP_INT_COL_EN,
	MCSC_F_IP_INT_ROW_EN,
	MCSC_F_IP_INT_COL_POS,
	MCSC_F_IP_INT_ROW_POS,
	MCSC_F_FREEZE_SRC_SEL,
	MCSC_F_FREEZE_EN,
	MCSC_F_FREEZE_COL_POS,
	MCSC_F_FREEZE_ROW_POS,
	MCSC_F_FREEZE_CORRUPTED_ENABLE,
	MCSC_F_YUV_CINFIFO_ENABLE,
	MCSC_F_YUV_CINFIFO_STALL_BEFORE_FRAME_START_EN,
	MCSC_F_YUV_CINFIFO_AUTO_RECOVERY_EN,
	MCSC_F_YUV_CINFIFO_ROL_EN,
	MCSC_F_YUV_CINFIFO_ROL_RESET_ON_FRAME_START,
	MCSC_F_YUV_CINFIFO_DEBUG_EN,
	MCSC_F_YUV_CINFIFO_STRGEN_MODE_EN,
	MCSC_F_YUV_CINFIFO_STRGEN_MODE_DATA_TYPE,
	MCSC_F_YUV_CINFIFO_STRGEN_MODE_DATA,
	MCSC_F_YUV_CINFIFO_STALL_THROTTLE_EN,
	MCSC_F_YUV_CINFIFO_INTERVAL_VBLANK,
	MCSC_F_YUV_CINFIFO_INTERVAL_HBLANK,
	MCSC_F_YUV_CINFIFO_INTERVAL_PIXEL,
	MCSC_F_YUV_CINFIFO_OP_STATE_MONITOR,
	MCSC_F_YUV_CINFIFO_ERROR_STATE_MONITOR,
	MCSC_F_YUV_CINFIFO_COL_CNT,
	MCSC_F_YUV_CINFIFO_ROW_CNT,
	MCSC_F_YUV_CINFIFO_STALL_CNT,
	MCSC_F_YUV_CINFIFO_FIFO_FULLNESS,
	MCSC_F_YUV_CINFIFO_CRC_SEED,
	MCSC_F_YUV_CINFIFO_CRC_RESULT,
	MCSC_F_STAT_RDMACL_CLK_ALWAYS_ON_EN,
	MCSC_F_STAT_RDMACL_EN,
	MCSC_F_STAT_RDMACL_SBWC_64B_ALIGN,
	MCSC_F_STAT_RDMACL_SBWC_EN,
	MCSC_F_STAT_RDMACL_DATA_FORMAT_BIT_CROP_OFF,
	MCSC_F_STAT_RDMACL_DATA_FORMAT_MSBALIGN_UNSIGN,
	MCSC_F_STAT_RDMACL_DATA_FORMAT_MSBALIGN,
	MCSC_F_STAT_RDMACL_DATA_FORMAT_RGB,
	MCSC_F_STAT_RDMACL_DATA_FORMAT_YUV,
	MCSC_F_STAT_RDMACL_DATA_FORMAT_BAYER,
	MCSC_F_STAT_RDMACL_MONO_MODE,
	MCSC_F_STAT_RDMACL_WIDTH,
	MCSC_F_STAT_RDMACL_HEIGHT,
	MCSC_F_STAT_RDMACL_STRIDE_1P,
	MCSC_F_STAT_RDMACL_MAX_MO,
	MCSC_F_STAT_RDMACL_LINE_GAP,
	MCSC_F_STAT_RDMACL_MAX_BL,
	MCSC_F_STAT_RDMACL_BUSINFO,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_STAT_RDMACL_IMG_CRC_1P,
	MCSC_F_STAT_RDMACL_MON_STATUS_0,
	MCSC_F_STAT_RDMACL_MON_STATUS_1,
	MCSC_F_STAT_RDMACL_MON_STATUS_2,
	MCSC_F_STAT_RDMACL_MON_STATUS_3,
	MCSC_F_STAT_RDMAHF_CLK_ALWAYS_ON_EN,
	MCSC_F_STAT_RDMAHF_EN,
	MCSC_F_STAT_RDMAHF_SBWC_64B_ALIGN,
	MCSC_F_STAT_RDMAHF_SBWC_EN,
	MCSC_F_STAT_RDMAHF_COMP_ERROR_MODE,
	MCSC_F_STAT_RDMAHF_COMP_ERROR_VALUE,
	MCSC_F_STAT_RDMAHF_DATA_FORMAT_BIT_CROP_OFF,
	MCSC_F_STAT_RDMAHF_DATA_FORMAT_MSBALIGN_UNSIGN,
	MCSC_F_STAT_RDMAHF_DATA_FORMAT_MSBALIGN,
	MCSC_F_STAT_RDMAHF_DATA_FORMAT_RGB,
	MCSC_F_STAT_RDMAHF_DATA_FORMAT_YUV,
	MCSC_F_STAT_RDMAHF_DATA_FORMAT_BAYER,
	MCSC_F_STAT_RDMAHF_MONO_MODE,
	MCSC_F_STAT_RDMAHF_COMP_LOSSY_BYTE32NUM,
	MCSC_F_STAT_RDMAHF_WIDTH,
	MCSC_F_STAT_RDMAHF_HEIGHT,
	MCSC_F_STAT_RDMAHF_STRIDE_1P,
	MCSC_F_STAT_RDMAHF_STRIDE_HEADER_1P,
	MCSC_F_STAT_RDMAHF_VOTF_STALL_LINE_BUFFER,
	MCSC_F_STAT_RDMAHF_VOTF_TYPE,
	MCSC_F_STAT_RDMAHF_VOTF_EN,
	MCSC_F_STAT_RDMAHF_MAX_MO,
	MCSC_F_STAT_RDMAHF_LINE_GAP,
	MCSC_F_STAT_RDMAHF_MAX_BL,
	MCSC_F_STAT_RDMAHF_BUSINFO,
	MCSC_F_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_STAT_RDMAHF_IMG_CRC_1P,
	MCSC_F_STAT_RDMAHF_HEADER_CRC_1P,
	MCSC_F_STAT_RDMAHF_MON_STATUS_0,
	MCSC_F_STAT_RDMAHF_MON_STATUS_1,
	MCSC_F_STAT_RDMAHF_MON_STATUS_2,
	MCSC_F_STAT_RDMAHF_MON_STATUS_3,
	MCSC_F_YUV_WDMASC_W0_CLK_ALWAYS_ON_EN,
	MCSC_F_YUV_WDMASC_W0_EN,
	MCSC_F_YUV_WDMASC_W0_SBWC_64B_ALIGN,
	MCSC_F_YUV_WDMASC_W0_SBWC_EN,
	MCSC_F_YUV_WDMASC_W0_DATA_FORMAT_TYPE,
	MCSC_F_YUV_WDMASC_W0_DATA_FORMAT_RGB,
	MCSC_F_YUV_WDMASC_W0_DATA_FORMAT_YUV,
	MCSC_F_YUV_WDMASC_W0_MONO_EN,
	MCSC_F_YUV_WDMASC_W0_COMP_LOSSY_BYTE32NUM,
	MCSC_F_YUV_WDMASC_W0_WIDTH,
	MCSC_F_YUV_WDMASC_W0_HEIGHT,
	MCSC_F_YUV_WDMASC_W0_STRIDE_1P,
	MCSC_F_YUV_WDMASC_W0_STRIDE_2P,
	MCSC_F_YUV_WDMASC_W0_STRIDE_3P,
	MCSC_F_YUV_WDMASC_W0_STRIDE_HEADER_1P,
	MCSC_F_YUV_WDMASC_W0_STRIDE_HEADER_2P,
	MCSC_F_YUV_WDMASC_W0_VOTF_EN,
	MCSC_F_YUV_WDMASC_W0_MAX_MO,
	MCSC_F_YUV_WDMASC_W0_LINE_GAP,
	MCSC_F_YUV_WDMASC_W0_MAX_BL,
	MCSC_F_YUV_WDMASC_W0_BUSINFO,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W0_IMG_CRC_1P,
	MCSC_F_YUV_WDMASC_W0_IMG_CRC_2P,
	MCSC_F_YUV_WDMASC_W0_IMG_CRC_3P,
	MCSC_F_YUV_WDMASC_W0_HEADER_CRC_1P,
	MCSC_F_YUV_WDMASC_W0_HEADER_CRC_2P,
	MCSC_F_YUV_WDMASC_W0_MON_STATUS_0,
	MCSC_F_YUV_WDMASC_W0_MON_STATUS_1,
	MCSC_F_YUV_WDMASC_W0_MON_STATUS_2,
	MCSC_F_YUV_WDMASC_W0_MON_STATUS_3,
	MCSC_F_YUV_WDMASC_W0_BW_LIMIT_FREQ_NUM_CYCLE,
	MCSC_F_YUV_WDMASC_W0_BW_LIMIT_EN,
	MCSC_F_YUV_WDMASC_W0_BW_LIMIT_SLOT_BW,
	MCSC_F_YUV_WDMASC_W0_BW_LIMIT_AVG_BW,
	MCSC_F_YUV_WDMASC_W0_BW_LIMIT_COMPENSATION_BW,
	MCSC_F_YUV_WDMASC_W0_BW_LIMIT_COMPENSATION_PERIOD,
	MCSC_F_YUV_WDMASC_W0_FLIP_CONTROL,
	MCSC_F_YUV_WDMASC_W0_RGB_ALPHA,
	MCSC_F_YUV_WDMASC_W1_CLK_ALWAYS_ON_EN,
	MCSC_F_YUV_WDMASC_W1_EN,
	MCSC_F_YUV_WDMASC_W1_SBWC_64B_ALIGN,
	MCSC_F_YUV_WDMASC_W1_SBWC_EN,
	MCSC_F_YUV_WDMASC_W1_DATA_FORMAT_TYPE,
	MCSC_F_YUV_WDMASC_W1_DATA_FORMAT_RGB,
	MCSC_F_YUV_WDMASC_W1_DATA_FORMAT_YUV,
	MCSC_F_YUV_WDMASC_W1_MONO_EN,
	MCSC_F_YUV_WDMASC_W1_COMP_LOSSY_BYTE32NUM,
	MCSC_F_YUV_WDMASC_W1_WIDTH,
	MCSC_F_YUV_WDMASC_W1_HEIGHT,
	MCSC_F_YUV_WDMASC_W1_STRIDE_1P,
	MCSC_F_YUV_WDMASC_W1_STRIDE_2P,
	MCSC_F_YUV_WDMASC_W1_STRIDE_3P,
	MCSC_F_YUV_WDMASC_W1_STRIDE_HEADER_1P,
	MCSC_F_YUV_WDMASC_W1_STRIDE_HEADER_2P,
	MCSC_F_YUV_WDMASC_W1_VOTF_EN,
	MCSC_F_YUV_WDMASC_W1_MAX_MO,
	MCSC_F_YUV_WDMASC_W1_LINE_GAP,
	MCSC_F_YUV_WDMASC_W1_MAX_BL,
	MCSC_F_YUV_WDMASC_W1_BUSINFO,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W1_IMG_CRC_1P,
	MCSC_F_YUV_WDMASC_W1_IMG_CRC_2P,
	MCSC_F_YUV_WDMASC_W1_IMG_CRC_3P,
	MCSC_F_YUV_WDMASC_W1_HEADER_CRC_1P,
	MCSC_F_YUV_WDMASC_W1_HEADER_CRC_2P,
	MCSC_F_YUV_WDMASC_W1_MON_STATUS_0,
	MCSC_F_YUV_WDMASC_W1_MON_STATUS_1,
	MCSC_F_YUV_WDMASC_W1_MON_STATUS_2,
	MCSC_F_YUV_WDMASC_W1_MON_STATUS_3,
	MCSC_F_YUV_WDMASC_W1_BW_LIMIT_FREQ_NUM_CYCLE,
	MCSC_F_YUV_WDMASC_W1_BW_LIMIT_EN,
	MCSC_F_YUV_WDMASC_W1_BW_LIMIT_SLOT_BW,
	MCSC_F_YUV_WDMASC_W1_BW_LIMIT_AVG_BW,
	MCSC_F_YUV_WDMASC_W1_BW_LIMIT_COMPENSATION_BW,
	MCSC_F_YUV_WDMASC_W1_BW_LIMIT_COMPENSATION_PERIOD,
	MCSC_F_YUV_WDMASC_W1_FLIP_CONTROL,
	MCSC_F_YUV_WDMASC_W1_RGB_ALPHA,
	MCSC_F_YUV_WDMASC_W2_CLK_ALWAYS_ON_EN,
	MCSC_F_YUV_WDMASC_W2_EN,
	MCSC_F_YUV_WDMASC_W2_SBWC_64B_ALIGN,
	MCSC_F_YUV_WDMASC_W2_SBWC_EN,
	MCSC_F_YUV_WDMASC_W2_DATA_FORMAT_TYPE,
	MCSC_F_YUV_WDMASC_W2_DATA_FORMAT_RGB,
	MCSC_F_YUV_WDMASC_W2_DATA_FORMAT_YUV,
	MCSC_F_YUV_WDMASC_W2_MONO_EN,
	MCSC_F_YUV_WDMASC_W2_WIDTH,
	MCSC_F_YUV_WDMASC_W2_HEIGHT,
	MCSC_F_YUV_WDMASC_W2_STRIDE_1P,
	MCSC_F_YUV_WDMASC_W2_STRIDE_2P,
	MCSC_F_YUV_WDMASC_W2_STRIDE_3P,
	MCSC_F_YUV_WDMASC_W2_VOTF_EN,
	MCSC_F_YUV_WDMASC_W2_MAX_MO,
	MCSC_F_YUV_WDMASC_W2_LINE_GAP,
	MCSC_F_YUV_WDMASC_W2_MAX_BL,
	MCSC_F_YUV_WDMASC_W2_BUSINFO,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W2_IMG_CRC_1P,
	MCSC_F_YUV_WDMASC_W2_IMG_CRC_2P,
	MCSC_F_YUV_WDMASC_W2_IMG_CRC_3P,
	MCSC_F_YUV_WDMASC_W2_MON_STATUS_0,
	MCSC_F_YUV_WDMASC_W2_MON_STATUS_1,
	MCSC_F_YUV_WDMASC_W2_MON_STATUS_2,
	MCSC_F_YUV_WDMASC_W2_MON_STATUS_3,
	MCSC_F_YUV_WDMASC_W2_BW_LIMIT_FREQ_NUM_CYCLE,
	MCSC_F_YUV_WDMASC_W2_BW_LIMIT_EN,
	MCSC_F_YUV_WDMASC_W2_BW_LIMIT_SLOT_BW,
	MCSC_F_YUV_WDMASC_W2_BW_LIMIT_AVG_BW,
	MCSC_F_YUV_WDMASC_W2_BW_LIMIT_COMPENSATION_BW,
	MCSC_F_YUV_WDMASC_W2_BW_LIMIT_COMPENSATION_PERIOD,
	MCSC_F_YUV_WDMASC_W2_FLIP_CONTROL,
	MCSC_F_YUV_WDMASC_W2_RGB_ALPHA,
	MCSC_F_YUV_WDMASC_W3_CLK_ALWAYS_ON_EN,
	MCSC_F_YUV_WDMASC_W3_EN,
	MCSC_F_YUV_WDMASC_W3_SBWC_64B_ALIGN,
	MCSC_F_YUV_WDMASC_W3_SBWC_EN,
	MCSC_F_YUV_WDMASC_W3_DATA_FORMAT_TYPE,
	MCSC_F_YUV_WDMASC_W3_DATA_FORMAT_RGB,
	MCSC_F_YUV_WDMASC_W3_DATA_FORMAT_YUV,
	MCSC_F_YUV_WDMASC_W3_MONO_EN,
	MCSC_F_YUV_WDMASC_W3_WIDTH,
	MCSC_F_YUV_WDMASC_W3_HEIGHT,
	MCSC_F_YUV_WDMASC_W3_STRIDE_1P,
	MCSC_F_YUV_WDMASC_W3_STRIDE_2P,
	MCSC_F_YUV_WDMASC_W3_STRIDE_3P,
	MCSC_F_YUV_WDMASC_W3_VOTF_EN,
	MCSC_F_YUV_WDMASC_W3_MAX_MO,
	MCSC_F_YUV_WDMASC_W3_LINE_GAP,
	MCSC_F_YUV_WDMASC_W3_MAX_BL,
	MCSC_F_YUV_WDMASC_W3_BUSINFO,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W3_IMG_CRC_1P,
	MCSC_F_YUV_WDMASC_W3_IMG_CRC_2P,
	MCSC_F_YUV_WDMASC_W3_IMG_CRC_3P,
	MCSC_F_YUV_WDMASC_W3_MON_STATUS_0,
	MCSC_F_YUV_WDMASC_W3_MON_STATUS_1,
	MCSC_F_YUV_WDMASC_W3_MON_STATUS_2,
	MCSC_F_YUV_WDMASC_W3_MON_STATUS_3,
	MCSC_F_YUV_WDMASC_W3_BW_LIMIT_FREQ_NUM_CYCLE,
	MCSC_F_YUV_WDMASC_W3_BW_LIMIT_EN,
	MCSC_F_YUV_WDMASC_W3_BW_LIMIT_SLOT_BW,
	MCSC_F_YUV_WDMASC_W3_BW_LIMIT_AVG_BW,
	MCSC_F_YUV_WDMASC_W3_BW_LIMIT_COMPENSATION_BW,
	MCSC_F_YUV_WDMASC_W3_BW_LIMIT_COMPENSATION_PERIOD,
	MCSC_F_YUV_WDMASC_W3_FLIP_CONTROL,
	MCSC_F_YUV_WDMASC_W3_RGB_ALPHA,
	MCSC_F_YUV_WDMASC_W4_CLK_ALWAYS_ON_EN,
	MCSC_F_YUV_WDMASC_W4_EN,
	MCSC_F_YUV_WDMASC_W4_SBWC_64B_ALIGN,
	MCSC_F_YUV_WDMASC_W4_SBWC_EN,
	MCSC_F_YUV_WDMASC_W4_DATA_FORMAT_TYPE,
	MCSC_F_YUV_WDMASC_W4_DATA_FORMAT_RGB,
	MCSC_F_YUV_WDMASC_W4_DATA_FORMAT_YUV,
	MCSC_F_YUV_WDMASC_W4_MONO_EN,
	MCSC_F_YUV_WDMASC_W4_WIDTH,
	MCSC_F_YUV_WDMASC_W4_HEIGHT,
	MCSC_F_YUV_WDMASC_W4_STRIDE_1P,
	MCSC_F_YUV_WDMASC_W4_STRIDE_2P,
	MCSC_F_YUV_WDMASC_W4_STRIDE_3P,
	MCSC_F_YUV_WDMASC_W4_VOTF_EN,
	MCSC_F_YUV_WDMASC_W4_MAX_MO,
	MCSC_F_YUV_WDMASC_W4_LINE_GAP,
	MCSC_F_YUV_WDMASC_W4_MAX_BL,
	MCSC_F_YUV_WDMASC_W4_BUSINFO,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W4_IMG_CRC_1P,
	MCSC_F_YUV_WDMASC_W4_IMG_CRC_2P,
	MCSC_F_YUV_WDMASC_W4_IMG_CRC_3P,
	MCSC_F_YUV_WDMASC_W4_MON_STATUS_0,
	MCSC_F_YUV_WDMASC_W4_MON_STATUS_1,
	MCSC_F_YUV_WDMASC_W4_MON_STATUS_2,
	MCSC_F_YUV_WDMASC_W4_MON_STATUS_3,
	MCSC_F_YUV_WDMASC_W4_BW_LIMIT_FREQ_NUM_CYCLE,
	MCSC_F_YUV_WDMASC_W4_BW_LIMIT_EN,
	MCSC_F_YUV_WDMASC_W4_BW_LIMIT_SLOT_BW,
	MCSC_F_YUV_WDMASC_W4_BW_LIMIT_AVG_BW,
	MCSC_F_YUV_WDMASC_W4_BW_LIMIT_COMPENSATION_BW,
	MCSC_F_YUV_WDMASC_W4_BW_LIMIT_COMPENSATION_PERIOD,
	MCSC_F_YUV_WDMASC_W4_FLIP_CONTROL,
	MCSC_F_YUV_WDMASC_W4_RGB_ALPHA,
	MCSC_F_YUV_WDMASC_W0_ROUND_EN,
	MCSC_F_YUV_WDMASC_W0_DITHER_EN_Y,
	MCSC_F_YUV_WDMASC_W0_DITHER_EN_C,
	MCSC_F_YUV_WDMASC_W0_RGB_CONV444_WEIGHT,
	MCSC_F_YUV_WDMASC_W0_PER_SUB_FRAME_EN,
	MCSC_F_YUV_WDMASC_W0_COMP_SRAM_START_ADDR,
	MCSC_F_YUV_WDMASC_W0_HF_USE_YUV_WDMASC_W4_MEM,
	MCSC_F_YUV_WDMASC_W1_ROUND_EN,
	MCSC_F_YUV_WDMASC_W1_DITHER_EN_Y,
	MCSC_F_YUV_WDMASC_W1_DITHER_EN_C,
	MCSC_F_YUV_WDMASC_W1_RGB_CONV444_WEIGHT,
	MCSC_F_YUV_WDMASC_W1_PER_SUB_FRAME_EN,
	MCSC_F_YUV_WDMASC_W1_COMP_SRAM_START_ADDR,
	MCSC_F_YUV_WDMASC_W2_ROUND_EN,
	MCSC_F_YUV_WDMASC_W2_DITHER_EN_Y,
	MCSC_F_YUV_WDMASC_W2_DITHER_EN_C,
	MCSC_F_YUV_WDMASC_W2_RGB_CONV444_WEIGHT,
	MCSC_F_YUV_WDMASC_W2_PER_SUB_FRAME_EN,
	MCSC_F_YUV_WDMASC_W3_ROUND_EN,
	MCSC_F_YUV_WDMASC_W3_DITHER_EN_Y,
	MCSC_F_YUV_WDMASC_W3_DITHER_EN_C,
	MCSC_F_YUV_WDMASC_W3_RGB_CONV444_WEIGHT,
	MCSC_F_YUV_WDMASC_W3_PER_SUB_FRAME_EN,
	MCSC_F_YUV_WDMASC_W4_ROUND_EN,
	MCSC_F_YUV_WDMASC_W4_DITHER_EN_Y,
	MCSC_F_YUV_WDMASC_W4_DITHER_EN_C,
	MCSC_F_YUV_WDMASC_W4_RGB_CONV444_WEIGHT,
	MCSC_F_YUV_WDMASC_W4_PER_SUB_FRAME_EN,
	MCSC_F_YUV_WDMASC_RGB_SRC_Y_OFFSET,
	MCSC_F_YUV_WDMASC_RGB_COEF_C00,
	MCSC_F_YUV_WDMASC_RGB_COEF_C10,
	MCSC_F_YUV_WDMASC_RGB_COEF_C20,
	MCSC_F_YUV_WDMASC_RGB_COEF_C01,
	MCSC_F_YUV_WDMASC_RGB_COEF_C11,
	MCSC_F_YUV_WDMASC_RGB_COEF_C21,
	MCSC_F_YUV_WDMASC_RGB_COEF_C02,
	MCSC_F_YUV_WDMASC_RGB_COEF_C12,
	MCSC_F_YUV_WDMASC_RGB_COEF_C22,
	MCSC_F_YUV_DJAG_EZPOST_ENABLE,
	MCSC_F_YUV_DJAG_OUT_CROP_ENABLE,
	MCSC_F_YUV_DJAG_PS_STRIP_ENABLE,
	MCSC_F_YUV_DJAG_CLK_GATE_DISABLE_PS_LB,
	MCSC_F_YUV_DJAG_CLK_GATE_DISABLE_PS,
	MCSC_F_YUV_DJAG_PS_ENABLE,
	MCSC_F_YUV_DJAG_ENABLE,
	MCSC_F_YUV_DJAG_INPUT_IMG_HSIZE,
	MCSC_F_YUV_DJAG_INPUT_IMG_VSIZE,
	MCSC_F_YUV_DJAG_PS_SRC_HPOS,
	MCSC_F_YUV_DJAG_PS_SRC_VPOS,
	MCSC_F_YUV_DJAG_PS_SRC_HSIZE,
	MCSC_F_YUV_DJAG_PS_SRC_VSIZE,
	MCSC_F_YUV_DJAG_PS_DST_HSIZE,
	MCSC_F_YUV_DJAG_PS_DST_VSIZE,
	MCSC_F_YUV_DJAG_PS_H_RATIO,
	MCSC_F_YUV_DJAG_PS_V_RATIO,
	MCSC_F_YUV_DJAG_PS_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_DJAG_PS_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_DJAG_PS_ROUND_MODE,
	MCSC_F_YUV_DJAG_PS_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_DJAG_PS_STRIP_IN_START_POS_H,
	MCSC_F_YUV_DJAG_OUT_CROP_POS_H,
	MCSC_F_YUV_DJAG_OUT_CROP_POS_V,
	MCSC_F_YUV_DJAG_OUT_CROP_SIZE_H,
	MCSC_F_YUV_DJAG_OUT_CROP_SIZE_V,
	MCSC_F_YUV_DJAG_CENTER_WEIGHTED_MEAN_WEIGHT,
	MCSC_F_YUV_DJAG_DIAGONAL_HF_BOOST_WEIGHT,
	MCSC_F_YUV_DJAG_CENTER_HF_BOOST_WEIGHT,
	MCSC_F_YUV_DJAG_XFILTER_HF_BOOST_WEIGHT,
	MCSC_F_YUV_DJAG_XFILTER_DEJAGGING_WEIGHT1,
	MCSC_F_YUV_DJAG_XFILTER_DEJAGGING_WEIGHT0,
	MCSC_F_YUV_DJAG_THRES_1X5_ABSHF,
	MCSC_F_YUV_DJAG_THRES_1X5_MATCHING_SAD,
	MCSC_F_YUV_DJAG_THRES_SHOOTING_NEIGHBOR,
	MCSC_F_YUV_DJAG_THRES_SHOOTING_LCR,
	MCSC_F_YUV_DJAG_THRES_SHOOTING_LLCRR,
	MCSC_F_YUV_DJAG_MIN_MAX_WEIGHT,
	MCSC_F_YUV_DJAG_THRES_SHOOTING_UCD,
	MCSC_F_YUV_DJAG_THRES_SHOOTING_UUCDD,
	MCSC_F_YUV_DJAG_LFSR_SEED_0,
	MCSC_F_YUV_DJAG_LFSR_SEED_1,
	MCSC_F_YUV_DJAG_LFSR_SEED_2,
	MCSC_F_YUV_DJAG_DITHER_VALUE_4,
	MCSC_F_YUV_DJAG_DITHER_VALUE_3,
	MCSC_F_YUV_DJAG_DITHER_VALUE_2,
	MCSC_F_YUV_DJAG_DITHER_VALUE_1,
	MCSC_F_YUV_DJAG_DITHER_VALUE_0,
	MCSC_F_YUV_DJAG_DITHER_VALUE_8,
	MCSC_F_YUV_DJAG_DITHER_VALUE_7,
	MCSC_F_YUV_DJAG_DITHER_VALUE_6,
	MCSC_F_YUV_DJAG_DITHER_VALUE_5,
	MCSC_F_YUV_DJAG_DITHER_THRES,
	MCSC_F_YUV_DJAG_SAT_CTRL,
	MCSC_F_YUV_DJAG_CP_HF_THRES,
	MCSC_F_YUV_DJAG_CP_ARBI_MODE,
	MCSC_F_YUV_DJAG_CP_ARBI_DENOM,
	MCSC_F_YUV_DJAG_CP_ARBI_MAX_COV_SHIFT,
	MCSC_F_YUV_DJAG_CP_ARBI_MAX_COV_OFFSET,
	MCSC_F_YUV_DJAG_DITHER_WHITE_LEVEL,
	MCSC_F_YUV_DJAG_DITHER_BLACK_LEVEL,
	MCSC_F_YUV_DJAG_DITHER_WB_THRES,
	MCSC_F_YUV_DJAG_RECOM_IN_CROP_ENABLE,
	MCSC_F_YUV_DJAG_RECOM_ENABLE_B,
	MCSC_F_YUV_DJAG_RECOM_ENABLE_A,
	MCSC_F_YUV_DJAG_RECOM_WEIGHT,
	MCSC_F_YUV_DJAG_RECOM_INPUT_IMG_HSIZE,
	MCSC_F_YUV_DJAG_RECOM_INPUT_IMG_VSIZE,
	MCSC_F_YUV_DJAG_RECOM_IN_CROP_POS_H,
	MCSC_F_YUV_DJAG_RECOM_IN_CROP_POS_V,
	MCSC_F_YUV_DJAG_RECOM_RADIAL_CENTER_X,
	MCSC_F_YUV_DJAG_RECOM_RADIAL_CENTER_Y,
	MCSC_F_YUV_DJAG_RECOM_RADIAL_BINNING_X,
	MCSC_F_YUV_DJAG_RECOM_RADIAL_BINNING_Y,
	MCSC_F_YUV_DJAG_RECOM_RADIAL_BIQUAD_FACTOR_A,
	MCSC_F_YUV_DJAG_RECOM_RADIAL_BIQUAD_FACTOR_B,
	MCSC_F_YUV_DJAG_RECOM_RADIAL_GAIN_ENABLE,
	MCSC_F_YUV_DJAG_RECOM_RADIAL_GAIN_INCREMENT,
	MCSC_F_YUV_DJAG_RECOM_RADIAL_BIQUAD_SCAL_SHIFT_ADDER,
	MCSC_F_YUV_DJAG_SC_V_COEFF_0_0,
	MCSC_F_YUV_DJAG_SC_V_COEFF_0_1,
	MCSC_F_YUV_DJAG_SC_V_COEFF_0_2,
	MCSC_F_YUV_DJAG_SC_V_COEFF_0_3,
	MCSC_F_YUV_DJAG_SC_V_COEFF_1_0,
	MCSC_F_YUV_DJAG_SC_V_COEFF_1_1,
	MCSC_F_YUV_DJAG_SC_V_COEFF_1_2,
	MCSC_F_YUV_DJAG_SC_V_COEFF_1_3,
	MCSC_F_YUV_DJAG_SC_V_COEFF_2_0,
	MCSC_F_YUV_DJAG_SC_V_COEFF_2_1,
	MCSC_F_YUV_DJAG_SC_V_COEFF_2_2,
	MCSC_F_YUV_DJAG_SC_V_COEFF_2_3,
	MCSC_F_YUV_DJAG_SC_V_COEFF_3_0,
	MCSC_F_YUV_DJAG_SC_V_COEFF_3_1,
	MCSC_F_YUV_DJAG_SC_V_COEFF_3_2,
	MCSC_F_YUV_DJAG_SC_V_COEFF_3_3,
	MCSC_F_YUV_DJAG_SC_V_COEFF_4_0,
	MCSC_F_YUV_DJAG_SC_V_COEFF_4_1,
	MCSC_F_YUV_DJAG_SC_V_COEFF_4_2,
	MCSC_F_YUV_DJAG_SC_V_COEFF_4_3,
	MCSC_F_YUV_DJAG_SC_V_COEFF_5_0,
	MCSC_F_YUV_DJAG_SC_V_COEFF_5_1,
	MCSC_F_YUV_DJAG_SC_V_COEFF_5_2,
	MCSC_F_YUV_DJAG_SC_V_COEFF_5_3,
	MCSC_F_YUV_DJAG_SC_V_COEFF_6_0,
	MCSC_F_YUV_DJAG_SC_V_COEFF_6_1,
	MCSC_F_YUV_DJAG_SC_V_COEFF_6_2,
	MCSC_F_YUV_DJAG_SC_V_COEFF_6_3,
	MCSC_F_YUV_DJAG_SC_V_COEFF_7_0,
	MCSC_F_YUV_DJAG_SC_V_COEFF_7_1,
	MCSC_F_YUV_DJAG_SC_V_COEFF_7_2,
	MCSC_F_YUV_DJAG_SC_V_COEFF_7_3,
	MCSC_F_YUV_DJAG_SC_V_COEFF_8_0,
	MCSC_F_YUV_DJAG_SC_V_COEFF_8_1,
	MCSC_F_YUV_DJAG_SC_V_COEFF_8_2,
	MCSC_F_YUV_DJAG_SC_V_COEFF_8_3,
	MCSC_F_YUV_DJAG_SC_H_COEFF_0_0,
	MCSC_F_YUV_DJAG_SC_H_COEFF_0_1,
	MCSC_F_YUV_DJAG_SC_H_COEFF_0_2,
	MCSC_F_YUV_DJAG_SC_H_COEFF_0_3,
	MCSC_F_YUV_DJAG_SC_H_COEFF_0_4,
	MCSC_F_YUV_DJAG_SC_H_COEFF_0_5,
	MCSC_F_YUV_DJAG_SC_H_COEFF_0_6,
	MCSC_F_YUV_DJAG_SC_H_COEFF_0_7,
	MCSC_F_YUV_DJAG_SC_H_COEFF_1_0,
	MCSC_F_YUV_DJAG_SC_H_COEFF_1_1,
	MCSC_F_YUV_DJAG_SC_H_COEFF_1_2,
	MCSC_F_YUV_DJAG_SC_H_COEFF_1_3,
	MCSC_F_YUV_DJAG_SC_H_COEFF_1_4,
	MCSC_F_YUV_DJAG_SC_H_COEFF_1_5,
	MCSC_F_YUV_DJAG_SC_H_COEFF_1_6,
	MCSC_F_YUV_DJAG_SC_H_COEFF_1_7,
	MCSC_F_YUV_DJAG_SC_H_COEFF_2_0,
	MCSC_F_YUV_DJAG_SC_H_COEFF_2_1,
	MCSC_F_YUV_DJAG_SC_H_COEFF_2_2,
	MCSC_F_YUV_DJAG_SC_H_COEFF_2_3,
	MCSC_F_YUV_DJAG_SC_H_COEFF_2_4,
	MCSC_F_YUV_DJAG_SC_H_COEFF_2_5,
	MCSC_F_YUV_DJAG_SC_H_COEFF_2_6,
	MCSC_F_YUV_DJAG_SC_H_COEFF_2_7,
	MCSC_F_YUV_DJAG_SC_H_COEFF_3_0,
	MCSC_F_YUV_DJAG_SC_H_COEFF_3_1,
	MCSC_F_YUV_DJAG_SC_H_COEFF_3_2,
	MCSC_F_YUV_DJAG_SC_H_COEFF_3_3,
	MCSC_F_YUV_DJAG_SC_H_COEFF_3_4,
	MCSC_F_YUV_DJAG_SC_H_COEFF_3_5,
	MCSC_F_YUV_DJAG_SC_H_COEFF_3_6,
	MCSC_F_YUV_DJAG_SC_H_COEFF_3_7,
	MCSC_F_YUV_DJAG_SC_H_COEFF_4_0,
	MCSC_F_YUV_DJAG_SC_H_COEFF_4_1,
	MCSC_F_YUV_DJAG_SC_H_COEFF_4_2,
	MCSC_F_YUV_DJAG_SC_H_COEFF_4_3,
	MCSC_F_YUV_DJAG_SC_H_COEFF_4_4,
	MCSC_F_YUV_DJAG_SC_H_COEFF_4_5,
	MCSC_F_YUV_DJAG_SC_H_COEFF_4_6,
	MCSC_F_YUV_DJAG_SC_H_COEFF_4_7,
	MCSC_F_YUV_DJAG_SC_H_COEFF_5_0,
	MCSC_F_YUV_DJAG_SC_H_COEFF_5_1,
	MCSC_F_YUV_DJAG_SC_H_COEFF_5_2,
	MCSC_F_YUV_DJAG_SC_H_COEFF_5_3,
	MCSC_F_YUV_DJAG_SC_H_COEFF_5_4,
	MCSC_F_YUV_DJAG_SC_H_COEFF_5_5,
	MCSC_F_YUV_DJAG_SC_H_COEFF_5_6,
	MCSC_F_YUV_DJAG_SC_H_COEFF_5_7,
	MCSC_F_YUV_DJAG_SC_H_COEFF_6_0,
	MCSC_F_YUV_DJAG_SC_H_COEFF_6_1,
	MCSC_F_YUV_DJAG_SC_H_COEFF_6_2,
	MCSC_F_YUV_DJAG_SC_H_COEFF_6_3,
	MCSC_F_YUV_DJAG_SC_H_COEFF_6_4,
	MCSC_F_YUV_DJAG_SC_H_COEFF_6_5,
	MCSC_F_YUV_DJAG_SC_H_COEFF_6_6,
	MCSC_F_YUV_DJAG_SC_H_COEFF_6_7,
	MCSC_F_YUV_DJAG_SC_H_COEFF_7_0,
	MCSC_F_YUV_DJAG_SC_H_COEFF_7_1,
	MCSC_F_YUV_DJAG_SC_H_COEFF_7_2,
	MCSC_F_YUV_DJAG_SC_H_COEFF_7_3,
	MCSC_F_YUV_DJAG_SC_H_COEFF_7_4,
	MCSC_F_YUV_DJAG_SC_H_COEFF_7_5,
	MCSC_F_YUV_DJAG_SC_H_COEFF_7_6,
	MCSC_F_YUV_DJAG_SC_H_COEFF_7_7,
	MCSC_F_YUV_DJAG_SC_H_COEFF_8_0,
	MCSC_F_YUV_DJAG_SC_H_COEFF_8_1,
	MCSC_F_YUV_DJAG_SC_H_COEFF_8_2,
	MCSC_F_YUV_DJAG_SC_H_COEFF_8_3,
	MCSC_F_YUV_DJAG_SC_H_COEFF_8_4,
	MCSC_F_YUV_DJAG_SC_H_COEFF_8_5,
	MCSC_F_YUV_DJAG_SC_H_COEFF_8_6,
	MCSC_F_YUV_DJAG_SC_H_COEFF_8_7,
	MCSC_F_YUV_POLY_SC0_OUT_CROP_ENABLE,
	MCSC_F_YUV_POLY_SC0_STRIP_ENABLE,
	MCSC_F_YUV_POLY_SC0_CLK_GATE_DISABLE,
	MCSC_F_YUV_POLY_SC0_BYPASS,
	MCSC_F_YUV_POLY_SC0_ENABLE,
	MCSC_F_YUV_POLY_SC0_SRC_HPOS,
	MCSC_F_YUV_POLY_SC0_SRC_VPOS,
	MCSC_F_YUV_POLY_SC0_SRC_HSIZE,
	MCSC_F_YUV_POLY_SC0_SRC_VSIZE,
	MCSC_F_YUV_POLY_SC0_DST_HSIZE,
	MCSC_F_YUV_POLY_SC0_DST_VSIZE,
	MCSC_F_YUV_POLY_SC0_H_RATIO,
	MCSC_F_YUV_POLY_SC0_V_RATIO,
	MCSC_F_YUV_POLY_SC0_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC0_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC0_ROUND_MODE,
	MCSC_F_YUV_POLY_SC0_V_COEFF_0_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_0_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_0_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_0_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_1_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_1_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_1_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_1_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_2_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_2_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_2_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_2_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_3_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_3_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_3_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_3_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_4_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_4_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_4_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_4_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_5_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_5_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_5_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_5_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_6_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_6_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_6_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_6_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_7_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_7_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_7_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_7_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_8_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_8_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_8_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_8_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_7,
	MCSC_F_YUV_POLY_SC1_OUT_CROP_ENABLE,
	MCSC_F_YUV_POLY_SC1_STRIP_ENABLE,
	MCSC_F_YUV_POLY_SC1_CLK_GATE_DISABLE,
	MCSC_F_YUV_POLY_SC1_BYPASS,
	MCSC_F_YUV_POLY_SC1_ENABLE,
	MCSC_F_YUV_POLY_SC1_SRC_HPOS,
	MCSC_F_YUV_POLY_SC1_SRC_VPOS,
	MCSC_F_YUV_POLY_SC1_SRC_HSIZE,
	MCSC_F_YUV_POLY_SC1_SRC_VSIZE,
	MCSC_F_YUV_POLY_SC1_DST_HSIZE,
	MCSC_F_YUV_POLY_SC1_DST_VSIZE,
	MCSC_F_YUV_POLY_SC1_H_RATIO,
	MCSC_F_YUV_POLY_SC1_V_RATIO,
	MCSC_F_YUV_POLY_SC1_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC1_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC1_ROUND_MODE,
	MCSC_F_YUV_POLY_SC1_V_COEFF_0_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_0_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_0_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_0_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_1_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_1_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_1_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_1_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_2_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_2_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_2_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_2_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_3_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_3_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_3_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_3_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_4_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_4_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_4_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_4_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_5_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_5_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_5_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_5_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_6_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_6_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_6_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_6_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_7_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_7_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_7_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_7_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_8_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_8_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_8_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_8_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_7,
	MCSC_F_YUV_POLY_SC2_OUT_CROP_ENABLE,
	MCSC_F_YUV_POLY_SC2_STRIP_ENABLE,
	MCSC_F_YUV_POLY_SC2_CLK_GATE_DISABLE,
	MCSC_F_YUV_POLY_SC2_BYPASS,
	MCSC_F_YUV_POLY_SC2_ENABLE,
	MCSC_F_YUV_POLY_SC2_SRC_HPOS,
	MCSC_F_YUV_POLY_SC2_SRC_VPOS,
	MCSC_F_YUV_POLY_SC2_SRC_HSIZE,
	MCSC_F_YUV_POLY_SC2_SRC_VSIZE,
	MCSC_F_YUV_POLY_SC2_DST_HSIZE,
	MCSC_F_YUV_POLY_SC2_DST_VSIZE,
	MCSC_F_YUV_POLY_SC2_H_RATIO,
	MCSC_F_YUV_POLY_SC2_V_RATIO,
	MCSC_F_YUV_POLY_SC2_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC2_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC2_ROUND_MODE,
	MCSC_F_YUV_POLY_SC2_V_COEFF_0_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_0_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_0_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_0_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_1_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_1_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_1_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_1_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_2_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_2_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_2_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_2_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_3_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_3_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_3_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_3_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_4_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_4_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_4_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_4_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_5_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_5_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_5_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_5_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_6_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_6_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_6_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_6_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_7_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_7_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_7_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_7_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_8_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_8_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_8_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_8_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_7,
	MCSC_F_YUV_POLY_SC3_OUT_CROP_ENABLE,
	MCSC_F_YUV_POLY_SC3_STRIP_ENABLE,
	MCSC_F_YUV_POLY_SC3_CLK_GATE_DISABLE,
	MCSC_F_YUV_POLY_SC3_BYPASS,
	MCSC_F_YUV_POLY_SC3_ENABLE,
	MCSC_F_YUV_POLY_SC3_SRC_HPOS,
	MCSC_F_YUV_POLY_SC3_SRC_VPOS,
	MCSC_F_YUV_POLY_SC3_SRC_HSIZE,
	MCSC_F_YUV_POLY_SC3_SRC_VSIZE,
	MCSC_F_YUV_POLY_SC3_DST_HSIZE,
	MCSC_F_YUV_POLY_SC3_DST_VSIZE,
	MCSC_F_YUV_POLY_SC3_H_RATIO,
	MCSC_F_YUV_POLY_SC3_V_RATIO,
	MCSC_F_YUV_POLY_SC3_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC3_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC3_ROUND_MODE,
	MCSC_F_YUV_POLY_SC3_V_COEFF_0_0,
	MCSC_F_YUV_POLY_SC3_V_COEFF_0_1,
	MCSC_F_YUV_POLY_SC3_V_COEFF_0_2,
	MCSC_F_YUV_POLY_SC3_V_COEFF_0_3,
	MCSC_F_YUV_POLY_SC3_V_COEFF_1_0,
	MCSC_F_YUV_POLY_SC3_V_COEFF_1_1,
	MCSC_F_YUV_POLY_SC3_V_COEFF_1_2,
	MCSC_F_YUV_POLY_SC3_V_COEFF_1_3,
	MCSC_F_YUV_POLY_SC3_V_COEFF_2_0,
	MCSC_F_YUV_POLY_SC3_V_COEFF_2_1,
	MCSC_F_YUV_POLY_SC3_V_COEFF_2_2,
	MCSC_F_YUV_POLY_SC3_V_COEFF_2_3,
	MCSC_F_YUV_POLY_SC3_V_COEFF_3_0,
	MCSC_F_YUV_POLY_SC3_V_COEFF_3_1,
	MCSC_F_YUV_POLY_SC3_V_COEFF_3_2,
	MCSC_F_YUV_POLY_SC3_V_COEFF_3_3,
	MCSC_F_YUV_POLY_SC3_V_COEFF_4_0,
	MCSC_F_YUV_POLY_SC3_V_COEFF_4_1,
	MCSC_F_YUV_POLY_SC3_V_COEFF_4_2,
	MCSC_F_YUV_POLY_SC3_V_COEFF_4_3,
	MCSC_F_YUV_POLY_SC3_V_COEFF_5_0,
	MCSC_F_YUV_POLY_SC3_V_COEFF_5_1,
	MCSC_F_YUV_POLY_SC3_V_COEFF_5_2,
	MCSC_F_YUV_POLY_SC3_V_COEFF_5_3,
	MCSC_F_YUV_POLY_SC3_V_COEFF_6_0,
	MCSC_F_YUV_POLY_SC3_V_COEFF_6_1,
	MCSC_F_YUV_POLY_SC3_V_COEFF_6_2,
	MCSC_F_YUV_POLY_SC3_V_COEFF_6_3,
	MCSC_F_YUV_POLY_SC3_V_COEFF_7_0,
	MCSC_F_YUV_POLY_SC3_V_COEFF_7_1,
	MCSC_F_YUV_POLY_SC3_V_COEFF_7_2,
	MCSC_F_YUV_POLY_SC3_V_COEFF_7_3,
	MCSC_F_YUV_POLY_SC3_V_COEFF_8_0,
	MCSC_F_YUV_POLY_SC3_V_COEFF_8_1,
	MCSC_F_YUV_POLY_SC3_V_COEFF_8_2,
	MCSC_F_YUV_POLY_SC3_V_COEFF_8_3,
	MCSC_F_YUV_POLY_SC3_H_COEFF_0_0,
	MCSC_F_YUV_POLY_SC3_H_COEFF_0_1,
	MCSC_F_YUV_POLY_SC3_H_COEFF_0_2,
	MCSC_F_YUV_POLY_SC3_H_COEFF_0_3,
	MCSC_F_YUV_POLY_SC3_H_COEFF_0_4,
	MCSC_F_YUV_POLY_SC3_H_COEFF_0_5,
	MCSC_F_YUV_POLY_SC3_H_COEFF_0_6,
	MCSC_F_YUV_POLY_SC3_H_COEFF_0_7,
	MCSC_F_YUV_POLY_SC3_H_COEFF_1_0,
	MCSC_F_YUV_POLY_SC3_H_COEFF_1_1,
	MCSC_F_YUV_POLY_SC3_H_COEFF_1_2,
	MCSC_F_YUV_POLY_SC3_H_COEFF_1_3,
	MCSC_F_YUV_POLY_SC3_H_COEFF_1_4,
	MCSC_F_YUV_POLY_SC3_H_COEFF_1_5,
	MCSC_F_YUV_POLY_SC3_H_COEFF_1_6,
	MCSC_F_YUV_POLY_SC3_H_COEFF_1_7,
	MCSC_F_YUV_POLY_SC3_H_COEFF_2_0,
	MCSC_F_YUV_POLY_SC3_H_COEFF_2_1,
	MCSC_F_YUV_POLY_SC3_H_COEFF_2_2,
	MCSC_F_YUV_POLY_SC3_H_COEFF_2_3,
	MCSC_F_YUV_POLY_SC3_H_COEFF_2_4,
	MCSC_F_YUV_POLY_SC3_H_COEFF_2_5,
	MCSC_F_YUV_POLY_SC3_H_COEFF_2_6,
	MCSC_F_YUV_POLY_SC3_H_COEFF_2_7,
	MCSC_F_YUV_POLY_SC3_H_COEFF_3_0,
	MCSC_F_YUV_POLY_SC3_H_COEFF_3_1,
	MCSC_F_YUV_POLY_SC3_H_COEFF_3_2,
	MCSC_F_YUV_POLY_SC3_H_COEFF_3_3,
	MCSC_F_YUV_POLY_SC3_H_COEFF_3_4,
	MCSC_F_YUV_POLY_SC3_H_COEFF_3_5,
	MCSC_F_YUV_POLY_SC3_H_COEFF_3_6,
	MCSC_F_YUV_POLY_SC3_H_COEFF_3_7,
	MCSC_F_YUV_POLY_SC3_H_COEFF_4_0,
	MCSC_F_YUV_POLY_SC3_H_COEFF_4_1,
	MCSC_F_YUV_POLY_SC3_H_COEFF_4_2,
	MCSC_F_YUV_POLY_SC3_H_COEFF_4_3,
	MCSC_F_YUV_POLY_SC3_H_COEFF_4_4,
	MCSC_F_YUV_POLY_SC3_H_COEFF_4_5,
	MCSC_F_YUV_POLY_SC3_H_COEFF_4_6,
	MCSC_F_YUV_POLY_SC3_H_COEFF_4_7,
	MCSC_F_YUV_POLY_SC3_H_COEFF_5_0,
	MCSC_F_YUV_POLY_SC3_H_COEFF_5_1,
	MCSC_F_YUV_POLY_SC3_H_COEFF_5_2,
	MCSC_F_YUV_POLY_SC3_H_COEFF_5_3,
	MCSC_F_YUV_POLY_SC3_H_COEFF_5_4,
	MCSC_F_YUV_POLY_SC3_H_COEFF_5_5,
	MCSC_F_YUV_POLY_SC3_H_COEFF_5_6,
	MCSC_F_YUV_POLY_SC3_H_COEFF_5_7,
	MCSC_F_YUV_POLY_SC3_H_COEFF_6_0,
	MCSC_F_YUV_POLY_SC3_H_COEFF_6_1,
	MCSC_F_YUV_POLY_SC3_H_COEFF_6_2,
	MCSC_F_YUV_POLY_SC3_H_COEFF_6_3,
	MCSC_F_YUV_POLY_SC3_H_COEFF_6_4,
	MCSC_F_YUV_POLY_SC3_H_COEFF_6_5,
	MCSC_F_YUV_POLY_SC3_H_COEFF_6_6,
	MCSC_F_YUV_POLY_SC3_H_COEFF_6_7,
	MCSC_F_YUV_POLY_SC3_H_COEFF_7_0,
	MCSC_F_YUV_POLY_SC3_H_COEFF_7_1,
	MCSC_F_YUV_POLY_SC3_H_COEFF_7_2,
	MCSC_F_YUV_POLY_SC3_H_COEFF_7_3,
	MCSC_F_YUV_POLY_SC3_H_COEFF_7_4,
	MCSC_F_YUV_POLY_SC3_H_COEFF_7_5,
	MCSC_F_YUV_POLY_SC3_H_COEFF_7_6,
	MCSC_F_YUV_POLY_SC3_H_COEFF_7_7,
	MCSC_F_YUV_POLY_SC3_H_COEFF_8_0,
	MCSC_F_YUV_POLY_SC3_H_COEFF_8_1,
	MCSC_F_YUV_POLY_SC3_H_COEFF_8_2,
	MCSC_F_YUV_POLY_SC3_H_COEFF_8_3,
	MCSC_F_YUV_POLY_SC3_H_COEFF_8_4,
	MCSC_F_YUV_POLY_SC3_H_COEFF_8_5,
	MCSC_F_YUV_POLY_SC3_H_COEFF_8_6,
	MCSC_F_YUV_POLY_SC3_H_COEFF_8_7,
	MCSC_F_YUV_POLY_SC4_OUT_CROP_ENABLE,
	MCSC_F_YUV_POLY_SC4_STRIP_ENABLE,
	MCSC_F_YUV_POLY_SC4_CLK_GATE_DISABLE,
	MCSC_F_YUV_POLY_SC4_BYPASS,
	MCSC_F_YUV_POLY_SC4_ENABLE,
	MCSC_F_YUV_POLY_SC4_SRC_HPOS,
	MCSC_F_YUV_POLY_SC4_SRC_VPOS,
	MCSC_F_YUV_POLY_SC4_SRC_HSIZE,
	MCSC_F_YUV_POLY_SC4_SRC_VSIZE,
	MCSC_F_YUV_POLY_SC4_DST_HSIZE,
	MCSC_F_YUV_POLY_SC4_DST_VSIZE,
	MCSC_F_YUV_POLY_SC4_H_RATIO,
	MCSC_F_YUV_POLY_SC4_V_RATIO,
	MCSC_F_YUV_POLY_SC4_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC4_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC4_ROUND_MODE,
	MCSC_F_YUV_POLY_SC4_V_COEFF_0_0,
	MCSC_F_YUV_POLY_SC4_V_COEFF_0_1,
	MCSC_F_YUV_POLY_SC4_V_COEFF_0_2,
	MCSC_F_YUV_POLY_SC4_V_COEFF_0_3,
	MCSC_F_YUV_POLY_SC4_V_COEFF_1_0,
	MCSC_F_YUV_POLY_SC4_V_COEFF_1_1,
	MCSC_F_YUV_POLY_SC4_V_COEFF_1_2,
	MCSC_F_YUV_POLY_SC4_V_COEFF_1_3,
	MCSC_F_YUV_POLY_SC4_V_COEFF_2_0,
	MCSC_F_YUV_POLY_SC4_V_COEFF_2_1,
	MCSC_F_YUV_POLY_SC4_V_COEFF_2_2,
	MCSC_F_YUV_POLY_SC4_V_COEFF_2_3,
	MCSC_F_YUV_POLY_SC4_V_COEFF_3_0,
	MCSC_F_YUV_POLY_SC4_V_COEFF_3_1,
	MCSC_F_YUV_POLY_SC4_V_COEFF_3_2,
	MCSC_F_YUV_POLY_SC4_V_COEFF_3_3,
	MCSC_F_YUV_POLY_SC4_V_COEFF_4_0,
	MCSC_F_YUV_POLY_SC4_V_COEFF_4_1,
	MCSC_F_YUV_POLY_SC4_V_COEFF_4_2,
	MCSC_F_YUV_POLY_SC4_V_COEFF_4_3,
	MCSC_F_YUV_POLY_SC4_V_COEFF_5_0,
	MCSC_F_YUV_POLY_SC4_V_COEFF_5_1,
	MCSC_F_YUV_POLY_SC4_V_COEFF_5_2,
	MCSC_F_YUV_POLY_SC4_V_COEFF_5_3,
	MCSC_F_YUV_POLY_SC4_V_COEFF_6_0,
	MCSC_F_YUV_POLY_SC4_V_COEFF_6_1,
	MCSC_F_YUV_POLY_SC4_V_COEFF_6_2,
	MCSC_F_YUV_POLY_SC4_V_COEFF_6_3,
	MCSC_F_YUV_POLY_SC4_V_COEFF_7_0,
	MCSC_F_YUV_POLY_SC4_V_COEFF_7_1,
	MCSC_F_YUV_POLY_SC4_V_COEFF_7_2,
	MCSC_F_YUV_POLY_SC4_V_COEFF_7_3,
	MCSC_F_YUV_POLY_SC4_V_COEFF_8_0,
	MCSC_F_YUV_POLY_SC4_V_COEFF_8_1,
	MCSC_F_YUV_POLY_SC4_V_COEFF_8_2,
	MCSC_F_YUV_POLY_SC4_V_COEFF_8_3,
	MCSC_F_YUV_POLY_SC4_H_COEFF_0_0,
	MCSC_F_YUV_POLY_SC4_H_COEFF_0_1,
	MCSC_F_YUV_POLY_SC4_H_COEFF_0_2,
	MCSC_F_YUV_POLY_SC4_H_COEFF_0_3,
	MCSC_F_YUV_POLY_SC4_H_COEFF_0_4,
	MCSC_F_YUV_POLY_SC4_H_COEFF_0_5,
	MCSC_F_YUV_POLY_SC4_H_COEFF_0_6,
	MCSC_F_YUV_POLY_SC4_H_COEFF_0_7,
	MCSC_F_YUV_POLY_SC4_H_COEFF_1_0,
	MCSC_F_YUV_POLY_SC4_H_COEFF_1_1,
	MCSC_F_YUV_POLY_SC4_H_COEFF_1_2,
	MCSC_F_YUV_POLY_SC4_H_COEFF_1_3,
	MCSC_F_YUV_POLY_SC4_H_COEFF_1_4,
	MCSC_F_YUV_POLY_SC4_H_COEFF_1_5,
	MCSC_F_YUV_POLY_SC4_H_COEFF_1_6,
	MCSC_F_YUV_POLY_SC4_H_COEFF_1_7,
	MCSC_F_YUV_POLY_SC4_H_COEFF_2_0,
	MCSC_F_YUV_POLY_SC4_H_COEFF_2_1,
	MCSC_F_YUV_POLY_SC4_H_COEFF_2_2,
	MCSC_F_YUV_POLY_SC4_H_COEFF_2_3,
	MCSC_F_YUV_POLY_SC4_H_COEFF_2_4,
	MCSC_F_YUV_POLY_SC4_H_COEFF_2_5,
	MCSC_F_YUV_POLY_SC4_H_COEFF_2_6,
	MCSC_F_YUV_POLY_SC4_H_COEFF_2_7,
	MCSC_F_YUV_POLY_SC4_H_COEFF_3_0,
	MCSC_F_YUV_POLY_SC4_H_COEFF_3_1,
	MCSC_F_YUV_POLY_SC4_H_COEFF_3_2,
	MCSC_F_YUV_POLY_SC4_H_COEFF_3_3,
	MCSC_F_YUV_POLY_SC4_H_COEFF_3_4,
	MCSC_F_YUV_POLY_SC4_H_COEFF_3_5,
	MCSC_F_YUV_POLY_SC4_H_COEFF_3_6,
	MCSC_F_YUV_POLY_SC4_H_COEFF_3_7,
	MCSC_F_YUV_POLY_SC4_H_COEFF_4_0,
	MCSC_F_YUV_POLY_SC4_H_COEFF_4_1,
	MCSC_F_YUV_POLY_SC4_H_COEFF_4_2,
	MCSC_F_YUV_POLY_SC4_H_COEFF_4_3,
	MCSC_F_YUV_POLY_SC4_H_COEFF_4_4,
	MCSC_F_YUV_POLY_SC4_H_COEFF_4_5,
	MCSC_F_YUV_POLY_SC4_H_COEFF_4_6,
	MCSC_F_YUV_POLY_SC4_H_COEFF_4_7,
	MCSC_F_YUV_POLY_SC4_H_COEFF_5_0,
	MCSC_F_YUV_POLY_SC4_H_COEFF_5_1,
	MCSC_F_YUV_POLY_SC4_H_COEFF_5_2,
	MCSC_F_YUV_POLY_SC4_H_COEFF_5_3,
	MCSC_F_YUV_POLY_SC4_H_COEFF_5_4,
	MCSC_F_YUV_POLY_SC4_H_COEFF_5_5,
	MCSC_F_YUV_POLY_SC4_H_COEFF_5_6,
	MCSC_F_YUV_POLY_SC4_H_COEFF_5_7,
	MCSC_F_YUV_POLY_SC4_H_COEFF_6_0,
	MCSC_F_YUV_POLY_SC4_H_COEFF_6_1,
	MCSC_F_YUV_POLY_SC4_H_COEFF_6_2,
	MCSC_F_YUV_POLY_SC4_H_COEFF_6_3,
	MCSC_F_YUV_POLY_SC4_H_COEFF_6_4,
	MCSC_F_YUV_POLY_SC4_H_COEFF_6_5,
	MCSC_F_YUV_POLY_SC4_H_COEFF_6_6,
	MCSC_F_YUV_POLY_SC4_H_COEFF_6_7,
	MCSC_F_YUV_POLY_SC4_H_COEFF_7_0,
	MCSC_F_YUV_POLY_SC4_H_COEFF_7_1,
	MCSC_F_YUV_POLY_SC4_H_COEFF_7_2,
	MCSC_F_YUV_POLY_SC4_H_COEFF_7_3,
	MCSC_F_YUV_POLY_SC4_H_COEFF_7_4,
	MCSC_F_YUV_POLY_SC4_H_COEFF_7_5,
	MCSC_F_YUV_POLY_SC4_H_COEFF_7_6,
	MCSC_F_YUV_POLY_SC4_H_COEFF_7_7,
	MCSC_F_YUV_POLY_SC4_H_COEFF_8_0,
	MCSC_F_YUV_POLY_SC4_H_COEFF_8_1,
	MCSC_F_YUV_POLY_SC4_H_COEFF_8_2,
	MCSC_F_YUV_POLY_SC4_H_COEFF_8_3,
	MCSC_F_YUV_POLY_SC4_H_COEFF_8_4,
	MCSC_F_YUV_POLY_SC4_H_COEFF_8_5,
	MCSC_F_YUV_POLY_SC4_H_COEFF_8_6,
	MCSC_F_YUV_POLY_SC4_H_COEFF_8_7,
	MCSC_F_YUV_POLY_SC0_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_POLY_SC0_STRIP_IN_START_POS_H,
	MCSC_F_YUV_POLY_SC0_OUT_CROP_POS_H,
	MCSC_F_YUV_POLY_SC0_OUT_CROP_POS_V,
	MCSC_F_YUV_POLY_SC0_OUT_CROP_SIZE_H,
	MCSC_F_YUV_POLY_SC0_OUT_CROP_SIZE_V,
	MCSC_F_YUV_POLY_SC1_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_POLY_SC1_STRIP_IN_START_POS_H,
	MCSC_F_YUV_POLY_SC1_OUT_CROP_POS_H,
	MCSC_F_YUV_POLY_SC1_OUT_CROP_POS_V,
	MCSC_F_YUV_POLY_SC1_OUT_CROP_SIZE_H,
	MCSC_F_YUV_POLY_SC1_OUT_CROP_SIZE_V,
	MCSC_F_YUV_POLY_SC2_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_POLY_SC2_STRIP_IN_START_POS_H,
	MCSC_F_YUV_POLY_SC2_OUT_CROP_POS_H,
	MCSC_F_YUV_POLY_SC2_OUT_CROP_POS_V,
	MCSC_F_YUV_POLY_SC2_OUT_CROP_SIZE_H,
	MCSC_F_YUV_POLY_SC2_OUT_CROP_SIZE_V,
	MCSC_F_YUV_POLY_SC3_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_POLY_SC3_STRIP_IN_START_POS_H,
	MCSC_F_YUV_POLY_SC3_OUT_CROP_POS_H,
	MCSC_F_YUV_POLY_SC3_OUT_CROP_POS_V,
	MCSC_F_YUV_POLY_SC3_OUT_CROP_SIZE_H,
	MCSC_F_YUV_POLY_SC3_OUT_CROP_SIZE_V,
	MCSC_F_YUV_POLY_SC4_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_POLY_SC4_STRIP_IN_START_POS_H,
	MCSC_F_YUV_POLY_SC4_OUT_CROP_POS_H,
	MCSC_F_YUV_POLY_SC4_OUT_CROP_POS_V,
	MCSC_F_YUV_POLY_SC4_OUT_CROP_SIZE_H,
	MCSC_F_YUV_POLY_SC4_OUT_CROP_SIZE_V,
	MCSC_F_YUV_POST_PC0_OUT_CROP_ENABLE,
	MCSC_F_YUV_POST_PC0_STRIP_ENABLE,
	MCSC_F_YUV_POST_PC0_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC0_BCHS_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC0_CONV420_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC0_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC0_ENABLE,
	MCSC_F_YUV_POST_PC0_IMG_HSIZE,
	MCSC_F_YUV_POST_PC0_IMG_VSIZE,
	MCSC_F_YUV_POST_PC0_DST_HSIZE,
	MCSC_F_YUV_POST_PC0_DST_VSIZE,
	MCSC_F_YUV_POST_PC0_H_RATIO,
	MCSC_F_YUV_POST_PC0_V_RATIO,
	MCSC_F_YUV_POST_PC0_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POST_PC0_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POST_PC0_ROUND_MODE,
	MCSC_F_YUV_POST_PC0_H_COEFF_SEL,
	MCSC_F_YUV_POST_PC0_V_COEFF_SEL,
	MCSC_F_YUV_POST_PC0_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_POST_PC0_STRIP_IN_START_POS_H,
	MCSC_F_YUV_POST_PC0_OUT_CROP_POS_H,
	MCSC_F_YUV_POST_PC0_OUT_CROP_POS_V,
	MCSC_F_YUV_POST_PC0_OUT_CROP_SIZE_H,
	MCSC_F_YUV_POST_PC0_OUT_CROP_SIZE_V,
	MCSC_F_YUV_POST_PC0_CONV420_ENABLE,
	MCSC_F_YUV_POST_PC0_CONV420_ODD_LINE,
	MCSC_F_YUV_POST_PC0_BCHS_ENABLE,
	MCSC_F_YUV_POST_PC0_BCHS_Y_OFFSET,
	MCSC_F_YUV_POST_PC0_BCHS_Y_GAIN,
	MCSC_F_YUV_POST_PC0_BCHS_C_GAIN_01,
	MCSC_F_YUV_POST_PC0_BCHS_C_GAIN_00,
	MCSC_F_YUV_POST_PC0_BCHS_C_GAIN_11,
	MCSC_F_YUV_POST_PC0_BCHS_C_GAIN_10,
	MCSC_F_YUV_POST_PC0_BCHS_Y_CLAMP_MAX,
	MCSC_F_YUV_POST_PC0_BCHS_Y_CLAMP_MIN,
	MCSC_F_YUV_POST_PC0_BCHS_C_CLAMP_MAX,
	MCSC_F_YUV_POST_PC0_BCHS_C_CLAMP_MIN,
	MCSC_F_YUV_POST_PC1_OUT_CROP_ENABLE,
	MCSC_F_YUV_POST_PC1_STRIP_ENABLE,
	MCSC_F_YUV_POST_PC1_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC1_BCHS_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC1_CONV420_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC1_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC1_ENABLE,
	MCSC_F_YUV_POST_PC1_IMG_HSIZE,
	MCSC_F_YUV_POST_PC1_IMG_VSIZE,
	MCSC_F_YUV_POST_PC1_DST_HSIZE,
	MCSC_F_YUV_POST_PC1_DST_VSIZE,
	MCSC_F_YUV_POST_PC1_H_RATIO,
	MCSC_F_YUV_POST_PC1_V_RATIO,
	MCSC_F_YUV_POST_PC1_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POST_PC1_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POST_PC1_ROUND_MODE,
	MCSC_F_YUV_POST_PC1_H_COEFF_SEL,
	MCSC_F_YUV_POST_PC1_V_COEFF_SEL,
	MCSC_F_YUV_POST_PC1_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_POST_PC1_STRIP_IN_START_POS_H,
	MCSC_F_YUV_POST_PC1_OUT_CROP_POS_H,
	MCSC_F_YUV_POST_PC1_OUT_CROP_POS_V,
	MCSC_F_YUV_POST_PC1_OUT_CROP_SIZE_H,
	MCSC_F_YUV_POST_PC1_OUT_CROP_SIZE_V,
	MCSC_F_YUV_POST_PC1_CONV420_ENABLE,
	MCSC_F_YUV_POST_PC1_CONV420_ODD_LINE,
	MCSC_F_YUV_POST_PC1_BCHS_ENABLE,
	MCSC_F_YUV_POST_PC1_BCHS_Y_OFFSET,
	MCSC_F_YUV_POST_PC1_BCHS_Y_GAIN,
	MCSC_F_YUV_POST_PC1_BCHS_C_GAIN_01,
	MCSC_F_YUV_POST_PC1_BCHS_C_GAIN_00,
	MCSC_F_YUV_POST_PC1_BCHS_C_GAIN_11,
	MCSC_F_YUV_POST_PC1_BCHS_C_GAIN_10,
	MCSC_F_YUV_POST_PC1_BCHS_Y_CLAMP_MAX,
	MCSC_F_YUV_POST_PC1_BCHS_Y_CLAMP_MIN,
	MCSC_F_YUV_POST_PC1_BCHS_C_CLAMP_MAX,
	MCSC_F_YUV_POST_PC1_BCHS_C_CLAMP_MIN,
	MCSC_F_YUV_POST_PC2_OUT_CROP_ENABLE,
	MCSC_F_YUV_POST_PC2_STRIP_ENABLE,
	MCSC_F_YUV_POST_PC2_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC2_BCHS_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC2_CONV420_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC2_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC2_ENABLE,
	MCSC_F_YUV_POST_PC2_IMG_HSIZE,
	MCSC_F_YUV_POST_PC2_IMG_VSIZE,
	MCSC_F_YUV_POST_PC2_DST_HSIZE,
	MCSC_F_YUV_POST_PC2_DST_VSIZE,
	MCSC_F_YUV_POST_PC2_H_RATIO,
	MCSC_F_YUV_POST_PC2_V_RATIO,
	MCSC_F_YUV_POST_PC2_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POST_PC2_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POST_PC2_ROUND_MODE,
	MCSC_F_YUV_POST_PC2_H_COEFF_SEL,
	MCSC_F_YUV_POST_PC2_V_COEFF_SEL,
	MCSC_F_YUV_POST_PC2_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_POST_PC2_STRIP_IN_START_POS_H,
	MCSC_F_YUV_POST_PC2_OUT_CROP_POS_H,
	MCSC_F_YUV_POST_PC2_OUT_CROP_POS_V,
	MCSC_F_YUV_POST_PC2_OUT_CROP_SIZE_H,
	MCSC_F_YUV_POST_PC2_OUT_CROP_SIZE_V,
	MCSC_F_YUV_POST_PC2_CONV420_ENABLE,
	MCSC_F_YUV_POST_PC2_CONV420_ODD_LINE,
	MCSC_F_YUV_POST_PC2_BCHS_ENABLE,
	MCSC_F_YUV_POST_PC2_BCHS_Y_OFFSET,
	MCSC_F_YUV_POST_PC2_BCHS_Y_GAIN,
	MCSC_F_YUV_POST_PC2_BCHS_C_GAIN_01,
	MCSC_F_YUV_POST_PC2_BCHS_C_GAIN_00,
	MCSC_F_YUV_POST_PC2_BCHS_C_GAIN_11,
	MCSC_F_YUV_POST_PC2_BCHS_C_GAIN_10,
	MCSC_F_YUV_POST_PC2_BCHS_Y_CLAMP_MAX,
	MCSC_F_YUV_POST_PC2_BCHS_Y_CLAMP_MIN,
	MCSC_F_YUV_POST_PC2_BCHS_C_CLAMP_MAX,
	MCSC_F_YUV_POST_PC2_BCHS_C_CLAMP_MIN,
	MCSC_F_YUV_POST_PC3_BCHS_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC3_CONV420_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC3_CONV420_ENABLE,
	MCSC_F_YUV_POST_PC3_CONV420_ODD_LINE,
	MCSC_F_YUV_POST_PC3_BCHS_ENABLE,
	MCSC_F_YUV_POST_PC3_BCHS_Y_OFFSET,
	MCSC_F_YUV_POST_PC3_BCHS_Y_GAIN,
	MCSC_F_YUV_POST_PC3_BCHS_C_GAIN_01,
	MCSC_F_YUV_POST_PC3_BCHS_C_GAIN_00,
	MCSC_F_YUV_POST_PC3_BCHS_C_GAIN_11,
	MCSC_F_YUV_POST_PC3_BCHS_C_GAIN_10,
	MCSC_F_YUV_POST_PC3_BCHS_Y_CLAMP_MAX,
	MCSC_F_YUV_POST_PC3_BCHS_Y_CLAMP_MIN,
	MCSC_F_YUV_POST_PC3_BCHS_C_CLAMP_MAX,
	MCSC_F_YUV_POST_PC3_BCHS_C_CLAMP_MIN,
	MCSC_F_YUV_POST_PC4_BCHS_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC4_CONV420_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC4_CONV420_ENABLE,
	MCSC_F_YUV_POST_PC4_CONV420_ODD_LINE,
	MCSC_F_YUV_POST_PC4_BCHS_ENABLE,
	MCSC_F_YUV_POST_PC4_BCHS_Y_OFFSET,
	MCSC_F_YUV_POST_PC4_BCHS_Y_GAIN,
	MCSC_F_YUV_POST_PC4_BCHS_C_GAIN_01,
	MCSC_F_YUV_POST_PC4_BCHS_C_GAIN_00,
	MCSC_F_YUV_POST_PC4_BCHS_C_GAIN_11,
	MCSC_F_YUV_POST_PC4_BCHS_C_GAIN_10,
	MCSC_F_YUV_POST_PC4_BCHS_Y_CLAMP_MAX,
	MCSC_F_YUV_POST_PC4_BCHS_Y_CLAMP_MIN,
	MCSC_F_YUV_POST_PC4_BCHS_C_CLAMP_MAX,
	MCSC_F_YUV_POST_PC4_BCHS_C_CLAMP_MIN,
	MCSC_F_YUV_HWFC_SWRESET,
	MCSC_F_YUV_HWFC_MODE,
	MCSC_F_YUV_HWFC_REGION_IDX_BIN_B,
	MCSC_F_YUV_HWFC_REGION_IDX_BIN_A,
	MCSC_F_YUV_HWFC_REGION_IDX_GRAY_B,
	MCSC_F_YUV_HWFC_REGION_IDX_GRAY_A,
	MCSC_F_YUV_HWFC_CURR_REGION_B,
	MCSC_F_YUV_HWFC_CURR_REGION_A,
	MCSC_F_YUV_HWFC_FORMAT_A,
	MCSC_F_YUV_HWFC_ID2_A,
	MCSC_F_YUV_HWFC_ID1_A,
	MCSC_F_YUV_HWFC_ID0_A,
	MCSC_F_YUV_HWFC_PLANE_A,
	MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE0_A,
	MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE0_A,
	MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE1_A,
	MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE1_A,
	MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE2_A,
	MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE2_A,
	MCSC_F_YUV_HWFC_FORMAT_B,
	MCSC_F_YUV_HWFC_ID2_B,
	MCSC_F_YUV_HWFC_ID1_B,
	MCSC_F_YUV_HWFC_ID0_B,
	MCSC_F_YUV_HWFC_PLANE_B,
	MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE0_B,
	MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE0_B,
	MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE1_B,
	MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE1_B,
	MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE2_B,
	MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE2_B,
	MCSC_F_YUV_HWFC_FRAME_START_SELECT,
	MCSC_F_YUV_HWFC_INDEX_RESET,
	MCSC_F_YUV_HWFC_ENABLE_AUTO_CLEAR,
	MCSC_F_YUV_HWFC_CORE_RESET_INPUT_SEL_B,
	MCSC_F_YUV_HWFC_CORE_RESET_INPUT_SEL_A,
	MCSC_F_YUV_HWFC_MASTER_SEL_B,
	MCSC_F_YUV_HWFC_MASTER_SEL_A,
	MCSC_F_DBG_SC_0,
	MCSC_F_DBG_SC_1,
	MCSC_F_DBG_SC_2,
	MCSC_F_DBG_SC_3,
	MCSC_F_DBG_SC_4,
	MCSC_F_DBG_SC_5,
	MCSC_F_DBG_SC_6,
	MCSC_F_DBG_SC_7,
	MCSC_F_DBG_SC_8,
	MCSC_F_DBG_SC_9,
	MCSC_F_DBG_SC_10,
	MCSC_F_DBG_SC_11,
	MCSC_F_DBG_SC_12,
	MCSC_F_DBG_SC_13,
	MCSC_F_DBG_SC_14,
	MCSC_F_DBG_SC_15,
	MCSC_F_DBG_SC_16,
	MCSC_F_DBG_SC_17,
	MCSC_F_DBG_SC_18,
	MCSC_F_DBG_SC_19,
	MCSC_F_DBG_SC_20,
	MCSC_F_DBG_SC_21,
	MCSC_F_DBG_SC_22,
	MCSC_F_DBG_SC_23,
	MCSC_F_DBG_SC_24,
	MCSC_F_DBG_SC_25,
	MCSC_F_DBG_SC_26,
	MCSC_F_DBG_SC_27,
	MCSC_F_DBG_SC_28,
	MCSC_F_DBG_SC_29,
	MCSC_F_DBG_SC_30,
	MCSC_F_DBG_SC_31,
	MCSC_F_DBG_SC_32,
	MCSC_F_DBG_SC_33,
	MCSC_F_DBG_SC_34,
	MCSC_F_CRC_TOP_IN_OTF,
	MCSC_F_CRC_IN_OTF,
	MCSC_F_CRC_IN_RDMA_HF,
	MCSC_F_CRC_DJAG_PS,
	MCSC_F_CRC_DJAG_EZPOST_IN,
	MCSC_F_CRC_DJAG_EZPOST_OT,
	MCSC_F_CRC_DJAG_OT,
	MCSC_F_CRC_POLY_0,
	MCSC_F_CRC_POLY_1,
	MCSC_F_CRC_POLY_2,
	MCSC_F_CRC_POLY_3,
	MCSC_F_CRC_POLY_4,
	MCSC_F_CRC_POST_0,
	MCSC_F_CRC_POST_1,
	MCSC_F_CRC_POST_2,
	MCSC_F_CRC_POST_3,
	MCSC_F_CRC_POST_4,
	MCSC_F_CRC_WDMA_0_L,
	MCSC_F_CRC_WDMA_0_C,
	MCSC_F_CRC_WDMA_1_L,
	MCSC_F_CRC_WDMA_1_C,
	MCSC_F_CRC_WDMA_2_L,
	MCSC_F_CRC_WDMA_2_C,
	MCSC_F_CRC_WDMA_3_L,
	MCSC_F_CRC_WDMA_3_C,
	MCSC_F_CRC_WDMA_4_L,
	MCSC_F_CRC_WDMA_4_C,
	MCSC_F_CRC_RDMA,
	MCSC_F_CRC_AXI_RDMA_HF,
	MCSC_F_CRC_AXI_RDMA_HF_HEADER,
	MCSC_F_CRC_AXI_RDMA_SFR,
	MCSC_F_CRC_AXI_WDMA_W0_1P,
	MCSC_F_CRC_AXI_WDMA_W0_2P,
	MCSC_F_CRC_AXI_WDMA_W0_3P,
	MCSC_F_CRC_AXI_WDMA_W1_1P,
	MCSC_F_CRC_AXI_WDMA_W1_2P,
	MCSC_F_CRC_AXI_WDMA_W1_3P,
	MCSC_F_CRC_AXI_WDMA_W2_1P,
	MCSC_F_CRC_AXI_WDMA_W2_2P,
	MCSC_F_CRC_AXI_WDMA_W2_3P,
	MCSC_F_CRC_AXI_WDMA_W3_1P,
	MCSC_F_CRC_AXI_WDMA_W3_2P,
	MCSC_F_CRC_AXI_WDMA_W3_3P,
	MCSC_F_CRC_AXI_WDMA_W4_1P,
	MCSC_F_CRC_AXI_WDMA_W4_2P,
	MCSC_F_CRC_AXI_WDMA_W4_3P,
	MCSC_F_CRC_AXI_WDMA_W0_1P_HEADER,
	MCSC_F_CRC_AXI_WDMA_W0_2P_HEADER,
	MCSC_F_CRC_AXI_WDMA_W1_1P_HEADER,
	MCSC_F_CRC_AXI_WDMA_W1_2P_HEADER,
	MCSC_REG_FIELD_CNT
};

static const struct is_reg mcsc_regs[MCSC_REG_CNT] = {
	{0X0000, "CMDQ_ENABLE"},
	{0X0008, "CMDQ_STOP_CRPT_ENABLE"},
	{0X0010, "SW_RESET"},
	{0X0014, "SW_CORE_RESET"},
	{0X0018, "SW_APB_RESET"},
	{0X001C, "TRANS_STOP_REQ"},
	{0X0020, "TRANS_STOP_REQ_RDY"},
	{0X002C, "IP_CLOCK_DOWN_MODE"},
	{0X0030, "IP_PROCESSING"},
	{0X0034, "FORCE_INTERNAL_CLOCK"},
	{0X0038, "DEBUG_CLOCK_ENABLE"},
	{0X003C, "IP_POST_FRAME_GAP"},
	{0X0040, "IP_DRCG_ENABLE"},
	{0X0050, "AUTO_IGNORE_INTERRUPT_ENABLE"},
	{0X0054, "AUTO_IGNORE_PREADY_ENABLE"},
	{0X0058, "IP_USE_SW_FINISH_COND"},
	{0X005C, "SW_FINISH_COND_ENABLE"},
	{0X006C, "IP_CORRUPTED_COND_ENABLE"},
	{0X0080, "IP_USE_OTF_PATH"},
	{0X0084, "IP_USE_CINFIFO_NEW_FRAME_IN"},
	{0X0210, "YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH"},
	{0X0214, "YUV_MAIN_CTRL_IN_IMG_SZ_HEIGHT"},
	{0X0240, "YUV_MAIN_CTRL_FRO_EN"},
	{0X0244, "YUV_MAIN_CTRL_INPUT_MONO_EN"},
	{0X02A0, "YUV_MAIN_CTRL_CRC_EN"},
	{0X02A4, "YUV_MAIN_CTRL_STALL_THROTTLE_CTRL"},
	{0X0400, "CMDQ_QUE_CMD_H"},
	{0X0404, "CMDQ_QUE_CMD_M"},
	{0X0408, "CMDQ_QUE_CMD_L"},
	{0X040C, "CMDQ_ADD_TO_QUEUE_0"},
	{0X0410, "CMDQ_ADD_TO_QUEUE_1"},
	{0X0414, "CMDQ_ADD_TO_QUEUE_URGENT"},
	{0X0440, "CMDQ_LOCK"},
	{0X0444, "CMDQ_TIME_SLICE_SEQUENCE"},
	{0X0448, "CMDQ_TS_SEQ_END_POINT"},
	{0X044C, "CMDQ_TS_SEQ_COUNT_RESET"},
	{0X0450, "CMDQ_CTRL_SETSEL_EN"},
	{0X0454, "CMDQ_SETSEL"},
	{0X0458, "CMDQ_PUSH_BACK_TO_QUEUE"},
	{0X0460, "CMDQ_FLUSH_QUEUE_0"},
	{0X0464, "CMDQ_FLUSH_QUEUE_1"},
	{0X0468, "CMDQ_FLUSH_QUEUE_URGENT"},
	{0X046C, "CMDQ_SWAP_QUEUE_0"},
	{0X0470, "CMDQ_SWAP_QUEUE_1"},
	{0X0474, "CMDQ_SWAP_QUEUE_URGENT"},
	{0X0478, "CMDQ_ROTATE_QUEUE_0"},
	{0X047C, "CMDQ_ROTATE_QUEUE_1"},
	{0X0480, "CMDQ_ROTATE_QUEUE_URGENT"},
	{0X0484, "CMDQ_HOLD_MARK_QUEUE_0"},
	{0X0488, "CMDQ_HOLD_MARK_QUEUE_1"},
	{0X048C, "CMDQ_HOLD_MARK_QUEUE_URGENT"},
	{0X0490, "CMDQ_DEBUG_STATUS_TIME_SLICE"},
	{0X0494, "CMDQ_DEBUG_STATUS_PRE_LOAD"},
	{0X04A0, "CMDQ_FRAME_COUNTER_INC_TYPE"},
	{0X04A4, "CMDQ_FRAME_COUNTER_RESET"},
	{0X04A8, "CMDQ_FRAME_COUNTER"},
	{0X04AC, "CMDQ_FRAME_ID"},
	{0X04B0, "CMDQ_QUEUE_0_INFO"},
	{0X04B4, "CMDQ_QUEUE_0_RPTR_FOR_DEBUG"},
	{0X04B8, "CMDQ_DEBUG_QUE_0_CMD_H"},
	{0X04BC, "CMDQ_DEBUG_QUE_0_CMD_M"},
	{0X04C0, "CMDQ_DEBUG_QUE_0_CMD_L"},
	{0X04C4, "CMDQ_QUEUE_1_INFO"},
	{0X04C8, "CMDQ_QUEUE_1_RPTR_FOR_DEBUG"},
	{0X04CC, "CMDQ_DEBUG_QUE_1_CMD_H"},
	{0X04D0, "CMDQ_DEBUG_QUE_1_CMD_M"},
	{0X04D4, "CMDQ_DEBUG_QUE_1_CMD_L"},
	{0X04D8, "CMDQ_QUEUE_URGENT_INFO"},
	{0X04DC, "CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG"},
	{0X04E0, "CMDQ_DEBUG_QUE_URGENT_CMD_H"},
	{0X04E4, "CMDQ_DEBUG_QUE_URGENT_CMD_M"},
	{0X04E8, "CMDQ_DEBUG_QUE_URGENT_CMD_L"},
	{0X04EC, "CMDQ_DEBUG_STATUS"},
	{0X04F0, "CMDQ_INT"},
	{0X04F4, "CMDQ_INT_ENABLE"},
	{0X04F8, "CMDQ_INT_STATUS"},
	{0X04FC, "CMDQ_INT_CLEAR"},
	{0X0500, "C_LOADER_ENABLE"},
	{0X0504, "C_LOADER_RESET"},
	{0X0508, "C_LOADER_FAST_MODE"},
	{0X050C, "C_LOADER_REMAP_EN"},
	{0X0510, "C_LOADER_ACCESS_INTERVAL"},
	{0X0540, "C_LOADER_REMAP_00_ADDR"},
	{0X0544, "C_LOADER_REMAP_01_ADDR"},
	{0X0548, "C_LOADER_REMAP_02_ADDR"},
	{0X054C, "C_LOADER_REMAP_03_ADDR"},
	{0X0550, "C_LOADER_REMAP_04_ADDR"},
	{0X0554, "C_LOADER_REMAP_05_ADDR"},
	{0X0558, "C_LOADER_REMAP_06_ADDR"},
	{0X055C, "C_LOADER_REMAP_07_ADDR"},
	{0X05C0, "C_LOADER_DEBUG_STATUS"},
	{0X05C4, "C_LOADER_DEBUG_HEADER_REQ_COUNTER"},
	{0X05C8, "C_LOADER_DEBUG_HEADER_APB_COUNTER"},
	{0X0600, "COREX_ENABLE"},
	{0X0604, "COREX_RESET"},
	{0X0608, "COREX_FAST_MODE"},
	{0X060C, "COREX_UPDATE_TYPE_0"},
	{0X0610, "COREX_UPDATE_TYPE_1"},
	{0X0614, "COREX_UPDATE_MODE_0"},
	{0X0618, "COREX_UPDATE_MODE_1"},
	{0X061C, "COREX_START_0"},
	{0X0620, "COREX_START_1"},
	{0X0624, "COREX_COPY_FROM_IP_0"},
	{0X0628, "COREX_COPY_FROM_IP_1"},
	{0X062C, "COREX_STATUS_0"},
	{0X0630, "COREX_STATUS_1"},
	{0X0634, "COREX_PRE_ADDR_CONFIG"},
	{0X0638, "COREX_PRE_DATA_CONFIG"},
	{0X063C, "COREX_POST_ADDR_CONFIG"},
	{0X0640, "COREX_POST_DATA_CONFIG"},
	{0X0644, "COREX_PRE_POST_CONFIG_EN"},
	{0X0648, "COREX_TYPE_WRITE"},
	{0X064C, "COREX_TYPE_WRITE_TRIGGER"},
	{0X0650, "COREX_TYPE_READ"},
	{0X0654, "COREX_TYPE_READ_OFFSET"},
	{0X0658, "COREX_INTERRUPT_VECTOR_MASKED"},
	{0X065C, "COREX_INTERRUPT_VECTOR"},
	{0X0660, "COREX_INTERRUPT_VECTOR_CLEAR"},
	{0X0664, "COREX_INTERRUPT_MASK"},
	{0X0800, "INT_REQ_INT0"},
	{0X0804, "INT_REQ_INT0_ENABLE"},
	{0X0808, "INT_REQ_INT0_STATUS"},
	{0X080C, "INT_REQ_INT0_CLEAR"},
	{0X0810, "INT_REQ_INT1"},
	{0X0814, "INT_REQ_INT1_ENABLE"},
	{0X0818, "INT_REQ_INT1_STATUS"},
	{0X081C, "INT_REQ_INT1_CLEAR"},
	{0X0900, "INT_HIST_CURINT0"},
	{0X0904, "INT_HIST_CURINT0_ENABLE"},
	{0X0908, "INT_HIST_CURINT0_STATUS"},
	{0X090C, "INT_HIST_CURINT1"},
	{0X0910, "INT_HIST_CURINT1_ENABLE"},
	{0X0914, "INT_HIST_CURINT1_STATUS"},
	{0X0918, "INT_HIST_00_FRAME_ID"},
	{0X091C, "INT_HIST_00_INT0"},
	{0X0920, "INT_HIST_00_INT1"},
	{0X0924, "INT_HIST_01_FRAME_ID"},
	{0X0928, "INT_HIST_01_INT0"},
	{0X092C, "INT_HIST_01_INT1"},
	{0X0930, "INT_HIST_02_FRAME_ID"},
	{0X0934, "INT_HIST_02_INT0"},
	{0X0938, "INT_HIST_02_INT1"},
	{0X093C, "INT_HIST_03_FRAME_ID"},
	{0X0940, "INT_HIST_03_INT0"},
	{0X0944, "INT_HIST_03_INT1"},
	{0X0948, "INT_HIST_04_FRAME_ID"},
	{0X094C, "INT_HIST_04_INT0"},
	{0X0950, "INT_HIST_04_INT1"},
	{0X0954, "INT_HIST_05_FRAME_ID"},
	{0X0958, "INT_HIST_05_INT0"},
	{0X095C, "INT_HIST_05_INT1"},
	{0X0960, "INT_HIST_06_FRAME_ID"},
	{0X0964, "INT_HIST_06_INT0"},
	{0X0968, "INT_HIST_06_INT1"},
	{0X096C, "INT_HIST_07_FRAME_ID"},
	{0X0970, "INT_HIST_07_INT0"},
	{0X0974, "INT_HIST_07_INT1"},
	{0X0B00, "SECU_CTRL_SEQID"},
	{0X0B10, "SECU_CTRL_TZINFO_SEQID_0"},
	{0X0B14, "SECU_CTRL_TZINFO_SEQID_1"},
	{0X0B18, "SECU_CTRL_TZINFO_SEQID_2"},
	{0X0B1C, "SECU_CTRL_TZINFO_SEQID_3"},
	{0X0B20, "SECU_CTRL_TZINFO_SEQID_4"},
	{0X0B24, "SECU_CTRL_TZINFO_SEQID_5"},
	{0X0B28, "SECU_CTRL_TZINFO_SEQID_6"},
	{0X0B2C, "SECU_CTRL_TZINFO_SEQID_7"},
	{0X0E00, "PERF_MONITOR_ENABLE"},
	{0X0E04, "PERF_MONITOR_CLEAR"},
	{0X0E08, "PERF_MONITOR_INT_USER_SEL"},
	{0X0E40, "PERF_MONITOR_INT_START"},
	{0X0E44, "PERF_MONITOR_INT_END"},
	{0X0E48, "PERF_MONITOR_INT_USER"},
	{0X0E4C, "PERF_MONITOR_PROCESS_PRE_CONFIG"},
	{0X0E50, "PERF_MONITOR_PROCESS_FRAME"},
	{0X0F00, "IP_VERSION"},
	{0X0F04, "COMMON_CTRL_VERSION"},
	{0X0F08, "QCH_STATUS"},
	{0X0F0C, "IDLENESS_STATUS"},
	{0X0F40, "IP_BUSY_MONITOR_0"},
	{0X0F44, "IP_BUSY_MONITOR_1"},
	{0X0F48, "IP_BUSY_MONITOR_2"},
	{0X0F4C, "IP_BUSY_MONITOR_3"},
	{0X0F60, "IP_STALL_OUT_STATUS_0"},
	{0X0F64, "IP_STALL_OUT_STATUS_1"},
	{0X0F68, "IP_STALL_OUT_STATUS_2"},
	{0X0F6C, "IP_STALL_OUT_STATUS_3"},
	{0X0F80, "STOPEN_CRC_STOP_VALID_COUNT"},
	{0X0FD0, "IP_ROL_RESET"},
	{0X0FD4, "IP_ROL_MODE"},
	{0X0FD8, "IP_ROL_SELECT"},
	{0X0FE0, "IP_INT_ON_COL_ROW"},
	{0X0FE4, "IP_INT_ON_COL_ROW_POS"},
	{0X0FF0, "FREEZE_EN"},
	{0X0FF4, "FREEZE_COL_ROW_POS"},
	{0X0FF8, "FREEZE_CORRUPTED_ENABLE"},
	{0X1000, "YUV_CINFIFO_ENABLE"},
	{0X1004, "YUV_CINFIFO_CONFIG"},
	{0X1008, "YUV_CINFIFO_STALL_CTRL"},
	{0X100C, "YUV_CINFIFO_INTERVAL_VBLANK"},
	{0X1010, "YUV_CINFIFO_INTERVALS"},
	{0X1014, "YUV_CINFIFO_STATUS"},
	{0X1018, "YUV_CINFIFO_INPUT_CNT"},
	{0X101C, "YUV_CINFIFO_STALL_CNT"},
	{0X1020, "YUV_CINFIFO_FIFO_FULLNESS"},
	{0X10FC, "YUV_CINFIFO_STREAM_CRC"},
	{0X1600, "STAT_RDMACL_ENABLE"},
	{0X1604, "STAT_RDMACL_COMP_CTRL"},
	{0X1610, "STAT_RDMACL_DATA_FORMAT"},
	{0X1614, "STAT_RDMACL_MONO_MODE"},
	{0X1620, "STAT_RDMACL_WIDTH"},
	{0X1624, "STAT_RDMACL_HEIGHT"},
	{0X1628, "STAT_RDMACL_STRIDE_1P"},
	{0X1640, "STAT_RDMACL_MAX_MO"},
	{0X1644, "STAT_RDMACL_LINE_GAP"},
	{0X1648, "STAT_RDMACL_MAX_BL"},
	{0X164C, "STAT_RDMACL_BUSINFO"},
	{0X1650, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_0"},
	{0X1654, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_1"},
	{0X1658, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_2"},
	{0X165C, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_3"},
	{0X1660, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_4"},
	{0X1664, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_5"},
	{0X1668, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_6"},
	{0X166C, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_7"},
	{0X1790, "STAT_RDMACL_IMG_CRC_1P"},
	{0X17B0, "STAT_RDMACL_MON_STATUS_0"},
	{0X17B4, "STAT_RDMACL_MON_STATUS_1"},
	{0X17B8, "STAT_RDMACL_MON_STATUS_2"},
	{0X17BC, "STAT_RDMACL_MON_STATUS_3"},
	{0X1800, "STAT_RDMAHF_ENABLE"},
	{0X1804, "STAT_RDMAHF_COMP_CTRL"},
	{0X1808, "STAT_RDMAHF_COMP_ERROR_MODE"},
	{0X180C, "STAT_RDMAHF_COMP_ERROR_VALUE"},
	{0X1810, "STAT_RDMAHF_DATA_FORMAT"},
	{0X1814, "STAT_RDMAHF_MONO_MODE"},
	{0X1818, "STAT_RDMAHF_COMP_LOSSY_BYTE32NUM"},
	{0X1820, "STAT_RDMAHF_WIDTH"},
	{0X1824, "STAT_RDMAHF_HEIGHT"},
	{0X1828, "STAT_RDMAHF_STRIDE_1P"},
	{0X1834, "STAT_RDMAHF_STRIDE_HEADER_1P"},
	{0X183C, "STAT_RDMAHF_VOTF_EN"},
	{0X1840, "STAT_RDMAHF_MAX_MO"},
	{0X1844, "STAT_RDMAHF_LINE_GAP"},
	{0X1848, "STAT_RDMAHF_MAX_BL"},
	{0X184C, "STAT_RDMAHF_BUSINFO"},
	{0X1850, "STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_0"},
	{0X1854, "STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_1"},
	{0X1858, "STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_2"},
	{0X185C, "STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_3"},
	{0X1860, "STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_4"},
	{0X1864, "STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_5"},
	{0X1868, "STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_6"},
	{0X186C, "STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_7"},
	{0X1910, "STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_0"},
	{0X1914, "STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_1"},
	{0X1918, "STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_2"},
	{0X191C, "STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_3"},
	{0X1920, "STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_4"},
	{0X1924, "STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_5"},
	{0X1928, "STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_6"},
	{0X192C, "STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_7"},
	{0X1990, "STAT_RDMAHF_IMG_CRC_1P"},
	{0X199C, "STAT_RDMAHF_HEADER_CRC_1P"},
	{0X19B0, "STAT_RDMAHF_MON_STATUS_0"},
	{0X19B4, "STAT_RDMAHF_MON_STATUS_1"},
	{0X19B8, "STAT_RDMAHF_MON_STATUS_2"},
	{0X19BC, "STAT_RDMAHF_MON_STATUS_3"},
	{0X2000, "YUV_WDMASC_W0_ENABLE"},
	{0X2004, "YUV_WDMASC_W0_COMP_CTRL"},
	{0X2010, "YUV_WDMASC_W0_DATA_FORMAT"},
	{0X2014, "YUV_WDMASC_W0_MONO_CTRL"},
	{0X2018, "YUV_WDMASC_W0_COMP_LOSSY_BYTE32NUM"},
	{0X2020, "YUV_WDMASC_W0_WIDTH"},
	{0X2024, "YUV_WDMASC_W0_HEIGHT"},
	{0X2028, "YUV_WDMASC_W0_STRIDE_1P"},
	{0X202C, "YUV_WDMASC_W0_STRIDE_2P"},
	{0X2030, "YUV_WDMASC_W0_STRIDE_3P"},
	{0X2034, "YUV_WDMASC_W0_STRIDE_HEADER_1P"},
	{0X2038, "YUV_WDMASC_W0_STRIDE_HEADER_2P"},
	{0X203C, "YUV_WDMASC_W0_VOTF_EN"},
	{0X2040, "YUV_WDMASC_W0_MAX_MO"},
	{0X2044, "YUV_WDMASC_W0_LINE_GAP"},
	{0X2048, "YUV_WDMASC_W0_MAX_BL"},
	{0X204C, "YUV_WDMASC_W0_BUSINFO"},
	{0X2050, "YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_0"},
	{0X2054, "YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_1"},
	{0X2058, "YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_2"},
	{0X205C, "YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_3"},
	{0X2060, "YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_4"},
	{0X2064, "YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_5"},
	{0X2068, "YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_6"},
	{0X206C, "YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_7"},
	{0X2090, "YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_0"},
	{0X2094, "YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_1"},
	{0X2098, "YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_2"},
	{0X209C, "YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_3"},
	{0X20A0, "YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_4"},
	{0X20A4, "YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_5"},
	{0X20A8, "YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_6"},
	{0X20AC, "YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_7"},
	{0X20D0, "YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_0"},
	{0X20D4, "YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_1"},
	{0X20D8, "YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_2"},
	{0X20DC, "YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_3"},
	{0X20E0, "YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_4"},
	{0X20E4, "YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_5"},
	{0X20E8, "YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_6"},
	{0X20EC, "YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_7"},
	{0X2110, "YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_0"},
	{0X2114, "YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_1"},
	{0X2118, "YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_2"},
	{0X211C, "YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_3"},
	{0X2120, "YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_4"},
	{0X2124, "YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_5"},
	{0X2128, "YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_6"},
	{0X212C, "YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_7"},
	{0X2150, "YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_0"},
	{0X2154, "YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_1"},
	{0X2158, "YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_2"},
	{0X215C, "YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_3"},
	{0X2160, "YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_4"},
	{0X2164, "YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_5"},
	{0X2168, "YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_6"},
	{0X216C, "YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_7"},
	{0X2190, "YUV_WDMASC_W0_IMG_CRC_1P"},
	{0X2194, "YUV_WDMASC_W0_IMG_CRC_2P"},
	{0X2198, "YUV_WDMASC_W0_IMG_CRC_3P"},
	{0X219C, "YUV_WDMASC_W0_HEADER_CRC_1P"},
	{0X21A0, "YUV_WDMASC_W0_HEADER_CRC_2P"},
	{0X21B0, "YUV_WDMASC_W0_MON_STATUS_0"},
	{0X21B4, "YUV_WDMASC_W0_MON_STATUS_1"},
	{0X21B8, "YUV_WDMASC_W0_MON_STATUS_2"},
	{0X21BC, "YUV_WDMASC_W0_MON_STATUS_3"},
	{0X21D0, "YUV_WDMASC_W0_BW_LIMIT_0"},
	{0X21D4, "YUV_WDMASC_W0_BW_LIMIT_1"},
	{0X21D8, "YUV_WDMASC_W0_BW_LIMIT_2"},
	{0X21F8, "YUV_WDMASC_W0_FLIP_CONTROL"},
	{0X21FC, "YUV_WDMASC_W0_RGB_ALPHA"},
	{0X2200, "YUV_WDMASC_W1_ENABLE"},
	{0X2204, "YUV_WDMASC_W1_COMP_CTRL"},
	{0X2210, "YUV_WDMASC_W1_DATA_FORMAT"},
	{0X2214, "YUV_WDMASC_W1_MONO_CTRL"},
	{0X2218, "YUV_WDMASC_W1_COMP_LOSSY_BYTE32NUM"},
	{0X2220, "YUV_WDMASC_W1_WIDTH"},
	{0X2224, "YUV_WDMASC_W1_HEIGHT"},
	{0X2228, "YUV_WDMASC_W1_STRIDE_1P"},
	{0X222C, "YUV_WDMASC_W1_STRIDE_2P"},
	{0X2230, "YUV_WDMASC_W1_STRIDE_3P"},
	{0X2234, "YUV_WDMASC_W1_STRIDE_HEADER_1P"},
	{0X2238, "YUV_WDMASC_W1_STRIDE_HEADER_2P"},
	{0X223C, "YUV_WDMASC_W1_VOTF_EN"},
	{0X2240, "YUV_WDMASC_W1_MAX_MO"},
	{0X2244, "YUV_WDMASC_W1_LINE_GAP"},
	{0X2248, "YUV_WDMASC_W1_MAX_BL"},
	{0X224C, "YUV_WDMASC_W1_BUSINFO"},
	{0X2250, "YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_0"},
	{0X2254, "YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_1"},
	{0X2258, "YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_2"},
	{0X225C, "YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_3"},
	{0X2260, "YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_4"},
	{0X2264, "YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_5"},
	{0X2268, "YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_6"},
	{0X226C, "YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_7"},
	{0X2290, "YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_0"},
	{0X2294, "YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_1"},
	{0X2298, "YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_2"},
	{0X229C, "YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_3"},
	{0X22A0, "YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_4"},
	{0X22A4, "YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_5"},
	{0X22A8, "YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_6"},
	{0X22AC, "YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_7"},
	{0X22D0, "YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_0"},
	{0X22D4, "YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_1"},
	{0X22D8, "YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_2"},
	{0X22DC, "YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_3"},
	{0X22E0, "YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_4"},
	{0X22E4, "YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_5"},
	{0X22E8, "YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_6"},
	{0X22EC, "YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_7"},
	{0X2310, "YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_0"},
	{0X2314, "YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_1"},
	{0X2318, "YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_2"},
	{0X231C, "YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_3"},
	{0X2320, "YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_4"},
	{0X2324, "YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_5"},
	{0X2328, "YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_6"},
	{0X232C, "YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_7"},
	{0X2350, "YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_0"},
	{0X2354, "YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_1"},
	{0X2358, "YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_2"},
	{0X235C, "YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_3"},
	{0X2360, "YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_4"},
	{0X2364, "YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_5"},
	{0X2368, "YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_6"},
	{0X236C, "YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_7"},
	{0X2390, "YUV_WDMASC_W1_IMG_CRC_1P"},
	{0X2394, "YUV_WDMASC_W1_IMG_CRC_2P"},
	{0X2398, "YUV_WDMASC_W1_IMG_CRC_3P"},
	{0X239C, "YUV_WDMASC_W1_HEADER_CRC_1P"},
	{0X23A0, "YUV_WDMASC_W1_HEADER_CRC_2P"},
	{0X23B0, "YUV_WDMASC_W1_MON_STATUS_0"},
	{0X23B4, "YUV_WDMASC_W1_MON_STATUS_1"},
	{0X23B8, "YUV_WDMASC_W1_MON_STATUS_2"},
	{0X23BC, "YUV_WDMASC_W1_MON_STATUS_3"},
	{0X23D0, "YUV_WDMASC_W1_BW_LIMIT_0"},
	{0X23D4, "YUV_WDMASC_W1_BW_LIMIT_1"},
	{0X23D8, "YUV_WDMASC_W1_BW_LIMIT_2"},
	{0X23F8, "YUV_WDMASC_W1_FLIP_CONTROL"},
	{0X23FC, "YUV_WDMASC_W1_RGB_ALPHA"},
	{0X2400, "YUV_WDMASC_W2_ENABLE"},
	{0X2404, "YUV_WDMASC_W2_COMP_CTRL"},
	{0X2410, "YUV_WDMASC_W2_DATA_FORMAT"},
	{0X2414, "YUV_WDMASC_W2_MONO_CTRL"},
	{0X2420, "YUV_WDMASC_W2_WIDTH"},
	{0X2424, "YUV_WDMASC_W2_HEIGHT"},
	{0X2428, "YUV_WDMASC_W2_STRIDE_1P"},
	{0X242C, "YUV_WDMASC_W2_STRIDE_2P"},
	{0X2430, "YUV_WDMASC_W2_STRIDE_3P"},
	{0X243C, "YUV_WDMASC_W2_VOTF_EN"},
	{0X2440, "YUV_WDMASC_W2_MAX_MO"},
	{0X2444, "YUV_WDMASC_W2_LINE_GAP"},
	{0X2448, "YUV_WDMASC_W2_MAX_BL"},
	{0X244C, "YUV_WDMASC_W2_BUSINFO"},
	{0X2450, "YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_0"},
	{0X2454, "YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_1"},
	{0X2458, "YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_2"},
	{0X245C, "YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_3"},
	{0X2460, "YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_4"},
	{0X2464, "YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_5"},
	{0X2468, "YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_6"},
	{0X246C, "YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_7"},
	{0X2490, "YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_0"},
	{0X2494, "YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_1"},
	{0X2498, "YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_2"},
	{0X249C, "YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_3"},
	{0X24A0, "YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_4"},
	{0X24A4, "YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_5"},
	{0X24A8, "YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_6"},
	{0X24AC, "YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_7"},
	{0X24D0, "YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_0"},
	{0X24D4, "YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_1"},
	{0X24D8, "YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_2"},
	{0X24DC, "YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_3"},
	{0X24E0, "YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_4"},
	{0X24E4, "YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_5"},
	{0X24E8, "YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_6"},
	{0X24EC, "YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_7"},
	{0X2590, "YUV_WDMASC_W2_IMG_CRC_1P"},
	{0X2594, "YUV_WDMASC_W2_IMG_CRC_2P"},
	{0X2598, "YUV_WDMASC_W2_IMG_CRC_3P"},
	{0X25B0, "YUV_WDMASC_W2_MON_STATUS_0"},
	{0X25B4, "YUV_WDMASC_W2_MON_STATUS_1"},
	{0X25B8, "YUV_WDMASC_W2_MON_STATUS_2"},
	{0X25BC, "YUV_WDMASC_W2_MON_STATUS_3"},
	{0X25D0, "YUV_WDMASC_W2_BW_LIMIT_0"},
	{0X25D4, "YUV_WDMASC_W2_BW_LIMIT_1"},
	{0X25D8, "YUV_WDMASC_W2_BW_LIMIT_2"},
	{0X25F8, "YUV_WDMASC_W2_FLIP_CONTROL"},
	{0X25FC, "YUV_WDMASC_W2_RGB_ALPHA"},
	{0X2600, "YUV_WDMASC_W3_ENABLE"},
	{0X2604, "YUV_WDMASC_W3_COMP_CTRL"},
	{0X2610, "YUV_WDMASC_W3_DATA_FORMAT"},
	{0X2614, "YUV_WDMASC_W3_MONO_CTRL"},
	{0X2620, "YUV_WDMASC_W3_WIDTH"},
	{0X2624, "YUV_WDMASC_W3_HEIGHT"},
	{0X2628, "YUV_WDMASC_W3_STRIDE_1P"},
	{0X262C, "YUV_WDMASC_W3_STRIDE_2P"},
	{0X2630, "YUV_WDMASC_W3_STRIDE_3P"},
	{0X263C, "YUV_WDMASC_W3_VOTF_EN"},
	{0X2640, "YUV_WDMASC_W3_MAX_MO"},
	{0X2644, "YUV_WDMASC_W3_LINE_GAP"},
	{0X2648, "YUV_WDMASC_W3_MAX_BL"},
	{0X264C, "YUV_WDMASC_W3_BUSINFO"},
	{0X2650, "YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_0"},
	{0X2654, "YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_1"},
	{0X2658, "YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_2"},
	{0X265C, "YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_3"},
	{0X2660, "YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_4"},
	{0X2664, "YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_5"},
	{0X2668, "YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_6"},
	{0X266C, "YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_7"},
	{0X2690, "YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_0"},
	{0X2694, "YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_1"},
	{0X2698, "YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_2"},
	{0X269C, "YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_3"},
	{0X26A0, "YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_4"},
	{0X26A4, "YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_5"},
	{0X26A8, "YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_6"},
	{0X26AC, "YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_7"},
	{0X26D0, "YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_0"},
	{0X26D4, "YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_1"},
	{0X26D8, "YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_2"},
	{0X26DC, "YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_3"},
	{0X26E0, "YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_4"},
	{0X26E4, "YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_5"},
	{0X26E8, "YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_6"},
	{0X26EC, "YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_7"},
	{0X2790, "YUV_WDMASC_W3_IMG_CRC_1P"},
	{0X2794, "YUV_WDMASC_W3_IMG_CRC_2P"},
	{0X2798, "YUV_WDMASC_W3_IMG_CRC_3P"},
	{0X27B0, "YUV_WDMASC_W3_MON_STATUS_0"},
	{0X27B4, "YUV_WDMASC_W3_MON_STATUS_1"},
	{0X27B8, "YUV_WDMASC_W3_MON_STATUS_2"},
	{0X27BC, "YUV_WDMASC_W3_MON_STATUS_3"},
	{0X27D0, "YUV_WDMASC_W3_BW_LIMIT_0"},
	{0X27D4, "YUV_WDMASC_W3_BW_LIMIT_1"},
	{0X27D8, "YUV_WDMASC_W3_BW_LIMIT_2"},
	{0X27F8, "YUV_WDMASC_W3_FLIP_CONTROL"},
	{0X27FC, "YUV_WDMASC_W3_RGB_ALPHA"},
	{0X2800, "YUV_WDMASC_W4_ENABLE"},
	{0X2804, "YUV_WDMASC_W4_COMP_CTRL"},
	{0X2810, "YUV_WDMASC_W4_DATA_FORMAT"},
	{0X2814, "YUV_WDMASC_W4_MONO_CTRL"},
	{0X2820, "YUV_WDMASC_W4_WIDTH"},
	{0X2824, "YUV_WDMASC_W4_HEIGHT"},
	{0X2828, "YUV_WDMASC_W4_STRIDE_1P"},
	{0X282C, "YUV_WDMASC_W4_STRIDE_2P"},
	{0X2830, "YUV_WDMASC_W4_STRIDE_3P"},
	{0X283C, "YUV_WDMASC_W4_VOTF_EN"},
	{0X2840, "YUV_WDMASC_W4_MAX_MO"},
	{0X2844, "YUV_WDMASC_W4_LINE_GAP"},
	{0X2848, "YUV_WDMASC_W4_MAX_BL"},
	{0X284C, "YUV_WDMASC_W4_BUSINFO"},
	{0X2850, "YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_0"},
	{0X2854, "YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_1"},
	{0X2858, "YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_2"},
	{0X285C, "YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_3"},
	{0X2860, "YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_4"},
	{0X2864, "YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_5"},
	{0X2868, "YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_6"},
	{0X286C, "YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_7"},
	{0X2890, "YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_0"},
	{0X2894, "YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_1"},
	{0X2898, "YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_2"},
	{0X289C, "YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_3"},
	{0X28A0, "YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_4"},
	{0X28A4, "YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_5"},
	{0X28A8, "YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_6"},
	{0X28AC, "YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_7"},
	{0X28D0, "YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_0"},
	{0X28D4, "YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_1"},
	{0X28D8, "YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_2"},
	{0X28DC, "YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_3"},
	{0X28E0, "YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_4"},
	{0X28E4, "YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_5"},
	{0X28E8, "YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_6"},
	{0X28EC, "YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_7"},
	{0X2990, "YUV_WDMASC_W4_IMG_CRC_1P"},
	{0X2994, "YUV_WDMASC_W4_IMG_CRC_2P"},
	{0X2998, "YUV_WDMASC_W4_IMG_CRC_3P"},
	{0X29B0, "YUV_WDMASC_W4_MON_STATUS_0"},
	{0X29B4, "YUV_WDMASC_W4_MON_STATUS_1"},
	{0X29B8, "YUV_WDMASC_W4_MON_STATUS_2"},
	{0X29BC, "YUV_WDMASC_W4_MON_STATUS_3"},
	{0X29D0, "YUV_WDMASC_W4_BW_LIMIT_0"},
	{0X29D4, "YUV_WDMASC_W4_BW_LIMIT_1"},
	{0X29D8, "YUV_WDMASC_W4_BW_LIMIT_2"},
	{0X29F8, "YUV_WDMASC_W4_FLIP_CONTROL"},
	{0X29FC, "YUV_WDMASC_W4_RGB_ALPHA"},
	{0X2F00, "YUV_WDMASC_W0_DITHER"},
	{0X2F04, "YUV_WDMASC_W0_RGB_CONV444_WEIGHT"},
	{0X2F08, "YUV_WDMASC_W0_PER_SUB_FRAME_EN"},
	{0X2F10, "YUV_WDMASC_W0_COMP_SRAM_START_ADDR"},
	{0X2F14, "YUV_WDMASC_W0_HF_USE_YUV_WDMASC_W4_MEM"},
	{0X2F20, "YUV_WDMASC_W1_DITHER"},
	{0X2F24, "YUV_WDMASC_W1_RGB_CONV444_WEIGHT"},
	{0X2F28, "YUV_WDMASC_W1_PER_SUB_FRAME_EN"},
	{0X2F30, "YUV_WDMASC_W1_COMP_SRAM_START_ADDR"},
	{0X2F40, "YUV_WDMASC_W2_DITHER"},
	{0X2F44, "YUV_WDMASC_W2_RGB_CONV444_WEIGHT"},
	{0X2F48, "YUV_WDMASC_W2_PER_SUB_FRAME_EN"},
	{0X2F60, "YUV_WDMASC_W3_DITHER"},
	{0X2F64, "YUV_WDMASC_W3_RGB_CONV444_WEIGHT"},
	{0X2F68, "YUV_WDMASC_W3_PER_SUB_FRAME_EN"},
	{0X2F80, "YUV_WDMASC_W4_DITHER"},
	{0X2F84, "YUV_WDMASC_W4_RGB_CONV444_WEIGHT"},
	{0X2F88, "YUV_WDMASC_W4_PER_SUB_FRAME_EN"},
	{0X2FC0, "YUV_WDMASC_RGB_OFFSET"},
	{0X2FC4, "YUV_WDMASC_RGB_COEF_0"},
	{0X2FC8, "YUV_WDMASC_RGB_COEF_1"},
	{0X2FCC, "YUV_WDMASC_RGB_COEF_2"},
	{0X2FD0, "YUV_WDMASC_RGB_COEF_3"},
	{0X2FD4, "YUV_WDMASC_RGB_COEF_4"},
	{0X4000, "YUV_DJAG_CTRL"},
	{0X4004, "YUV_DJAG_IMG_SIZE"},
	{0X4008, "YUV_DJAG_PS_SRC_POS"},
	{0X400C, "YUV_DJAG_PS_SRC_SIZE"},
	{0X4010, "YUV_DJAG_PS_DST_SIZE"},
	{0X4014, "YUV_DJAG_PS_H_RATIO"},
	{0X4018, "YUV_DJAG_PS_V_RATIO"},
	{0X401C, "YUV_DJAG_PS_H_INIT_PHASE_OFFSET"},
	{0X4020, "YUV_DJAG_PS_V_INIT_PHASE_OFFSET"},
	{0X4024, "YUV_DJAG_PS_ROUND_MODE"},
	{0X4030, "YUV_DJAG_PS_STRIP_PRE_DST_SIZE"},
	{0X4034, "YUV_DJAG_PS_STRIP_IN_START_POS"},
	{0X4038, "YUV_DJAG_OUT_CROP_POS"},
	{0X403C, "YUV_DJAG_OUT_CROP_SIZE"},
	{0X4040, "YUV_DJAG_XFILTER_DEJAGGING_COEFF"},
	{0X4044, "YUV_DJAG_THRES_1X5_MATCHING"},
	{0X4048, "YUV_DJAG_THRES_SHOOTING_DETECT_0"},
	{0X404C, "YUV_DJAG_THRES_SHOOTING_DETECT_1"},
	{0X4050, "YUV_DJAG_LFSR_SEED_0"},
	{0X4054, "YUV_DJAG_LFSR_SEED_1"},
	{0X4058, "YUV_DJAG_LFSR_SEED_2"},
	{0X405C, "YUV_DJAG_DITHER_VALUE_04"},
	{0X4060, "YUV_DJAG_DITHER_VALUE_58"},
	{0X4064, "YUV_DJAG_DITHER_THRES"},
	{0X4068, "YUV_DJAG_CP_HF_THRES"},
	{0X406C, "YUV_DJAG_CP_ARBI"},
	{0X4070, "YUV_DJAG_DITHER_WB"},
	{0X4080, "YUV_DJAG_RECOM_CTRL"},
	{0X4088, "YUV_DJAG_RECOM_WEIGHT"},
	{0X408C, "YUV_DJAG_RECOM_IMG_SIZE"},
	{0X4090, "YUV_DJAG_RECOM_IN_CROP_POS"},
	{0X40A4, "YUV_DJAG_RECOM_RADIAL_CENTER"},
	{0X40A8, "YUV_DJAG_RECOM_RADIAL_BINNING"},
	{0X40AC, "YUV_DJAG_RECOM_RADIAL_BIQUAD_FACTOR_A"},
	{0X40B0, "YUV_DJAG_RECOM_RADIAL_BIQUAD_FACTOR_B"},
	{0X40B4, "YUV_DJAG_RECOM_RADIAL_GAIN_ENABLE"},
	{0X40B8, "YUV_DJAG_RECOM_RADIAL_GAIN_INCREMENT"},
	{0X40BC, "YUV_DJAG_RECOM_RADIAL_BIQUAD_SCAL_SHIFT_ADDER"},
	{0X4124, "YUV_DJAG_SC_V_COEFF_0_01"},
	{0X4128, "YUV_DJAG_SC_V_COEFF_0_23"},
	{0X412C, "YUV_DJAG_SC_V_COEFF_1_01"},
	{0X4130, "YUV_DJAG_SC_V_COEFF_1_23"},
	{0X4134, "YUV_DJAG_SC_V_COEFF_2_01"},
	{0X4138, "YUV_DJAG_SC_V_COEFF_2_23"},
	{0X413C, "YUV_DJAG_SC_V_COEFF_3_01"},
	{0X4140, "YUV_DJAG_SC_V_COEFF_3_23"},
	{0X4144, "YUV_DJAG_SC_V_COEFF_4_01"},
	{0X4148, "YUV_DJAG_SC_V_COEFF_4_23"},
	{0X414C, "YUV_DJAG_SC_V_COEFF_5_01"},
	{0X4150, "YUV_DJAG_SC_V_COEFF_5_23"},
	{0X4154, "YUV_DJAG_SC_V_COEFF_6_01"},
	{0X4158, "YUV_DJAG_SC_V_COEFF_6_23"},
	{0X415C, "YUV_DJAG_SC_V_COEFF_7_01"},
	{0X4160, "YUV_DJAG_SC_V_COEFF_7_23"},
	{0X4164, "YUV_DJAG_SC_V_COEFF_8_01"},
	{0X4168, "YUV_DJAG_SC_V_COEFF_8_23"},
	{0X416C, "YUV_DJAG_SC_H_COEFF_0_01"},
	{0X4170, "YUV_DJAG_SC_H_COEFF_0_23"},
	{0X4174, "YUV_DJAG_SC_H_COEFF_0_45"},
	{0X4178, "YUV_DJAG_SC_H_COEFF_0_67"},
	{0X417C, "YUV_DJAG_SC_H_COEFF_1_01"},
	{0X4180, "YUV_DJAG_SC_H_COEFF_1_23"},
	{0X4184, "YUV_DJAG_SC_H_COEFF_1_45"},
	{0X4188, "YUV_DJAG_SC_H_COEFF_1_67"},
	{0X418C, "YUV_DJAG_SC_H_COEFF_2_01"},
	{0X4190, "YUV_DJAG_SC_H_COEFF_2_23"},
	{0X4194, "YUV_DJAG_SC_H_COEFF_2_45"},
	{0X4198, "YUV_DJAG_SC_H_COEFF_2_67"},
	{0X419C, "YUV_DJAG_SC_H_COEFF_3_01"},
	{0X41A0, "YUV_DJAG_SC_H_COEFF_3_23"},
	{0X41A4, "YUV_DJAG_SC_H_COEFF_3_45"},
	{0X41A8, "YUV_DJAG_SC_H_COEFF_3_67"},
	{0X41AC, "YUV_DJAG_SC_H_COEFF_4_01"},
	{0X41B0, "YUV_DJAG_SC_H_COEFF_4_23"},
	{0X41B4, "YUV_DJAG_SC_H_COEFF_4_45"},
	{0X41B8, "YUV_DJAG_SC_H_COEFF_4_67"},
	{0X41BC, "YUV_DJAG_SC_H_COEFF_5_01"},
	{0X41C0, "YUV_DJAG_SC_H_COEFF_5_23"},
	{0X41C4, "YUV_DJAG_SC_H_COEFF_5_45"},
	{0X41C8, "YUV_DJAG_SC_H_COEFF_5_67"},
	{0X41CC, "YUV_DJAG_SC_H_COEFF_6_01"},
	{0X41D0, "YUV_DJAG_SC_H_COEFF_6_23"},
	{0X41D4, "YUV_DJAG_SC_H_COEFF_6_45"},
	{0X41D8, "YUV_DJAG_SC_H_COEFF_6_67"},
	{0X41DC, "YUV_DJAG_SC_H_COEFF_7_01"},
	{0X41E0, "YUV_DJAG_SC_H_COEFF_7_23"},
	{0X41E4, "YUV_DJAG_SC_H_COEFF_7_45"},
	{0X41E8, "YUV_DJAG_SC_H_COEFF_7_67"},
	{0X41EC, "YUV_DJAG_SC_H_COEFF_8_01"},
	{0X41F0, "YUV_DJAG_SC_H_COEFF_8_23"},
	{0X41F4, "YUV_DJAG_SC_H_COEFF_8_45"},
	{0X41F8, "YUV_DJAG_SC_H_COEFF_8_67"},
	{0X5000, "YUV_POLY_SC0_CTRL"},
	{0X5004, "YUV_POLY_SC0_SRC_POS"},
	{0X5008, "YUV_POLY_SC0_SRC_SIZE"},
	{0X500C, "YUV_POLY_SC0_DST_SIZE"},
	{0X5010, "YUV_POLY_SC0_H_RATIO"},
	{0X5014, "YUV_POLY_SC0_V_RATIO"},
	{0X5018, "YUV_POLY_SC0_H_INIT_PHASE_OFFSET"},
	{0X501C, "YUV_POLY_SC0_V_INIT_PHASE_OFFSET"},
	{0X5020, "YUV_POLY_SC0_ROUND_MODE"},
	{0X5024, "YUV_POLY_SC0_V_COEFF_0_01"},
	{0X5028, "YUV_POLY_SC0_V_COEFF_0_23"},
	{0X502C, "YUV_POLY_SC0_V_COEFF_1_01"},
	{0X5030, "YUV_POLY_SC0_V_COEFF_1_23"},
	{0X5034, "YUV_POLY_SC0_V_COEFF_2_01"},
	{0X5038, "YUV_POLY_SC0_V_COEFF_2_23"},
	{0X503C, "YUV_POLY_SC0_V_COEFF_3_01"},
	{0X5040, "YUV_POLY_SC0_V_COEFF_3_23"},
	{0X5044, "YUV_POLY_SC0_V_COEFF_4_01"},
	{0X5048, "YUV_POLY_SC0_V_COEFF_4_23"},
	{0X504C, "YUV_POLY_SC0_V_COEFF_5_01"},
	{0X5050, "YUV_POLY_SC0_V_COEFF_5_23"},
	{0X5054, "YUV_POLY_SC0_V_COEFF_6_01"},
	{0X5058, "YUV_POLY_SC0_V_COEFF_6_23"},
	{0X505C, "YUV_POLY_SC0_V_COEFF_7_01"},
	{0X5060, "YUV_POLY_SC0_V_COEFF_7_23"},
	{0X5064, "YUV_POLY_SC0_V_COEFF_8_01"},
	{0X5068, "YUV_POLY_SC0_V_COEFF_8_23"},
	{0X506C, "YUV_POLY_SC0_H_COEFF_0_01"},
	{0X5070, "YUV_POLY_SC0_H_COEFF_0_23"},
	{0X5074, "YUV_POLY_SC0_H_COEFF_0_45"},
	{0X5078, "YUV_POLY_SC0_H_COEFF_0_67"},
	{0X507C, "YUV_POLY_SC0_H_COEFF_1_01"},
	{0X5080, "YUV_POLY_SC0_H_COEFF_1_23"},
	{0X5084, "YUV_POLY_SC0_H_COEFF_1_45"},
	{0X5088, "YUV_POLY_SC0_H_COEFF_1_67"},
	{0X508C, "YUV_POLY_SC0_H_COEFF_2_01"},
	{0X5090, "YUV_POLY_SC0_H_COEFF_2_23"},
	{0X5094, "YUV_POLY_SC0_H_COEFF_2_45"},
	{0X5098, "YUV_POLY_SC0_H_COEFF_2_67"},
	{0X509C, "YUV_POLY_SC0_H_COEFF_3_01"},
	{0X50A0, "YUV_POLY_SC0_H_COEFF_3_23"},
	{0X50A4, "YUV_POLY_SC0_H_COEFF_3_45"},
	{0X50A8, "YUV_POLY_SC0_H_COEFF_3_67"},
	{0X50AC, "YUV_POLY_SC0_H_COEFF_4_01"},
	{0X50B0, "YUV_POLY_SC0_H_COEFF_4_23"},
	{0X50B4, "YUV_POLY_SC0_H_COEFF_4_45"},
	{0X50B8, "YUV_POLY_SC0_H_COEFF_4_67"},
	{0X50BC, "YUV_POLY_SC0_H_COEFF_5_01"},
	{0X50C0, "YUV_POLY_SC0_H_COEFF_5_23"},
	{0X50C4, "YUV_POLY_SC0_H_COEFF_5_45"},
	{0X50C8, "YUV_POLY_SC0_H_COEFF_5_67"},
	{0X50CC, "YUV_POLY_SC0_H_COEFF_6_01"},
	{0X50D0, "YUV_POLY_SC0_H_COEFF_6_23"},
	{0X50D4, "YUV_POLY_SC0_H_COEFF_6_45"},
	{0X50D8, "YUV_POLY_SC0_H_COEFF_6_67"},
	{0X50DC, "YUV_POLY_SC0_H_COEFF_7_01"},
	{0X50E0, "YUV_POLY_SC0_H_COEFF_7_23"},
	{0X50E4, "YUV_POLY_SC0_H_COEFF_7_45"},
	{0X50E8, "YUV_POLY_SC0_H_COEFF_7_67"},
	{0X50EC, "YUV_POLY_SC0_H_COEFF_8_01"},
	{0X50F0, "YUV_POLY_SC0_H_COEFF_8_23"},
	{0X50F4, "YUV_POLY_SC0_H_COEFF_8_45"},
	{0X50F8, "YUV_POLY_SC0_H_COEFF_8_67"},
	{0X5100, "YUV_POLY_SC1_CTRL"},
	{0X5104, "YUV_POLY_SC1_SRC_POS"},
	{0X5108, "YUV_POLY_SC1_SRC_SIZE"},
	{0X510C, "YUV_POLY_SC1_DST_SIZE"},
	{0X5110, "YUV_POLY_SC1_H_RATIO"},
	{0X5114, "YUV_POLY_SC1_V_RATIO"},
	{0X5118, "YUV_POLY_SC1_H_INIT_PHASE_OFFSET"},
	{0X511C, "YUV_POLY_SC1_V_INIT_PHASE_OFFSET"},
	{0X5120, "YUV_POLY_SC1_ROUND_MODE"},
	{0X5124, "YUV_POLY_SC1_V_COEFF_0_01"},
	{0X5128, "YUV_POLY_SC1_V_COEFF_0_23"},
	{0X512C, "YUV_POLY_SC1_V_COEFF_1_01"},
	{0X5130, "YUV_POLY_SC1_V_COEFF_1_23"},
	{0X5134, "YUV_POLY_SC1_V_COEFF_2_01"},
	{0X5138, "YUV_POLY_SC1_V_COEFF_2_23"},
	{0X513C, "YUV_POLY_SC1_V_COEFF_3_01"},
	{0X5140, "YUV_POLY_SC1_V_COEFF_3_23"},
	{0X5144, "YUV_POLY_SC1_V_COEFF_4_01"},
	{0X5148, "YUV_POLY_SC1_V_COEFF_4_23"},
	{0X514C, "YUV_POLY_SC1_V_COEFF_5_01"},
	{0X5150, "YUV_POLY_SC1_V_COEFF_5_23"},
	{0X5154, "YUV_POLY_SC1_V_COEFF_6_01"},
	{0X5158, "YUV_POLY_SC1_V_COEFF_6_23"},
	{0X515C, "YUV_POLY_SC1_V_COEFF_7_01"},
	{0X5160, "YUV_POLY_SC1_V_COEFF_7_23"},
	{0X5164, "YUV_POLY_SC1_V_COEFF_8_01"},
	{0X5168, "YUV_POLY_SC1_V_COEFF_8_23"},
	{0X516C, "YUV_POLY_SC1_H_COEFF_0_01"},
	{0X5170, "YUV_POLY_SC1_H_COEFF_0_23"},
	{0X5174, "YUV_POLY_SC1_H_COEFF_0_45"},
	{0X5178, "YUV_POLY_SC1_H_COEFF_0_67"},
	{0X517C, "YUV_POLY_SC1_H_COEFF_1_01"},
	{0X5180, "YUV_POLY_SC1_H_COEFF_1_23"},
	{0X5184, "YUV_POLY_SC1_H_COEFF_1_45"},
	{0X5188, "YUV_POLY_SC1_H_COEFF_1_67"},
	{0X518C, "YUV_POLY_SC1_H_COEFF_2_01"},
	{0X5190, "YUV_POLY_SC1_H_COEFF_2_23"},
	{0X5194, "YUV_POLY_SC1_H_COEFF_2_45"},
	{0X5198, "YUV_POLY_SC1_H_COEFF_2_67"},
	{0X519C, "YUV_POLY_SC1_H_COEFF_3_01"},
	{0X51A0, "YUV_POLY_SC1_H_COEFF_3_23"},
	{0X51A4, "YUV_POLY_SC1_H_COEFF_3_45"},
	{0X51A8, "YUV_POLY_SC1_H_COEFF_3_67"},
	{0X51AC, "YUV_POLY_SC1_H_COEFF_4_01"},
	{0X51B0, "YUV_POLY_SC1_H_COEFF_4_23"},
	{0X51B4, "YUV_POLY_SC1_H_COEFF_4_45"},
	{0X51B8, "YUV_POLY_SC1_H_COEFF_4_67"},
	{0X51BC, "YUV_POLY_SC1_H_COEFF_5_01"},
	{0X51C0, "YUV_POLY_SC1_H_COEFF_5_23"},
	{0X51C4, "YUV_POLY_SC1_H_COEFF_5_45"},
	{0X51C8, "YUV_POLY_SC1_H_COEFF_5_67"},
	{0X51CC, "YUV_POLY_SC1_H_COEFF_6_01"},
	{0X51D0, "YUV_POLY_SC1_H_COEFF_6_23"},
	{0X51D4, "YUV_POLY_SC1_H_COEFF_6_45"},
	{0X51D8, "YUV_POLY_SC1_H_COEFF_6_67"},
	{0X51DC, "YUV_POLY_SC1_H_COEFF_7_01"},
	{0X51E0, "YUV_POLY_SC1_H_COEFF_7_23"},
	{0X51E4, "YUV_POLY_SC1_H_COEFF_7_45"},
	{0X51E8, "YUV_POLY_SC1_H_COEFF_7_67"},
	{0X51EC, "YUV_POLY_SC1_H_COEFF_8_01"},
	{0X51F0, "YUV_POLY_SC1_H_COEFF_8_23"},
	{0X51F4, "YUV_POLY_SC1_H_COEFF_8_45"},
	{0X51F8, "YUV_POLY_SC1_H_COEFF_8_67"},
	{0X5200, "YUV_POLY_SC2_CTRL"},
	{0X5204, "YUV_POLY_SC2_SRC_POS"},
	{0X5208, "YUV_POLY_SC2_SRC_SIZE"},
	{0X520C, "YUV_POLY_SC2_DST_SIZE"},
	{0X5210, "YUV_POLY_SC2_H_RATIO"},
	{0X5214, "YUV_POLY_SC2_V_RATIO"},
	{0X5218, "YUV_POLY_SC2_H_INIT_PHASE_OFFSET"},
	{0X521C, "YUV_POLY_SC2_V_INIT_PHASE_OFFSET"},
	{0X5220, "YUV_POLY_SC2_ROUND_MODE"},
	{0X5224, "YUV_POLY_SC2_V_COEFF_0_01"},
	{0X5228, "YUV_POLY_SC2_V_COEFF_0_23"},
	{0X522C, "YUV_POLY_SC2_V_COEFF_1_01"},
	{0X5230, "YUV_POLY_SC2_V_COEFF_1_23"},
	{0X5234, "YUV_POLY_SC2_V_COEFF_2_01"},
	{0X5238, "YUV_POLY_SC2_V_COEFF_2_23"},
	{0X523C, "YUV_POLY_SC2_V_COEFF_3_01"},
	{0X5240, "YUV_POLY_SC2_V_COEFF_3_23"},
	{0X5244, "YUV_POLY_SC2_V_COEFF_4_01"},
	{0X5248, "YUV_POLY_SC2_V_COEFF_4_23"},
	{0X524C, "YUV_POLY_SC2_V_COEFF_5_01"},
	{0X5250, "YUV_POLY_SC2_V_COEFF_5_23"},
	{0X5254, "YUV_POLY_SC2_V_COEFF_6_01"},
	{0X5258, "YUV_POLY_SC2_V_COEFF_6_23"},
	{0X525C, "YUV_POLY_SC2_V_COEFF_7_01"},
	{0X5260, "YUV_POLY_SC2_V_COEFF_7_23"},
	{0X5264, "YUV_POLY_SC2_V_COEFF_8_01"},
	{0X5268, "YUV_POLY_SC2_V_COEFF_8_23"},
	{0X526C, "YUV_POLY_SC2_H_COEFF_0_01"},
	{0X5270, "YUV_POLY_SC2_H_COEFF_0_23"},
	{0X5274, "YUV_POLY_SC2_H_COEFF_0_45"},
	{0X5278, "YUV_POLY_SC2_H_COEFF_0_67"},
	{0X527C, "YUV_POLY_SC2_H_COEFF_1_01"},
	{0X5280, "YUV_POLY_SC2_H_COEFF_1_23"},
	{0X5284, "YUV_POLY_SC2_H_COEFF_1_45"},
	{0X5288, "YUV_POLY_SC2_H_COEFF_1_67"},
	{0X528C, "YUV_POLY_SC2_H_COEFF_2_01"},
	{0X5290, "YUV_POLY_SC2_H_COEFF_2_23"},
	{0X5294, "YUV_POLY_SC2_H_COEFF_2_45"},
	{0X5298, "YUV_POLY_SC2_H_COEFF_2_67"},
	{0X529C, "YUV_POLY_SC2_H_COEFF_3_01"},
	{0X52A0, "YUV_POLY_SC2_H_COEFF_3_23"},
	{0X52A4, "YUV_POLY_SC2_H_COEFF_3_45"},
	{0X52A8, "YUV_POLY_SC2_H_COEFF_3_67"},
	{0X52AC, "YUV_POLY_SC2_H_COEFF_4_01"},
	{0X52B0, "YUV_POLY_SC2_H_COEFF_4_23"},
	{0X52B4, "YUV_POLY_SC2_H_COEFF_4_45"},
	{0X52B8, "YUV_POLY_SC2_H_COEFF_4_67"},
	{0X52BC, "YUV_POLY_SC2_H_COEFF_5_01"},
	{0X52C0, "YUV_POLY_SC2_H_COEFF_5_23"},
	{0X52C4, "YUV_POLY_SC2_H_COEFF_5_45"},
	{0X52C8, "YUV_POLY_SC2_H_COEFF_5_67"},
	{0X52CC, "YUV_POLY_SC2_H_COEFF_6_01"},
	{0X52D0, "YUV_POLY_SC2_H_COEFF_6_23"},
	{0X52D4, "YUV_POLY_SC2_H_COEFF_6_45"},
	{0X52D8, "YUV_POLY_SC2_H_COEFF_6_67"},
	{0X52DC, "YUV_POLY_SC2_H_COEFF_7_01"},
	{0X52E0, "YUV_POLY_SC2_H_COEFF_7_23"},
	{0X52E4, "YUV_POLY_SC2_H_COEFF_7_45"},
	{0X52E8, "YUV_POLY_SC2_H_COEFF_7_67"},
	{0X52EC, "YUV_POLY_SC2_H_COEFF_8_01"},
	{0X52F0, "YUV_POLY_SC2_H_COEFF_8_23"},
	{0X52F4, "YUV_POLY_SC2_H_COEFF_8_45"},
	{0X52F8, "YUV_POLY_SC2_H_COEFF_8_67"},
	{0X5300, "YUV_POLY_SC3_CTRL"},
	{0X5304, "YUV_POLY_SC3_SRC_POS"},
	{0X5308, "YUV_POLY_SC3_SRC_SIZE"},
	{0X530C, "YUV_POLY_SC3_DST_SIZE"},
	{0X5310, "YUV_POLY_SC3_H_RATIO"},
	{0X5314, "YUV_POLY_SC3_V_RATIO"},
	{0X5318, "YUV_POLY_SC3_H_INIT_PHASE_OFFSET"},
	{0X531C, "YUV_POLY_SC3_V_INIT_PHASE_OFFSET"},
	{0X5320, "YUV_POLY_SC3_ROUND_MODE"},
	{0X5324, "YUV_POLY_SC3_V_COEFF_0_01"},
	{0X5328, "YUV_POLY_SC3_V_COEFF_0_23"},
	{0X532C, "YUV_POLY_SC3_V_COEFF_1_01"},
	{0X5330, "YUV_POLY_SC3_V_COEFF_1_23"},
	{0X5334, "YUV_POLY_SC3_V_COEFF_2_01"},
	{0X5338, "YUV_POLY_SC3_V_COEFF_2_23"},
	{0X533C, "YUV_POLY_SC3_V_COEFF_3_01"},
	{0X5340, "YUV_POLY_SC3_V_COEFF_3_23"},
	{0X5344, "YUV_POLY_SC3_V_COEFF_4_01"},
	{0X5348, "YUV_POLY_SC3_V_COEFF_4_23"},
	{0X534C, "YUV_POLY_SC3_V_COEFF_5_01"},
	{0X5350, "YUV_POLY_SC3_V_COEFF_5_23"},
	{0X5354, "YUV_POLY_SC3_V_COEFF_6_01"},
	{0X5358, "YUV_POLY_SC3_V_COEFF_6_23"},
	{0X535C, "YUV_POLY_SC3_V_COEFF_7_01"},
	{0X5360, "YUV_POLY_SC3_V_COEFF_7_23"},
	{0X5364, "YUV_POLY_SC3_V_COEFF_8_01"},
	{0X5368, "YUV_POLY_SC3_V_COEFF_8_23"},
	{0X536C, "YUV_POLY_SC3_H_COEFF_0_01"},
	{0X5370, "YUV_POLY_SC3_H_COEFF_0_23"},
	{0X5374, "YUV_POLY_SC3_H_COEFF_0_45"},
	{0X5378, "YUV_POLY_SC3_H_COEFF_0_67"},
	{0X537C, "YUV_POLY_SC3_H_COEFF_1_01"},
	{0X5380, "YUV_POLY_SC3_H_COEFF_1_23"},
	{0X5384, "YUV_POLY_SC3_H_COEFF_1_45"},
	{0X5388, "YUV_POLY_SC3_H_COEFF_1_67"},
	{0X538C, "YUV_POLY_SC3_H_COEFF_2_01"},
	{0X5390, "YUV_POLY_SC3_H_COEFF_2_23"},
	{0X5394, "YUV_POLY_SC3_H_COEFF_2_45"},
	{0X5398, "YUV_POLY_SC3_H_COEFF_2_67"},
	{0X539C, "YUV_POLY_SC3_H_COEFF_3_01"},
	{0X53A0, "YUV_POLY_SC3_H_COEFF_3_23"},
	{0X53A4, "YUV_POLY_SC3_H_COEFF_3_45"},
	{0X53A8, "YUV_POLY_SC3_H_COEFF_3_67"},
	{0X53AC, "YUV_POLY_SC3_H_COEFF_4_01"},
	{0X53B0, "YUV_POLY_SC3_H_COEFF_4_23"},
	{0X53B4, "YUV_POLY_SC3_H_COEFF_4_45"},
	{0X53B8, "YUV_POLY_SC3_H_COEFF_4_67"},
	{0X53BC, "YUV_POLY_SC3_H_COEFF_5_01"},
	{0X53C0, "YUV_POLY_SC3_H_COEFF_5_23"},
	{0X53C4, "YUV_POLY_SC3_H_COEFF_5_45"},
	{0X53C8, "YUV_POLY_SC3_H_COEFF_5_67"},
	{0X53CC, "YUV_POLY_SC3_H_COEFF_6_01"},
	{0X53D0, "YUV_POLY_SC3_H_COEFF_6_23"},
	{0X53D4, "YUV_POLY_SC3_H_COEFF_6_45"},
	{0X53D8, "YUV_POLY_SC3_H_COEFF_6_67"},
	{0X53DC, "YUV_POLY_SC3_H_COEFF_7_01"},
	{0X53E0, "YUV_POLY_SC3_H_COEFF_7_23"},
	{0X53E4, "YUV_POLY_SC3_H_COEFF_7_45"},
	{0X53E8, "YUV_POLY_SC3_H_COEFF_7_67"},
	{0X53EC, "YUV_POLY_SC3_H_COEFF_8_01"},
	{0X53F0, "YUV_POLY_SC3_H_COEFF_8_23"},
	{0X53F4, "YUV_POLY_SC3_H_COEFF_8_45"},
	{0X53F8, "YUV_POLY_SC3_H_COEFF_8_67"},
	{0X5400, "YUV_POLY_SC4_CTRL"},
	{0X5404, "YUV_POLY_SC4_SRC_POS"},
	{0X5408, "YUV_POLY_SC4_SRC_SIZE"},
	{0X540C, "YUV_POLY_SC4_DST_SIZE"},
	{0X5410, "YUV_POLY_SC4_H_RATIO"},
	{0X5414, "YUV_POLY_SC4_V_RATIO"},
	{0X5418, "YUV_POLY_SC4_H_INIT_PHASE_OFFSET"},
	{0X541C, "YUV_POLY_SC4_V_INIT_PHASE_OFFSET"},
	{0X5420, "YUV_POLY_SC4_ROUND_MODE"},
	{0X5424, "YUV_POLY_SC4_V_COEFF_0_01"},
	{0X5428, "YUV_POLY_SC4_V_COEFF_0_23"},
	{0X542C, "YUV_POLY_SC4_V_COEFF_1_01"},
	{0X5430, "YUV_POLY_SC4_V_COEFF_1_23"},
	{0X5434, "YUV_POLY_SC4_V_COEFF_2_01"},
	{0X5438, "YUV_POLY_SC4_V_COEFF_2_23"},
	{0X543C, "YUV_POLY_SC4_V_COEFF_3_01"},
	{0X5440, "YUV_POLY_SC4_V_COEFF_3_23"},
	{0X5444, "YUV_POLY_SC4_V_COEFF_4_01"},
	{0X5448, "YUV_POLY_SC4_V_COEFF_4_23"},
	{0X544C, "YUV_POLY_SC4_V_COEFF_5_01"},
	{0X5450, "YUV_POLY_SC4_V_COEFF_5_23"},
	{0X5454, "YUV_POLY_SC4_V_COEFF_6_01"},
	{0X5458, "YUV_POLY_SC4_V_COEFF_6_23"},
	{0X545C, "YUV_POLY_SC4_V_COEFF_7_01"},
	{0X5460, "YUV_POLY_SC4_V_COEFF_7_23"},
	{0X5464, "YUV_POLY_SC4_V_COEFF_8_01"},
	{0X5468, "YUV_POLY_SC4_V_COEFF_8_23"},
	{0X546C, "YUV_POLY_SC4_H_COEFF_0_01"},
	{0X5470, "YUV_POLY_SC4_H_COEFF_0_23"},
	{0X5474, "YUV_POLY_SC4_H_COEFF_0_45"},
	{0X5478, "YUV_POLY_SC4_H_COEFF_0_67"},
	{0X547C, "YUV_POLY_SC4_H_COEFF_1_01"},
	{0X5480, "YUV_POLY_SC4_H_COEFF_1_23"},
	{0X5484, "YUV_POLY_SC4_H_COEFF_1_45"},
	{0X5488, "YUV_POLY_SC4_H_COEFF_1_67"},
	{0X548C, "YUV_POLY_SC4_H_COEFF_2_01"},
	{0X5490, "YUV_POLY_SC4_H_COEFF_2_23"},
	{0X5494, "YUV_POLY_SC4_H_COEFF_2_45"},
	{0X5498, "YUV_POLY_SC4_H_COEFF_2_67"},
	{0X549C, "YUV_POLY_SC4_H_COEFF_3_01"},
	{0X54A0, "YUV_POLY_SC4_H_COEFF_3_23"},
	{0X54A4, "YUV_POLY_SC4_H_COEFF_3_45"},
	{0X54A8, "YUV_POLY_SC4_H_COEFF_3_67"},
	{0X54AC, "YUV_POLY_SC4_H_COEFF_4_01"},
	{0X54B0, "YUV_POLY_SC4_H_COEFF_4_23"},
	{0X54B4, "YUV_POLY_SC4_H_COEFF_4_45"},
	{0X54B8, "YUV_POLY_SC4_H_COEFF_4_67"},
	{0X54BC, "YUV_POLY_SC4_H_COEFF_5_01"},
	{0X54C0, "YUV_POLY_SC4_H_COEFF_5_23"},
	{0X54C4, "YUV_POLY_SC4_H_COEFF_5_45"},
	{0X54C8, "YUV_POLY_SC4_H_COEFF_5_67"},
	{0X54CC, "YUV_POLY_SC4_H_COEFF_6_01"},
	{0X54D0, "YUV_POLY_SC4_H_COEFF_6_23"},
	{0X54D4, "YUV_POLY_SC4_H_COEFF_6_45"},
	{0X54D8, "YUV_POLY_SC4_H_COEFF_6_67"},
	{0X54DC, "YUV_POLY_SC4_H_COEFF_7_01"},
	{0X54E0, "YUV_POLY_SC4_H_COEFF_7_23"},
	{0X54E4, "YUV_POLY_SC4_H_COEFF_7_45"},
	{0X54E8, "YUV_POLY_SC4_H_COEFF_7_67"},
	{0X54EC, "YUV_POLY_SC4_H_COEFF_8_01"},
	{0X54F0, "YUV_POLY_SC4_H_COEFF_8_23"},
	{0X54F4, "YUV_POLY_SC4_H_COEFF_8_45"},
	{0X54F8, "YUV_POLY_SC4_H_COEFF_8_67"},
	{0X5F00, "YUV_POLY_SC0_STRIP_PRE_DST_SIZE"},
	{0X5F04, "YUV_POLY_SC0_STRIP_IN_START_POS"},
	{0X5F08, "YUV_POLY_SC0_OUT_CROP_POS"},
	{0X5F0C, "YUV_POLY_SC0_OUT_CROP_SIZE"},
	{0X5F10, "YUV_POLY_SC1_STRIP_PRE_DST_SIZE"},
	{0X5F14, "YUV_POLY_SC1_STRIP_IN_START_POS"},
	{0X5F18, "YUV_POLY_SC1_OUT_CROP_POS"},
	{0X5F1C, "YUV_POLY_SC1_OUT_CROP_SIZE"},
	{0X5F20, "YUV_POLY_SC2_STRIP_PRE_DST_SIZE"},
	{0X5F24, "YUV_POLY_SC2_STRIP_IN_START_POS"},
	{0X5F28, "YUV_POLY_SC2_OUT_CROP_POS"},
	{0X5F2C, "YUV_POLY_SC2_OUT_CROP_SIZE"},
	{0X5F30, "YUV_POLY_SC3_STRIP_PRE_DST_SIZE"},
	{0X5F34, "YUV_POLY_SC3_STRIP_IN_START_POS"},
	{0X5F38, "YUV_POLY_SC3_OUT_CROP_POS"},
	{0X5F3C, "YUV_POLY_SC3_OUT_CROP_SIZE"},
	{0X5F40, "YUV_POLY_SC4_STRIP_PRE_DST_SIZE"},
	{0X5F44, "YUV_POLY_SC4_STRIP_IN_START_POS"},
	{0X5F48, "YUV_POLY_SC4_OUT_CROP_POS"},
	{0X5F4C, "YUV_POLY_SC4_OUT_CROP_SIZE"},
	{0X6000, "YUV_POST_PC0_CTRL"},
	{0X6004, "YUV_POST_PC0_IMG_SIZE"},
	{0X6008, "YUV_POST_PC0_DST_SIZE"},
	{0X600C, "YUV_POST_PC0_H_RATIO"},
	{0X6010, "YUV_POST_PC0_V_RATIO"},
	{0X6014, "YUV_POST_PC0_H_INIT_PHASE_OFFSET"},
	{0X6018, "YUV_POST_PC0_V_INIT_PHASE_OFFSET"},
	{0X601C, "YUV_POST_PC0_ROUND_MODE"},
	{0X6020, "YUV_POST_PC0_COEFF_CTRL"},
	{0X6030, "YUV_POST_PC0_STRIP_PRE_DST_SIZE"},
	{0X6034, "YUV_POST_PC0_STRIP_IN_START_POS"},
	{0X6038, "YUV_POST_PC0_OUT_CROP_POS"},
	{0X603C, "YUV_POST_PC0_OUT_CROP_SIZE"},
	{0X6040, "YUV_POST_PC0_CONV420_CTRL"},
	{0X6048, "YUV_POST_PC0_BCHS_CTRL"},
	{0X604C, "YUV_POST_PC0_BCHS_BC"},
	{0X6050, "YUV_POST_PC0_BCHS_HS1"},
	{0X6054, "YUV_POST_PC0_BCHS_HS2"},
	{0X6058, "YUV_POST_PC0_BCHS_CLAMP_Y"},
	{0X605C, "YUV_POST_PC0_BCHS_CLAMP_C"},
	{0X6100, "YUV_POST_PC1_CTRL"},
	{0X6104, "YUV_POST_PC1_IMG_SIZE"},
	{0X6108, "YUV_POST_PC1_DST_SIZE"},
	{0X610C, "YUV_POST_PC1_H_RATIO"},
	{0X6110, "YUV_POST_PC1_V_RATIO"},
	{0X6114, "YUV_POST_PC1_H_INIT_PHASE_OFFSET"},
	{0X6118, "YUV_POST_PC1_V_INIT_PHASE_OFFSET"},
	{0X611C, "YUV_POST_PC1_ROUND_MODE"},
	{0X6120, "YUV_POST_PC1_COEFF_CTRL"},
	{0X6130, "YUV_POST_PC1_STRIP_PRE_DST_SIZE"},
	{0X6134, "YUV_POST_PC1_STRIP_IN_START_POS"},
	{0X6138, "YUV_POST_PC1_OUT_CROP_POS"},
	{0X613C, "YUV_POST_PC1_OUT_CROP_SIZE"},
	{0X6140, "YUV_POST_PC1_CONV420_CTRL"},
	{0X6148, "YUV_POST_PC1_BCHS_CTRL"},
	{0X614C, "YUV_POST_PC1_BCHS_BC"},
	{0X6150, "YUV_POST_PC1_BCHS_HS1"},
	{0X6154, "YUV_POST_PC1_BCHS_HS2"},
	{0X6158, "YUV_POST_PC1_BCHS_CLAMP_Y"},
	{0X615C, "YUV_POST_PC1_BCHS_CLAMP_C"},
	{0X6200, "YUV_POST_PC2_CTRL"},
	{0X6204, "YUV_POST_PC2_IMG_SIZE"},
	{0X6208, "YUV_POST_PC2_DST_SIZE"},
	{0X620C, "YUV_POST_PC2_H_RATIO"},
	{0X6210, "YUV_POST_PC2_V_RATIO"},
	{0X6214, "YUV_POST_PC2_H_INIT_PHASE_OFFSET"},
	{0X6218, "YUV_POST_PC2_V_INIT_PHASE_OFFSET"},
	{0X621C, "YUV_POST_PC2_ROUND_MODE"},
	{0X6220, "YUV_POST_PC2_COEFF_CTRL"},
	{0X6230, "YUV_POST_PC2_STRIP_PRE_DST_SIZE"},
	{0X6234, "YUV_POST_PC2_STRIP_IN_START_POS"},
	{0X6238, "YUV_POST_PC2_OUT_CROP_POS"},
	{0X623C, "YUV_POST_PC2_OUT_CROP_SIZE"},
	{0X6240, "YUV_POST_PC2_CONV420_CTRL"},
	{0X6248, "YUV_POST_PC2_BCHS_CTRL"},
	{0X624C, "YUV_POST_PC2_BCHS_BC"},
	{0X6250, "YUV_POST_PC2_BCHS_HS1"},
	{0X6254, "YUV_POST_PC2_BCHS_HS2"},
	{0X6258, "YUV_POST_PC2_BCHS_CLAMP_Y"},
	{0X625C, "YUV_POST_PC2_BCHS_CLAMP_C"},
	{0X6300, "YUV_POST_PC3_CTRL"},
	{0X6340, "YUV_POST_PC3_CONV420_CTRL"},
	{0X6348, "YUV_POST_PC3_BCHS_CTRL"},
	{0X634C, "YUV_POST_PC3_BCHS_BC"},
	{0X6350, "YUV_POST_PC3_BCHS_HS1"},
	{0X6354, "YUV_POST_PC3_BCHS_HS2"},
	{0X6358, "YUV_POST_PC3_BCHS_CLAMP_Y"},
	{0X635C, "YUV_POST_PC3_BCHS_CLAMP_C"},
	{0X6400, "YUV_POST_PC4_CTRL"},
	{0X6440, "YUV_POST_PC4_CONV420_CTRL"},
	{0X6448, "YUV_POST_PC4_BCHS_CTRL"},
	{0X644C, "YUV_POST_PC4_BCHS_BC"},
	{0X6450, "YUV_POST_PC4_BCHS_HS1"},
	{0X6454, "YUV_POST_PC4_BCHS_HS2"},
	{0X6458, "YUV_POST_PC4_BCHS_CLAMP_Y"},
	{0X645C, "YUV_POST_PC4_BCHS_CLAMP_C"},
	{0X7000, "YUV_HWFC_SWRESET"},
	{0X7004, "YUV_HWFC_MODE"},
	{0X7008, "YUV_HWFC_REGION_IDX_BIN"},
	{0X700C, "YUV_HWFC_REGION_IDX_GRAY"},
	{0X7010, "YUV_HWFC_CURR_REGION"},
	{0X7014, "YUV_HWFC_CONFIG_IMAGE_A"},
	{0X7018, "YUV_HWFC_TOTAL_IMAGE_BYTE0_A"},
	{0X701C, "YUV_HWFC_TOTAL_WIDTH_BYTE0_A"},
	{0X7020, "YUV_HWFC_TOTAL_IMAGE_BYTE1_A"},
	{0X7024, "YUV_HWFC_TOTAL_WIDTH_BYTE1_A"},
	{0X7028, "YUV_HWFC_TOTAL_IMAGE_BYTE2_A"},
	{0X702C, "YUV_HWFC_TOTAL_WIDTH_BYTE2_A"},
	{0X7030, "YUV_HWFC_CONFIG_IMAGE_B"},
	{0X7034, "YUV_HWFC_TOTAL_IMAGE_BYTE0_B"},
	{0X7038, "YUV_HWFC_TOTAL_WIDTH_BYTE0_B"},
	{0X703C, "YUV_HWFC_TOTAL_IMAGE_BYTE1_B"},
	{0X7040, "YUV_HWFC_TOTAL_WIDTH_BYTE1_B"},
	{0X7044, "YUV_HWFC_TOTAL_IMAGE_BYTE2_B"},
	{0X7048, "YUV_HWFC_TOTAL_WIDTH_BYTE2_B"},
	{0X704C, "YUV_HWFC_FRAME_START_SELECT"},
	{0X7050, "YUV_HWFC_INDEX_RESET"},
	{0X7054, "YUV_HWFC_ENABLE_AUTO_CLEAR"},
	{0X7058, "YUV_HWFC_CORE_RESET_INPUT_SEL"},
	{0X705C, "YUV_HWFC_MASTER_SEL"},
	{0X7F00, "DBG_SC_0"},
	{0X7F04, "DBG_SC_1"},
	{0X7F08, "DBG_SC_2"},
	{0X7F0C, "DBG_SC_3"},
	{0X7F10, "DBG_SC_4"},
	{0X7F14, "DBG_SC_5"},
	{0X7F18, "DBG_SC_6"},
	{0X7F1C, "DBG_SC_7"},
	{0X7F20, "DBG_SC_8"},
	{0X7F24, "DBG_SC_9"},
	{0X7F28, "DBG_SC_10"},
	{0X7F2C, "DBG_SC_11"},
	{0X7F30, "DBG_SC_12"},
	{0X7F34, "DBG_SC_13"},
	{0X7F38, "DBG_SC_14"},
	{0X7F3C, "DBG_SC_15"},
	{0X7F40, "DBG_SC_16"},
	{0X7F44, "DBG_SC_17"},
	{0X7F48, "DBG_SC_18"},
	{0X7F4C, "DBG_SC_19"},
	{0X7F50, "DBG_SC_20"},
	{0X7F54, "DBG_SC_21"},
	{0X7F58, "DBG_SC_22"},
	{0X7F5C, "DBG_SC_23"},
	{0X7F60, "DBG_SC_24"},
	{0X7F64, "DBG_SC_25"},
	{0X7F68, "DBG_SC_26"},
	{0X7F6C, "DBG_SC_27"},
	{0X7F70, "DBG_SC_28"},
	{0X7F74, "DBG_SC_29"},
	{0X7F78, "DBG_SC_30"},
	{0X7F7C, "DBG_SC_31"},
	{0X7F80, "DBG_SC_32"},
	{0X7F84, "DBG_SC_33"},
	{0X7F88, "DBG_SC_34"},
	{0X7F8C, "CRC_RESULT_IN"},
	{0X7F90, "CRC_RESULT_DJAG"},
	{0X7F94, "CRC_RESULT_POLY03"},
	{0X7F98, "CRC_RESULT_POLY4"},
	{0X7F9C, "CRC_RESULT_POST03"},
	{0X7FA0, "CRC_RESULT_POST4"},
	{0X7FA4, "CRC_RESULT_WDMA01"},
	{0X7FA8, "CRC_RESULT_WDMA23"},
	{0X7FAC, "CRC_RESULT_WDMA4"},
	{0X7FB0, "CRC_RESULT_RDMA"},
	{0X7FB4, "CRC_RESULT_AXI_RDMA"},
	{0X7FB8, "CRC_RESULT_AXI_WDMA_W0"},
	{0X7FBC, "CRC_RESULT_AXI_WDMA_W1"},
	{0X7FC0, "CRC_RESULT_AXI_WDMA_W2"},
	{0X7FC4, "CRC_RESULT_AXI_WDMA_W3"},
	{0X7FC8, "CRC_RESULT_AXI_WDMA_W4"},
	{0X7FCC, "CRC_RESULT_AXI_WDMA_W01_H"},
};

static const struct is_field mcsc_fields[MCSC_REG_FIELD_CNT] = {
	{"CMDQ_ENABLE", 0, 1, RW, 0x00000000},
	{"CMDQ_STOP_CRPT_ENABLE", 0, 1, RW, 0x00000000},
	{"SW_RESET", 0, 1, XWTC, 0x00000000},
	{"SW_CORE_RESET", 0, 1, XWTC, 0x00000000},
	{"SW_APB_RESET", 0, 1, XWTC, 0x00000000},
	{"TRANS_STOP_REQ", 0, 1, RW, 0x00000000},
	{"TRANS_STOP_REQ_RDY", 0, 1, RO, 0x00000001},
	{"IP_CLOCK_DOWN_MODE", 0, 1, RW, 0x00000000},
	{"IP_PROCESSING", 0, 1, RW, 0x00000000},
	{"FORCE_INTERNAL_CLOCK", 0, 1, RW, 0x00000000},
	{"DEBUG_CLOCK_ENABLE", 0, 1, RW, 0x00000000},
	{"IP_POST_FRAME_GAP", 0, 32, RWC, 0x0000000a},
	{"IP_DRCG_ENABLE", 0, 1, RW, 0x00000001},
	{"AUTO_IGNORE_INTERRUPT_ENABLE", 0, 1, RW, 0x00000001},
	{"AUTO_IGNORE_PREADY_ENABLE", 0, 1, RW, 0x00000000},
	{"IP_USE_SW_FINISH_COND", 0, 1, RWC, 0x00000001},
	{"SW_FINISH_COND_ENABLE", 0, 7, RWC, 0x7f},
	{"IP_CORRUPTED_COND_ENABLE", 0, 18, RWC, 0x00000000},
	{"IP_USE_OTF_IN_FOR_PATH_0", 0, 1, RWC, 0x00000001},
	{"IP_USE_OTF_IN_FOR_PATH_1", 8, 1, RWC, 0x00000001},
	{"IP_USE_OTF_OUT_FOR_PATH_0", 16, 1, RWC, 0x00000001},
	{"IP_USE_OTF_OUT_FOR_PATH_1", 24, 1, RWC, 0x00000001},
	{"IP_USE_CINFIFO_NEW_FRAME_IN", 0, 1, RWC, 0x00000001},
	{"YUV_IN_IMG_SZ_WIDTH", 0, 14, RWC, 0x0FC0},
	{"YUV_IN_IMG_SZ_HEIGHT", 0, 14, RWC, 0x08DC},
	{"YUV_FRO_ENABLE", 0, 1, RWC, 0x00000000},
	{"YUV_INPUT_MONO_EN", 0, 1, RWC, 0x00000000},
	{"YUV_CRC_EN", 16, 1, RW, 0x00000000},
	{"YUV_CRC_SEED", 0, 8, RW, 0xFF},
	{"YUV_MAIN_CTRL_STALL_THROTTLE_EN", 0, 1, RWC, 0x00000001},
	{"CMDQ_QUE_CMD_BASE_ADDR", 0, 32, RW, 0x00000000},
	{"CMDQ_QUE_CMD_HEADER_NUM", 0, 12, RW, 0x00000000},
	{"CMDQ_QUE_CMD_SETTING_MODE", 12, 2, RW, 0x00000000},
	{"CMDQ_QUE_CMD_HOLD_MODE", 14, 2, RW, 0x00000000},
	{"CMDQ_QUE_CMD_FRAME_ID", 16, 16, RW, 0x00000000},
	{"CMDQ_QUE_CMD_INT_GROUP_ENABLE", 0, 8, RW, 0x00000000},
	{"CMDQ_QUE_CMD_FRO_INDEX", 8, 4, RW, 0x00000000},
	{"CMDQ_ADD_TO_QUEUE_0", 0, 1, XWTC, 0x00000000},
	{"CMDQ_ADD_TO_QUEUE_1", 0, 1, XWTC, 0x00000000},
	{"CMDQ_ADD_TO_QUEUE_URGENT", 0, 1, XWTC, 0x00000000},
	{"CMDQ_LOCK", 0, 1, RW, 0x00000000},
	{"CMDQ_RELOAD_LOCK", 8, 1, RW, 0x00000000},
	{"CMDQ_TIME_SLICE_SEQUENCE", 0, 32, RW, 0x00000000},
	{"CMDQ_TS_SEQ_END_POINT", 0, 5, RW, 0x00000000},
	{"CMDQ_TS_SEQ_COUNT_RESET", 0, 1, XWTC, 0x00000000},
	{"CMDQ_CTRL_SETSEL_EN", 0, 1, RW, 0x00000000},
	{"CMDQ_SETSEL", 0, 1, RO, 0x00000000},
	{"CMDQ_PUSH_BACK_TO_QUEUE", 0, 1, XWTC, 0x00000000},
	{"CMDQ_PUSH_BACK_QUE_ID", 8, 2, XWTC, 0x00000003},
	{"CMDQ_FLUSH_QUEUE_0", 0, 1, XWTC, 0x00000000},
	{"CMDQ_FLUSH_QUEUE_1", 0, 1, XWTC, 0x00000000},
	{"CMDQ_FLUSH_QUEUE_URGENT", 0, 1, XWTC, 0x00000000},
	{"CMDQ_SWAP_QUEUE_0_TRIG", 0, 1, XWTC, 0x00000000},
	{"CMDQ_SWAP_QUEUE_0_POS_A", 8, 4, XWTC, 0x00000000},
	{"CMDQ_SWAP_QUEUE_0_POS_B", 16, 4, XWTC, 0x00000000},
	{"CMDQ_SWAP_QUEUE_1_TRIG", 0, 1, XWTC, 0x00000000},
	{"CMDQ_SWAP_QUEUE_1_POS_A", 8, 3, XWTC, 0x00000000},
	{"CMDQ_SWAP_QUEUE_1_POS_B", 16, 3, XWTC, 0x00000000},
	{"CMDQ_SWAP_QUEUE_URGENT_TRIG", 0, 1, XWTC, 0x00000000},
	{"CMDQ_SWAP_QUEUE_URGENT_POS_A", 8, 2, XWTC, 0x00000000},
	{"CMDQ_SWAP_QUEUE_URGENT_POS_B", 16, 2, XWTC, 0x00000000},
	{"CMDQ_ROTATE_QUEUE_0_TRIG", 0, 1, XWTC, 0x00000000},
	{"CMDQ_ROTATE_QUEUE_0_POS_S", 8, 4, XWTC, 0x00000000},
	{"CMDQ_ROTATE_QUEUE_0_POS_E", 16, 4, XWTC, 0x00000000},
	{"CMDQ_ROTATE_QUEUE_1_TRIG", 0, 1, XWTC, 0x00000000},
	{"CMDQ_ROTATE_QUEUE_1_POS_S", 8, 3, XWTC, 0x00000000},
	{"CMDQ_ROTATE_QUEUE_1_POS_E", 16, 3, XWTC, 0x00000000},
	{"CMDQ_ROTATE_QUEUE_URGENT_TRIG", 0, 1, XWTC, 0x00000000},
	{"CMDQ_ROTATE_QUEUE_URGENT_POS_S", 8, 2, XWTC, 0x00000000},
	{"CMDQ_ROTATE_QUEUE_URGENT_POS_E", 16, 2, XWTC, 0x00000000},
	{"CMDQ_HM_QUEUE_0_TRIG", 0, 1, XWTC, 0x00000000},
	{"CMDQ_HM_QUEUE_0", 8, 2, XWTC, 0x00000000},
	{"CMDQ_HM_FRAME_ID_QUEUE_0", 16, 16, XWTC, 0x00000000},
	{"CMDQ_HM_QUEUE_1_TRIG", 0, 1, XWTC, 0x00000000},
	{"CMDQ_HM_QUEUE_1", 8, 2, XWTC, 0x00000000},
	{"CMDQ_HM_FRAME_ID_QUEUE_1", 16, 16, XWTC, 0x00000000},
	{"CMDQ_HM_QUEUE_URGENT_TRIG", 0, 1, XWTC, 0x00000000},
	{"CMDQ_HM_QUEUE_URGENT", 8, 2, XWTC, 0x00000000},
	{"CMDQ_HM_FRAME_ID_QUEUE_URGENT", 16, 16, XWTC, 0x00000000},
	{"CMDQ_TIME_SLICE_COUNTER", 0, 16, RO, 0x00000000},
	{"CMDQ_TIME_SLICE_CURR", 16, 2, RO, 0x00000000},
	{"CMDQ_TIME_SLICE_NEXT", 24, 2, RO, 0x00000000},
	{"CMDQ_CHARGED_FRAME_ID", 0, 16, RO, 0x00000000},
	{"CMDQ_CHARGED_FOR_NEXT_FRAME", 16, 1, RO, 0x00000000},
	{"CMDQ_FRAME_COUNTER_INC_TYPE", 0, 1, RW, 0x00000000},
	{"CMDQ_FRAME_COUNTER_RESET", 0, 1, XWTC, 0x00000000},
	{"CMDQ_FRAME_COUNTER", 0, 32, RO, 0x00000000},
	{"CMDQ_PRE_FRAME_ID", 0, 16, RO, 0x00000000},
	{"CMDQ_CURRENT_FRAME_ID", 16, 16, RO, 0x00000000},
	{"CMDQ_QUEUE_0_FULLNESS", 0, 5, RO, 0x00000000},
	{"CMDQ_QUEUE_0_WPTR", 8, 4, RO, 0x00000000},
	{"CMDQ_QUEUE_0_RPTR", 16, 4, RO, 0x00000000},
	{"CMDQ_QUEUE_0_RPTR_FOR_DEBUG", 0, 4, RW, 0x00000000},
	{"CMDQ_DEBUG_QUE_0_CMD_H", 0, 32, RO, 0x00000000},
	{"CMDQ_DEBUG_QUE_0_CMD_M", 0, 32, RO, 0x00000000},
	{"CMDQ_DEBUG_QUE_0_CMD_L", 0, 12, RO, 0x00000000},
	{"CMDQ_QUEUE_1_FULLNESS", 0, 4, RO, 0x00000000},
	{"CMDQ_QUEUE_1_WPTR", 8, 3, RO, 0x00000000},
	{"CMDQ_QUEUE_1_RPTR", 16, 3, RO, 0x00000000},
	{"CMDQ_QUEUE_1_RPTR_FOR_DEBUG", 0, 3, RW, 0x00000000},
	{"CMDQ_DEBUG_QUE_1_CMD_H", 0, 32, RO, 0x00000000},
	{"CMDQ_DEBUG_QUE_1_CMD_M", 0, 32, RO, 0x00000000},
	{"CMDQ_DEBUG_QUE_1_CMD_L", 0, 12, RO, 0x00000000},
	{"CMDQ_QUEUE_URGENT_FULLNESS", 0, 3, RO, 0x00000000},
	{"CMDQ_QUEUE_URGENT_WPTR", 8, 2, RO, 0x00000000},
	{"CMDQ_QUEUE_URGENT_RPTR", 16, 2, RO, 0x00000000},
	{"CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG", 0, 2, RW, 0x00000000},
	{"CMDQ_DEBUG_QUE_URGENT_CMD_H", 0, 32, RO, 0x00000000},
	{"CMDQ_DEBUG_QUE_URGENT_CMD_M", 0, 32, RO, 0x00000000},
	{"CMDQ_DEBUG_QUE_URGENT_CMD_L", 0, 12, RO, 0x00000000},
	{"CMDQ_DEBUG_PROCESS", 0, 4, RO, 0x00000000},
	{"CMDQ_DEBUG_HOLD", 8, 2, RO, 0x00000000},
	{"CMDQ_INT", 0, 8, RO, 0x00000000},
	{"CMDQ_INT_ENABLE", 0, 8, RWC, 0x00000000},
	{"CMDQ_INT_STATUS", 0, 8, RO, 0x00000000},
	{"CMDQ_INT_CLEAR", 0, 8, WO, 0x00000000},
	{"C_LOADER_ENABLE", 0, 1, RW, 0x00000000},
	{"C_LOADER_RESET", 0, 1, XWTC, 0x00000000},
	{"C_LOADER_FAST_MODE", 0, 1, RW, 0x00000000},
	{"C_LOADER_REMAP_TO_SHADOW_EN", 0, 1, RW, 0x00000000},
	{"C_LOADER_REMAP_TO_DIRECT_EN", 8, 1, RW, 0x00000000},
	{"C_LOADER_REMAP_SETSEL_EN", 16, 1, RW, 0x00000000},
	{"C_LOADER_ACCESS_INTERVAL", 0, 4, RW, 0x00000000},
	{"C_LOADER_REMAP_00_SETA_ADDR", 0, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_00_SETB_ADDR", 16, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_01_SETA_ADDR", 0, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_01_SETB_ADDR", 16, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_02_SETA_ADDR", 0, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_02_SETB_ADDR", 16, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_03_SETA_ADDR", 0, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_03_SETB_ADDR", 16, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_04_SETA_ADDR", 0, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_04_SETB_ADDR", 16, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_05_SETA_ADDR", 0, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_05_SETB_ADDR", 16, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_06_SETA_ADDR", 0, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_06_SETB_ADDR", 16, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_07_SETA_ADDR", 0, 16, RW, 0x000005fc},
	{"C_LOADER_REMAP_07_SETB_ADDR", 16, 16, RW, 0x000005fc},
	{"C_LOADER_BUSY", 0, 1, RO, 0x00000000},
	{"C_LOADER_NUM_OF_HEADER_TO_REQ", 0, 14, RO, 0x00000000},
	{"C_LOADER_NUM_OF_HEADER_REQED", 16, 14, RO, 0x00000000},
	{"C_LOADER_NUM_OF_HEADER_APBED", 0, 14, RO, 0x00000000},
	{"C_LOADER_NUM_OF_HEADER_SKIPED", 16, 14, RO, 0x00000000},
	{"COREX_ENABLE", 0, 1, RW, 0x00000000},
	{"COREX_RESET", 0, 1, XWTC, 0x00000000},
	{"COREX_FAST_MODE", 0, 1, RW, 0x00000000},
	{"COREX_UPDATE_TYPE_0", 0, 2, RW, 0x00000001},
	{"COREX_UPDATE_TYPE_1", 0, 2, RW, 0x00000001},
	{"COREX_UPDATE_MODE_0", 0, 1, RW, 0x00000000},
	{"COREX_UPDATE_MODE_1", 0, 1, RW, 0x00000000},
	{"COREX_START_0", 0, 1, XWTC, 0x00000000},
	{"COREX_START_1", 0, 1, XWTC, 0x00000000},
	{"COREX_COPY_FROM_IP_0", 0, 1, XWTC, 0x00000000},
	{"COREX_COPY_FROM_IP_1", 0, 1, XWTC, 0x00000000},
	{"COREX_BUSY_0", 0, 1, RO, 0x00000000},
	{"COREX_IP_SET_0", 1, 1, RO, 0x00000000},
	{"COREX_BUSY_1", 0, 1, RO, 0x00000000},
	{"COREX_IP_SET_1", 1, 1, RO, 0x00000000},
	{"COREX_PRE_ADDR_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_PRE_DATA_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_POST_ADDR_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_POST_DATA_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_PRE_CONFIG_EN", 0, 1, RW, 0x00000000},
	{"COREX_POST_CONFIG_EN", 1, 1, RW, 0x00000000},
	{"COREX_TYPE_WRITE", 0, 32, WO, 0x00000000},
	{"COREX_TYPE_WRITE_TRIGGER", 0, 1, XWTC, 0x00000000},
	{"COREX_TYPE_READ", 0, 32, RO, 0x00000000},
	{"COREX_TYPE_READ_OFFSET", 0, 8, RW, 0x00000000},
	{"COREX_INTERRUPT_VECTOR_MASKED", 0, 9, RO, 0x00000000},
	{"COREX_INTERRUPT_VECTOR", 0, 9, RO, 0x00000000},
	{"COREX_INTERRUPT_VECTOR_CLEAR", 0, 9, WO, 0x00000000},
	{"COREX_INTERRUPT_MASK", 0, 9, RW, 0x00000000},
	{"INT_REQ_INT0", 0, 32, RO, 0x00000000},
	{"INT_REQ_INT0_ENABLE", 0, 32, RWC, 0x00000000},
	{"INT_REQ_INT0_STATUS", 0, 32, RO, 0x00000000},
	{"INT_REQ_INT0_CLEAR", 0, 32, WO, 0x00000000},
	{"INT_REQ_INT1", 0, 32, RO, 0x00000000},
	{"INT_REQ_INT1_ENABLE", 0, 32, RWC, 0x00000000},
	{"INT_REQ_INT1_STATUS", 0, 32, RO, 0x00000000},
	{"INT_REQ_INT1_CLEAR", 0, 32, WO, 0x00000000},
	{"INT_HIST_CURINT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_CURINT0_ENABLE", 0, 32, RWC, 0x00000000},
	{"INT_HIST_CURINT0_STATUS", 0, 32, RO, 0x00000000},
	{"INT_HIST_CURINT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_CURINT1_ENABLE", 0, 32, RWC, 0x00000000},
	{"INT_HIST_CURINT1_STATUS", 0, 32, RO, 0x00000000},
	{"INT_HIST_00_FRAME_ID", 0, 16, RO, 0x00000000},
	{"INT_HIST_00_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_00_INT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_01_FRAME_ID", 0, 16, RO, 0x00000000},
	{"INT_HIST_01_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_01_INT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_02_FRAME_ID", 0, 16, RO, 0x00000000},
	{"INT_HIST_02_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_02_INT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_03_FRAME_ID", 0, 16, RO, 0x00000000},
	{"INT_HIST_03_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_03_INT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_04_FRAME_ID", 0, 16, RO, 0x00000000},
	{"INT_HIST_04_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_04_INT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_05_FRAME_ID", 0, 16, RO, 0x00000000},
	{"INT_HIST_05_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_05_INT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_06_FRAME_ID", 0, 16, RO, 0x00000000},
	{"INT_HIST_06_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_06_INT1", 0, 32, RO, 0x00000000},
	{"INT_HIST_07_FRAME_ID", 0, 16, RO, 0x00000000},
	{"INT_HIST_07_INT0", 0, 32, RO, 0x00000000},
	{"INT_HIST_07_INT1", 0, 32, RO, 0x00000000},
	{"SECU_CTRL_SEQID", 0, 3, RWC, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_0", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_1", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_2", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_3", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_4", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_5", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_6", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_7", 0, 32, RWS, 0x00000000},
	{"PERF_MONITOR_ENABLE", 0, 5, RW, 0x00000000},
	{"PERF_MONITOR_CLEAR", 0, 5, XWTC, 0x00000000},
	{"PERF_MONITOR_INT_USER_SEL", 0, 6, RW, 0x00000000},
	{"PERF_MONITOR_INT_START", 0, 32, RO, 0x00000000},
	{"PERF_MONITOR_INT_END", 0, 32, RO, 0x00000000},
	{"PERF_MONITOR_INT_USER", 0, 32, RO, 0x00000000},
	{"PERF_MONITOR_PROCESS_PRE_CONFIG", 0, 32, RO, 0x00000000},
	{"PERF_MONITOR_PROCESS_FRAME", 0, 32, RO, 0x00000000},
	{"IP_MICRO", 0, 16, RO, 0x00000000},
	{"IP_MINOR", 16, 8, RO, 0x00000000},
	{"IP_MAJOR", 24, 8, RO, 0x00000010},
	{"CTRL_MICRO", 0, 16, RO, 0x00009925},
	{"CTRL_MINOR", 16, 8, RO, 0x00000000},
	{"CTRL_MAJOR", 24, 8, RO, 0x00000010},
	{"QCH_STATUS", 0, 32, RO, 0x00000000},
	{"IDLENESS_STATUS", 0, 1, RO, 0x00000001},
	{"CHAIN_IDLENESS_STATUS", 16, 1, RO, 0x00000000},
	{"IP_BUSY_MONITOR_0", 0, 32, RO, 0x00000000},
	{"IP_BUSY_MONITOR_1", 0, 32, RO, 0x00000000},
	{"IP_BUSY_MONITOR_2", 0, 32, RO, 0x00000000},
	{"IP_BUSY_MONITOR_3", 0, 32, RO, 0x00000000},
	{"IP_STALL_OUT_STATUS_0", 0, 32, RO, 0x00000000},
	{"IP_STALL_OUT_STATUS_1", 0, 32, RO, 0x00000000},
	{"IP_STALL_OUT_STATUS_2", 0, 32, RO, 0x00000000},
	{"IP_STALL_OUT_STATUS_3", 0, 32, RO, 0x00000000},
	{"STOPEN_CRC_STOP_VALID_COUNT", 0, 28, WO, 0xFFFFFFFF},
	{"IP_ROL_RESET", 0, 1, XWTC, 0x00000000},
	{"IP_ROL_MODE", 0, 2, RWC, 0x00000000},
	{"IP_ROL_SELECT", 0, 18, RWC, 0x00000000},
	{"IP_INT_SRC_SEL", 0, 2, RWC, 0x00000000},
	{"IP_INT_COL_EN", 8, 1, RWC, 0x00000000},
	{"IP_INT_ROW_EN", 16, 1, RWC, 0x00000000},
	{"IP_INT_COL_POS", 0, 16, RWC, 0x00000000},
	{"IP_INT_ROW_POS", 16, 16, RWC, 0x00000000},
	{"FREEZE_SRC_SEL", 0, 2, RWC, 0x00000000},
	{"FREEZE_EN", 8, 1, RWC, 0x00000000},
	{"FREEZE_COL_POS", 0, 16, RWC, 0x00000000},
	{"FREEZE_ROW_POS", 16, 16, RWC, 0x00000000},
	{"FREEZE_CORRUPTED_ENABLE", 0, 1, RWC, 0x00000000},
	{"YUV_CINFIFO_ENABLE", 0, 1, RWC, 0x00},
	{"YUV_CINFIFO_STALL_BEFORE_FRAME_START_EN", 0, 1, RWC, 0x01},
	{"YUV_CINFIFO_AUTO_RECOVERY_EN", 1, 1, RWC, 0x01},
	{"YUV_CINFIFO_ROL_EN", 2, 1, RWC, 0x00},
	{"YUV_CINFIFO_ROL_RESET_ON_FRAME_START", 3, 1, RWC, 0x01},
	{"YUV_CINFIFO_DEBUG_EN", 4, 1, RWC, 0x00},
	{"YUV_CINFIFO_STRGEN_MODE_EN", 5, 1, RWC, 0x00},
	{"YUV_CINFIFO_STRGEN_MODE_DATA_TYPE", 6, 1, RWC, 0x00},
	{"YUV_CINFIFO_STRGEN_MODE_DATA", 16, 8, RWC, 0x00},
	{"YUV_CINFIFO_STALL_THROTTLE_EN", 0, 1, RWC, 0x01},
	{"YUV_CINFIFO_INTERVAL_VBLANK", 0, 32, RWC, 0x20},
	{"YUV_CINFIFO_INTERVAL_HBLANK", 0, 16, RWC, 0x20},
	{"YUV_CINFIFO_INTERVAL_PIXEL", 16, 16, RWC, 0x00},
	{"YUV_CINFIFO_OP_STATE_MONITOR", 0, 8, RO, 0x01},
	{"YUV_CINFIFO_ERROR_STATE_MONITOR", 16, 16, RO, 0x01},
	{"YUV_CINFIFO_COL_CNT", 0, 16, RO, 0x00},
	{"YUV_CINFIFO_ROW_CNT", 16, 16, RO, 0x00},
	{"YUV_CINFIFO_STALL_CNT", 0, 32, RO, 0x00},
	{"YUV_CINFIFO_FIFO_FULLNESS", 0, 5, RO, 0x00},
	{"YUV_CINFIFO_CRC_SEED", 0, 8, RW, 0x0},
	{"YUV_CINFIFO_CRC_RESULT", 8, 8, RO, 0x0},
	{"STAT_RDMACL_CLK_ALWAYS_ON_EN", 1, 1, RWC, 0x0},
	{"STAT_RDMACL_EN", 0, 1, RWC, 0x0},
	{"STAT_RDMACL_SBWC_64B_ALIGN", 3, 1, RWC, 0x0},
	{"STAT_RDMACL_SBWC_EN", 0, 2, RWC, 0x0},
	{"STAT_RDMACL_DATA_FORMAT_BIT_CROP_OFF", 28, 1, RWC, 0x0},
	{"STAT_RDMACL_DATA_FORMAT_MSBALIGN_UNSIGN", 22, 1, RWC, 0x0},
	{"STAT_RDMACL_DATA_FORMAT_MSBALIGN", 21, 1, RWC, 0x0},
	{"STAT_RDMACL_DATA_FORMAT_RGB", 16, 4, RWC, 0x0},
	{"STAT_RDMACL_DATA_FORMAT_YUV", 8, 6, RWC, 0x0},
	{"STAT_RDMACL_DATA_FORMAT_BAYER", 0, 5, RWC, 0x0},
	{"STAT_RDMACL_MONO_MODE", 0, 1, RWC, 0x0},
	{"STAT_RDMACL_WIDTH", 0, 16, RWC, 0x20},
	{"STAT_RDMACL_HEIGHT", 0, 14, RWC, 0x20},
	{"STAT_RDMACL_STRIDE_1P", 0, 17, RWC, 0x20},
	{"STAT_RDMACL_MAX_MO", 0, 9, RWC, 0x100},
	{"STAT_RDMACL_LINE_GAP", 0, 16, RWC, 0x1},
	{"STAT_RDMACL_MAX_BL", 0, 5, RWC, 0x10},
	{"STAT_RDMACL_BUSINFO", 0, 10, RWC, 0x0},
	{"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_0", 0, 32, RWC, 0x0},
	{"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_1", 0, 32, RWC, 0x0},
	{"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_2", 0, 32, RWC, 0x0},
	{"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_3", 0, 32, RWC, 0x0},
	{"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_4", 0, 32, RWC, 0x0},
	{"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_5", 0, 32, RWC, 0x0},
	{"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_6", 0, 32, RWC, 0x0},
	{"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_7", 0, 32, RWC, 0x0},
	{"STAT_RDMACL_IMG_CRC_1P", 0, 32, RO, 0xFFFFFFFF},
	{"STAT_RDMACL_MON_STATUS_0", 0, 32, RO, 0x0},
	{"STAT_RDMACL_MON_STATUS_1", 0, 32, RO, 0x0},
	{"STAT_RDMACL_MON_STATUS_2", 0, 32, RO, 0x0},
	{"STAT_RDMACL_MON_STATUS_3", 0, 32, RO, 0x0},
	{"STAT_RDMAHF_CLK_ALWAYS_ON_EN", 1, 1, RWC, 0x0},
	{"STAT_RDMAHF_EN", 0, 1, RWC, 0x0},
	{"STAT_RDMAHF_SBWC_64B_ALIGN", 3, 1, RWC, 0x0},
	{"STAT_RDMAHF_SBWC_EN", 0, 2, RWC, 0x0},
	{"STAT_RDMAHF_COMP_ERROR_MODE", 0, 2, RWC, 0x0},
	{"STAT_RDMAHF_COMP_ERROR_VALUE", 0, 16, RWC, 0x0},
	{"STAT_RDMAHF_DATA_FORMAT_BIT_CROP_OFF", 28, 1, RWC, 0x0},
	{"STAT_RDMAHF_DATA_FORMAT_MSBALIGN_UNSIGN", 22, 1, RWC, 0x0},
	{"STAT_RDMAHF_DATA_FORMAT_MSBALIGN", 21, 1, RWC, 0x0},
	{"STAT_RDMAHF_DATA_FORMAT_RGB", 16, 4, RWC, 0x0},
	{"STAT_RDMAHF_DATA_FORMAT_YUV", 8, 6, RWC, 0x0},
	{"STAT_RDMAHF_DATA_FORMAT_BAYER", 0, 5, RWC, 0x0},
	{"STAT_RDMAHF_MONO_MODE", 0, 1, RWC, 0x0},
	{"STAT_RDMAHF_COMP_LOSSY_BYTE32NUM", 0, 4, RWC, 0x0},
	{"STAT_RDMAHF_WIDTH", 0, 16, RWC, 0x20},
	{"STAT_RDMAHF_HEIGHT", 0, 14, RWC, 0x20},
	{"STAT_RDMAHF_STRIDE_1P", 0, 17, RWC, 0x20},
	{"STAT_RDMAHF_STRIDE_HEADER_1P", 0, 9, RWC, 0x10},
	{"STAT_RDMAHF_VOTF_STALL_LINE_BUFFER", 16, 14, RWC, 0x0},
	{"STAT_RDMAHF_VOTF_TYPE", 2, 1, RWC, 0x0},
	{"STAT_RDMAHF_VOTF_EN", 0, 1, RWC, 0x0},
	{"STAT_RDMAHF_MAX_MO", 0, 9, RWC, 0x100},
	{"STAT_RDMAHF_LINE_GAP", 0, 16, RWC, 0x1},
	{"STAT_RDMAHF_MAX_BL", 0, 5, RWC, 0x10},
	{"STAT_RDMAHF_BUSINFO", 0, 10, RWC, 0x0},
	{"STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_0", 0, 32, RWC, 0x0},
	{"STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_1", 0, 32, RWC, 0x0},
	{"STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_2", 0, 32, RWC, 0x0},
	{"STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_3", 0, 32, RWC, 0x0},
	{"STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_4", 0, 32, RWC, 0x0},
	{"STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_5", 0, 32, RWC, 0x0},
	{"STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_6", 0, 32, RWC, 0x0},
	{"STAT_RDMAHF_IMG_BASE_ADDR_1P_FRO_0_7", 0, 32, RWC, 0x0},
	{"STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_0", 0, 32, RWC, 0x0},
	{"STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_1", 0, 32, RWC, 0x0},
	{"STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_2", 0, 32, RWC, 0x0},
	{"STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_3", 0, 32, RWC, 0x0},
	{"STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_4", 0, 32, RWC, 0x0},
	{"STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_5", 0, 32, RWC, 0x0},
	{"STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_6", 0, 32, RWC, 0x0},
	{"STAT_RDMAHF_HEADER_BASE_ADDR_1P_FRO_0_7", 0, 32, RWC, 0x0},
	{"STAT_RDMAHF_IMG_CRC_1P", 0, 32, RO, 0xFFFFFFFF},
	{"STAT_RDMAHF_HEADER_CRC_1P", 0, 32, RO, 0xFFFFFFFF},
	{"STAT_RDMAHF_MON_STATUS_0", 0, 32, RO, 0x0},
	{"STAT_RDMAHF_MON_STATUS_1", 0, 32, RO, 0x0},
	{"STAT_RDMAHF_MON_STATUS_2", 0, 32, RO, 0x0},
	{"STAT_RDMAHF_MON_STATUS_3", 0, 32, RO, 0x0},
	{"YUV_WDMASC_W0_CLK_ALWAYS_ON_EN", 1, 1, RWC, 0x0},
	{"YUV_WDMASC_W0_EN", 0, 1, RWC, 0x0},
	{"YUV_WDMASC_W0_SBWC_64B_ALIGN", 3, 1, RWC, 0x0},
	{"YUV_WDMASC_W0_SBWC_EN", 0, 2, RWC, 0x0},
	{"YUV_WDMASC_W0_DATA_FORMAT_TYPE", 31, 1, RWC, 0x0},
	{"YUV_WDMASC_W0_DATA_FORMAT_RGB", 16, 4, RWC, 0x0},
	{"YUV_WDMASC_W0_DATA_FORMAT_YUV", 8, 6, RWC, 0x0},
	{"YUV_WDMASC_W0_MONO_EN", 0, 1, RWC, 0x0},
	{"YUV_WDMASC_W0_COMP_LOSSY_BYTE32NUM", 0, 4, RWC, 0x0},
	{"YUV_WDMASC_W0_WIDTH", 0, 16, RWC, 0x20},
	{"YUV_WDMASC_W0_HEIGHT", 0, 14, RWC, 0x20},
	{"YUV_WDMASC_W0_STRIDE_1P", 0, 17, RWC, 0x20},
	{"YUV_WDMASC_W0_STRIDE_2P", 0, 17, RWC, 0x20},
	{"YUV_WDMASC_W0_STRIDE_3P", 0, 17, RWC, 0x20},
	{"YUV_WDMASC_W0_STRIDE_HEADER_1P", 0, 9, RWC, 0x10},
	{"YUV_WDMASC_W0_STRIDE_HEADER_2P", 0, 9, RWC, 0x10},
	{"YUV_WDMASC_W0_VOTF_EN", 0, 3, RWC, 0x0},
	{"YUV_WDMASC_W0_MAX_MO", 0, 9, RWC, 0x100},
	{"YUV_WDMASC_W0_LINE_GAP", 0, 16, RWC, 0x1},
	{"YUV_WDMASC_W0_MAX_BL", 0, 5, RWC, 0x10},
	{"YUV_WDMASC_W0_BUSINFO", 0, 10, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_1P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_HEADER_BASE_ADDR_2P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W0_IMG_CRC_1P", 0, 32, RO, 0xFFFFFFFF},
	{"YUV_WDMASC_W0_IMG_CRC_2P", 0, 32, RO, 0xFFFFFFFF},
	{"YUV_WDMASC_W0_IMG_CRC_3P", 0, 32, RO, 0xFFFFFFFF},
	{"YUV_WDMASC_W0_HEADER_CRC_1P", 0, 32, RO, 0xFFFFFFFF},
	{"YUV_WDMASC_W0_HEADER_CRC_2P", 0, 32, RO, 0xFFFFFFFF},
	{"YUV_WDMASC_W0_MON_STATUS_0", 0, 32, RO, 0x0},
	{"YUV_WDMASC_W0_MON_STATUS_1", 0, 32, RO, 0x0},
	{"YUV_WDMASC_W0_MON_STATUS_2", 0, 32, RO, 0x0},
	{"YUV_WDMASC_W0_MON_STATUS_3", 0, 32, RO, 0x0},
	{"YUV_WDMASC_W0_BW_LIMIT_FREQ_NUM_CYCLE", 16, 12, RWC, 0x0},
	{"YUV_WDMASC_W0_BW_LIMIT_EN", 0, 1, RWC, 0x0},
	{"YUV_WDMASC_W0_BW_LIMIT_SLOT_BW", 16, 16, RWC, 0x0},
	{"YUV_WDMASC_W0_BW_LIMIT_AVG_BW", 0, 16, RWC, 0x0},
	{"YUV_WDMASC_W0_BW_LIMIT_COMPENSATION_BW", 16, 16, RWC, 0x0},
	{"YUV_WDMASC_W0_BW_LIMIT_COMPENSATION_PERIOD", 0, 12, RWC, 0x0},
	{"YUV_WDMASC_W0_FLIP_CONTROL", 0, 2, RWC, 0x0},
	{"YUV_WDMASC_W0_RGB_ALPHA", 0, 8, RWC, 0x0},
	{"YUV_WDMASC_W1_CLK_ALWAYS_ON_EN", 1, 1, RWC, 0x0},
	{"YUV_WDMASC_W1_EN", 0, 1, RWC, 0x0},
	{"YUV_WDMASC_W1_SBWC_64B_ALIGN", 3, 1, RWC, 0x0},
	{"YUV_WDMASC_W1_SBWC_EN", 0, 2, RWC, 0x0},
	{"YUV_WDMASC_W1_DATA_FORMAT_TYPE", 31, 1, RWC, 0x0},
	{"YUV_WDMASC_W1_DATA_FORMAT_RGB", 16, 4, RWC, 0x0},
	{"YUV_WDMASC_W1_DATA_FORMAT_YUV", 8, 6, RWC, 0x0},
	{"YUV_WDMASC_W1_MONO_EN", 0, 1, RWC, 0x0},
	{"YUV_WDMASC_W1_COMP_LOSSY_BYTE32NUM", 0, 4, RWC, 0x0},
	{"YUV_WDMASC_W1_WIDTH", 0, 16, RWC, 0x20},
	{"YUV_WDMASC_W1_HEIGHT", 0, 14, RWC, 0x20},
	{"YUV_WDMASC_W1_STRIDE_1P", 0, 17, RWC, 0x20},
	{"YUV_WDMASC_W1_STRIDE_2P", 0, 17, RWC, 0x20},
	{"YUV_WDMASC_W1_STRIDE_3P", 0, 17, RWC, 0x20},
	{"YUV_WDMASC_W1_STRIDE_HEADER_1P", 0, 9, RWC, 0x10},
	{"YUV_WDMASC_W1_STRIDE_HEADER_2P", 0, 9, RWC, 0x10},
	{"YUV_WDMASC_W1_VOTF_EN", 0, 3, RWC, 0x0},
	{"YUV_WDMASC_W1_MAX_MO", 0, 9, RWC, 0x100},
	{"YUV_WDMASC_W1_LINE_GAP", 0, 16, RWC, 0x1},
	{"YUV_WDMASC_W1_MAX_BL", 0, 5, RWC, 0x10},
	{"YUV_WDMASC_W1_BUSINFO", 0, 10, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_1P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_HEADER_BASE_ADDR_2P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W1_IMG_CRC_1P", 0, 32, RO, 0xFFFFFFFF},
	{"YUV_WDMASC_W1_IMG_CRC_2P", 0, 32, RO, 0xFFFFFFFF},
	{"YUV_WDMASC_W1_IMG_CRC_3P", 0, 32, RO, 0xFFFFFFFF},
	{"YUV_WDMASC_W1_HEADER_CRC_1P", 0, 32, RO, 0xFFFFFFFF},
	{"YUV_WDMASC_W1_HEADER_CRC_2P", 0, 32, RO, 0xFFFFFFFF},
	{"YUV_WDMASC_W1_MON_STATUS_0", 0, 32, RO, 0x0},
	{"YUV_WDMASC_W1_MON_STATUS_1", 0, 32, RO, 0x0},
	{"YUV_WDMASC_W1_MON_STATUS_2", 0, 32, RO, 0x0},
	{"YUV_WDMASC_W1_MON_STATUS_3", 0, 32, RO, 0x0},
	{"YUV_WDMASC_W1_BW_LIMIT_FREQ_NUM_CYCLE", 16, 12, RWC, 0x0},
	{"YUV_WDMASC_W1_BW_LIMIT_EN", 0, 1, RWC, 0x0},
	{"YUV_WDMASC_W1_BW_LIMIT_SLOT_BW", 16, 16, RWC, 0x0},
	{"YUV_WDMASC_W1_BW_LIMIT_AVG_BW", 0, 16, RWC, 0x0},
	{"YUV_WDMASC_W1_BW_LIMIT_COMPENSATION_BW", 16, 16, RWC, 0x0},
	{"YUV_WDMASC_W1_BW_LIMIT_COMPENSATION_PERIOD", 0, 12, RWC, 0x0},
	{"YUV_WDMASC_W1_FLIP_CONTROL", 0, 2, RWC, 0x0},
	{"YUV_WDMASC_W1_RGB_ALPHA", 0, 8, RWC, 0x0},
	{"YUV_WDMASC_W2_CLK_ALWAYS_ON_EN", 1, 1, RWC, 0x0},
	{"YUV_WDMASC_W2_EN", 0, 1, RWC, 0x0},
	{"YUV_WDMASC_W2_SBWC_64B_ALIGN", 3, 1, RWC, 0x0},
	{"YUV_WDMASC_W2_SBWC_EN", 0, 2, RWC, 0x0},
	{"YUV_WDMASC_W2_DATA_FORMAT_TYPE", 31, 1, RWC, 0x0},
	{"YUV_WDMASC_W2_DATA_FORMAT_RGB", 16, 4, RWC, 0x0},
	{"YUV_WDMASC_W2_DATA_FORMAT_YUV", 8, 6, RWC, 0x0},
	{"YUV_WDMASC_W2_MONO_EN", 0, 1, RWC, 0x0},
	{"YUV_WDMASC_W2_WIDTH", 0, 16, RWC, 0x20},
	{"YUV_WDMASC_W2_HEIGHT", 0, 14, RWC, 0x20},
	{"YUV_WDMASC_W2_STRIDE_1P", 0, 17, RWC, 0x20},
	{"YUV_WDMASC_W2_STRIDE_2P", 0, 17, RWC, 0x20},
	{"YUV_WDMASC_W2_STRIDE_3P", 0, 17, RWC, 0x20},
	{"YUV_WDMASC_W2_VOTF_EN", 0, 3, RWC, 0x0},
	{"YUV_WDMASC_W2_MAX_MO", 0, 9, RWC, 0x100},
	{"YUV_WDMASC_W2_LINE_GAP", 0, 16, RWC, 0x1},
	{"YUV_WDMASC_W2_MAX_BL", 0, 5, RWC, 0x10},
	{"YUV_WDMASC_W2_BUSINFO", 0, 10, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W2_IMG_CRC_1P", 0, 32, RO, 0xFFFFFFFF},
	{"YUV_WDMASC_W2_IMG_CRC_2P", 0, 32, RO, 0xFFFFFFFF},
	{"YUV_WDMASC_W2_IMG_CRC_3P", 0, 32, RO, 0xFFFFFFFF},
	{"YUV_WDMASC_W2_MON_STATUS_0", 0, 32, RO, 0x0},
	{"YUV_WDMASC_W2_MON_STATUS_1", 0, 32, RO, 0x0},
	{"YUV_WDMASC_W2_MON_STATUS_2", 0, 32, RO, 0x0},
	{"YUV_WDMASC_W2_MON_STATUS_3", 0, 32, RO, 0x0},
	{"YUV_WDMASC_W2_BW_LIMIT_FREQ_NUM_CYCLE", 16, 12, RWC, 0x0},
	{"YUV_WDMASC_W2_BW_LIMIT_EN", 0, 1, RWC, 0x0},
	{"YUV_WDMASC_W2_BW_LIMIT_SLOT_BW", 16, 16, RWC, 0x0},
	{"YUV_WDMASC_W2_BW_LIMIT_AVG_BW", 0, 16, RWC, 0x0},
	{"YUV_WDMASC_W2_BW_LIMIT_COMPENSATION_BW", 16, 16, RWC, 0x0},
	{"YUV_WDMASC_W2_BW_LIMIT_COMPENSATION_PERIOD", 0, 12, RWC, 0x0},
	{"YUV_WDMASC_W2_FLIP_CONTROL", 0, 2, RWC, 0x0},
	{"YUV_WDMASC_W2_RGB_ALPHA", 0, 8, RWC, 0x0},
	{"YUV_WDMASC_W3_CLK_ALWAYS_ON_EN", 1, 1, RWC, 0x0},
	{"YUV_WDMASC_W3_EN", 0, 1, RWC, 0x0},
	{"YUV_WDMASC_W3_SBWC_64B_ALIGN", 3, 1, RWC, 0x0},
	{"YUV_WDMASC_W3_SBWC_EN", 0, 2, RWC, 0x0},
	{"YUV_WDMASC_W3_DATA_FORMAT_TYPE", 31, 1, RWC, 0x0},
	{"YUV_WDMASC_W3_DATA_FORMAT_RGB", 16, 4, RWC, 0x0},
	{"YUV_WDMASC_W3_DATA_FORMAT_YUV", 8, 6, RWC, 0x0},
	{"YUV_WDMASC_W3_MONO_EN", 0, 1, RWC, 0x0},
	{"YUV_WDMASC_W3_WIDTH", 0, 16, RWC, 0x20},
	{"YUV_WDMASC_W3_HEIGHT", 0, 14, RWC, 0x20},
	{"YUV_WDMASC_W3_STRIDE_1P", 0, 17, RWC, 0x20},
	{"YUV_WDMASC_W3_STRIDE_2P", 0, 17, RWC, 0x20},
	{"YUV_WDMASC_W3_STRIDE_3P", 0, 17, RWC, 0x20},
	{"YUV_WDMASC_W3_VOTF_EN", 0, 3, RWC, 0x0},
	{"YUV_WDMASC_W3_MAX_MO", 0, 9, RWC, 0x100},
	{"YUV_WDMASC_W3_LINE_GAP", 0, 16, RWC, 0x1},
	{"YUV_WDMASC_W3_MAX_BL", 0, 5, RWC, 0x10},
	{"YUV_WDMASC_W3_BUSINFO", 0, 10, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_1P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_2P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_BASE_ADDR_3P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W3_IMG_CRC_1P", 0, 32, RO, 0xFFFFFFFF},
	{"YUV_WDMASC_W3_IMG_CRC_2P", 0, 32, RO, 0xFFFFFFFF},
	{"YUV_WDMASC_W3_IMG_CRC_3P", 0, 32, RO, 0xFFFFFFFF},
	{"YUV_WDMASC_W3_MON_STATUS_0", 0, 32, RO, 0x0},
	{"YUV_WDMASC_W3_MON_STATUS_1", 0, 32, RO, 0x0},
	{"YUV_WDMASC_W3_MON_STATUS_2", 0, 32, RO, 0x0},
	{"YUV_WDMASC_W3_MON_STATUS_3", 0, 32, RO, 0x0},
	{"YUV_WDMASC_W3_BW_LIMIT_FREQ_NUM_CYCLE", 16, 12, RWC, 0x0},
	{"YUV_WDMASC_W3_BW_LIMIT_EN", 0, 1, RWC, 0x0},
	{"YUV_WDMASC_W3_BW_LIMIT_SLOT_BW", 16, 16, RWC, 0x0},
	{"YUV_WDMASC_W3_BW_LIMIT_AVG_BW", 0, 16, RWC, 0x0},
	{"YUV_WDMASC_W3_BW_LIMIT_COMPENSATION_BW", 16, 16, RWC, 0x0},
	{"YUV_WDMASC_W3_BW_LIMIT_COMPENSATION_PERIOD", 0, 12, RWC, 0x0},
	{"YUV_WDMASC_W3_FLIP_CONTROL", 0, 2, RWC, 0x0},
	{"YUV_WDMASC_W3_RGB_ALPHA", 0, 8, RWC, 0x0},
	{"YUV_WDMASC_W4_CLK_ALWAYS_ON_EN", 1, 1, RWC, 0x0},
	{"YUV_WDMASC_W4_EN", 0, 1, RWC, 0x0},
	{"YUV_WDMASC_W4_SBWC_64B_ALIGN", 3, 1, RWC, 0x0},
	{"YUV_WDMASC_W4_SBWC_EN", 0, 2, RWC, 0x0},
	{"YUV_WDMASC_W4_DATA_FORMAT_TYPE", 31, 1, RWC, 0x0},
	{"YUV_WDMASC_W4_DATA_FORMAT_RGB", 16, 4, RWC, 0x0},
	{"YUV_WDMASC_W4_DATA_FORMAT_YUV", 8, 6, RWC, 0x0},
	{"YUV_WDMASC_W4_MONO_EN", 0, 1, RWC, 0x0},
	{"YUV_WDMASC_W4_WIDTH", 0, 16, RWC, 0x20},
	{"YUV_WDMASC_W4_HEIGHT", 0, 14, RWC, 0x20},
	{"YUV_WDMASC_W4_STRIDE_1P", 0, 17, RWC, 0x20},
	{"YUV_WDMASC_W4_STRIDE_2P", 0, 17, RWC, 0x20},
	{"YUV_WDMASC_W4_STRIDE_3P", 0, 17, RWC, 0x20},
	{"YUV_WDMASC_W4_VOTF_EN", 0, 3, RWC, 0x0},
	{"YUV_WDMASC_W4_MAX_MO", 0, 9, RWC, 0x100},
	{"YUV_WDMASC_W4_LINE_GAP", 0, 16, RWC, 0x1},
	{"YUV_WDMASC_W4_MAX_BL", 0, 5, RWC, 0x10},
	{"YUV_WDMASC_W4_BUSINFO", 0, 10, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_1P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_2P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_0", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_1", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_2", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_3", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_4", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_5", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_6", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_BASE_ADDR_3P_FRO_0_7", 0, 32, RWC, 0x0},
	{"YUV_WDMASC_W4_IMG_CRC_1P", 0, 32, RO, 0xFFFFFFFF},
	{"YUV_WDMASC_W4_IMG_CRC_2P", 0, 32, RO, 0xFFFFFFFF},
	{"YUV_WDMASC_W4_IMG_CRC_3P", 0, 32, RO, 0xFFFFFFFF},
	{"YUV_WDMASC_W4_MON_STATUS_0", 0, 32, RO, 0x0},
	{"YUV_WDMASC_W4_MON_STATUS_1", 0, 32, RO, 0x0},
	{"YUV_WDMASC_W4_MON_STATUS_2", 0, 32, RO, 0x0},
	{"YUV_WDMASC_W4_MON_STATUS_3", 0, 32, RO, 0x0},
	{"YUV_WDMASC_W4_BW_LIMIT_FREQ_NUM_CYCLE", 16, 12, RWC, 0x0},
	{"YUV_WDMASC_W4_BW_LIMIT_EN", 0, 1, RWC, 0x0},
	{"YUV_WDMASC_W4_BW_LIMIT_SLOT_BW", 16, 16, RWC, 0x0},
	{"YUV_WDMASC_W4_BW_LIMIT_AVG_BW", 0, 16, RWC, 0x0},
	{"YUV_WDMASC_W4_BW_LIMIT_COMPENSATION_BW", 16, 16, RWC, 0x0},
	{"YUV_WDMASC_W4_BW_LIMIT_COMPENSATION_PERIOD", 0, 12, RWC, 0x0},
	{"YUV_WDMASC_W4_FLIP_CONTROL", 0, 2, RWC, 0x0},
	{"YUV_WDMASC_W4_RGB_ALPHA", 0, 8, RWC, 0x0},
	{"YUV_WDMASC_W0_ROUND_EN", 4, 1, RWC, 0x0},
	{"YUV_WDMASC_W0_DITHER_EN_Y", 1, 1, RWC, 0x0},
	{"YUV_WDMASC_W0_DITHER_EN_C", 0, 1, RWC, 0x0},
	{"YUV_WDMASC_W0_RGB_CONV444_WEIGHT", 0, 5, RWC, 0x8},
	{"YUV_WDMASC_W0_PER_SUB_FRAME_EN", 0, 16, RWC, 0xFFFF},
	{"YUV_WDMASC_W0_COMP_SRAM_START_ADDR", 0, 14, RWC, 0x0},
	{"YUV_WDMASC_W0_HF_USE_YUV_WDMASC_W4_MEM", 0, 1, RWC, 0x0},
	{"YUV_WDMASC_W1_ROUND_EN", 4, 1, RWC, 0x0},
	{"YUV_WDMASC_W1_DITHER_EN_Y", 1, 1, RWC, 0x0},
	{"YUV_WDMASC_W1_DITHER_EN_C", 0, 1, RWC, 0x0},
	{"YUV_WDMASC_W1_RGB_CONV444_WEIGHT", 0, 5, RWC, 0x8},
	{"YUV_WDMASC_W1_PER_SUB_FRAME_EN", 0, 16, RWC, 0xFFFF},
	{"YUV_WDMASC_W1_COMP_SRAM_START_ADDR", 0, 14, RWC, 0x780},
	{"YUV_WDMASC_W2_ROUND_EN", 4, 1, RWC, 0x0},
	{"YUV_WDMASC_W2_DITHER_EN_Y", 1, 1, RWC, 0x0},
	{"YUV_WDMASC_W2_DITHER_EN_C", 0, 1, RWC, 0x0},
	{"YUV_WDMASC_W2_RGB_CONV444_WEIGHT", 0, 5, RWC, 0x8},
	{"YUV_WDMASC_W2_PER_SUB_FRAME_EN", 0, 16, RWC, 0xFFFF},
	{"YUV_WDMASC_W3_ROUND_EN", 4, 1, RWC, 0x0},
	{"YUV_WDMASC_W3_DITHER_EN_Y", 1, 1, RWC, 0x0},
	{"YUV_WDMASC_W3_DITHER_EN_C", 0, 1, RWC, 0x0},
	{"YUV_WDMASC_W3_RGB_CONV444_WEIGHT", 0, 5, RWC, 0x8},
	{"YUV_WDMASC_W3_PER_SUB_FRAME_EN", 0, 16, RWC, 0xFFFF},
	{"YUV_WDMASC_W4_ROUND_EN", 4, 1, RWC, 0x0},
	{"YUV_WDMASC_W4_DITHER_EN_Y", 1, 1, RWC, 0x0},
	{"YUV_WDMASC_W4_DITHER_EN_C", 0, 1, RWC, 0x0},
	{"YUV_WDMASC_W4_RGB_CONV444_WEIGHT", 0, 5, RWC, 0x8},
	{"YUV_WDMASC_W4_PER_SUB_FRAME_EN", 0, 16, RWC, 0xFFFF},
	{"YUV_WDMASC_RGB_SRC_Y_OFFSET", 0, 10, RWC, 0x0},
	{"YUV_WDMASC_RGB_COEF_C00", 16, 16, RWC, 0x200},
	{"YUV_WDMASC_RGB_COEF_C10", 0, 16, RWC, 0x0},
	{"YUV_WDMASC_RGB_COEF_C20", 16, 16, RWC, 0x2E2},
	{"YUV_WDMASC_RGB_COEF_C01", 0, 16, RWC, 0x200},
	{"YUV_WDMASC_RGB_COEF_C11", 16, 16, RWC, 0xFFAE},
	{"YUV_WDMASC_RGB_COEF_C21", 0, 16, RWC, 0xFEE2},
	{"YUV_WDMASC_RGB_COEF_C02", 16, 16, RWC, 0x200},
	{"YUV_WDMASC_RGB_COEF_C12", 0, 16, RWC, 0x3AE},
	{"YUV_WDMASC_RGB_COEF_C22", 0, 16, RWC, 0x0},
	{"YUV_DJAG_EZPOST_ENABLE", 10, 1, RWC, 0x0},
	{"YUV_DJAG_OUT_CROP_ENABLE", 9, 1, RWC, 0x0},
	{"YUV_DJAG_PS_STRIP_ENABLE", 8, 1, RWC, 0x0},
	{"YUV_DJAG_CLK_GATE_DISABLE_PS_LB", 4, 1, RWC, 0x0},
	{"YUV_DJAG_CLK_GATE_DISABLE_PS", 3, 1, RWC, 0x0},
	{"YUV_DJAG_PS_ENABLE", 1, 1, RWC, 0x0},
	{"YUV_DJAG_ENABLE", 0, 1, RWC, 0x0},
	{"YUV_DJAG_INPUT_IMG_HSIZE", 16, 14, RWC, 0x0},
	{"YUV_DJAG_INPUT_IMG_VSIZE", 0, 14, RWC, 0x0},
	{"YUV_DJAG_PS_SRC_HPOS", 16, 14, RWC, 0x0},
	{"YUV_DJAG_PS_SRC_VPOS", 0, 14, RWC, 0x0},
	{"YUV_DJAG_PS_SRC_HSIZE", 16, 14, RWC, 0x0},
	{"YUV_DJAG_PS_SRC_VSIZE", 0, 14, RWC, 0x0},
	{"YUV_DJAG_PS_DST_HSIZE", 16, 14, RWC, 0x0},
	{"YUV_DJAG_PS_DST_VSIZE", 0, 14, RWC, 0x0},
	{"YUV_DJAG_PS_H_RATIO", 0, 28, RWC, 0x100000},
	{"YUV_DJAG_PS_V_RATIO", 0, 28, RWC, 0x100000},
	{"YUV_DJAG_PS_H_INIT_PHASE_OFFSET", 0, 20, RWC, 0x0},
	{"YUV_DJAG_PS_V_INIT_PHASE_OFFSET", 0, 20, RWC, 0x0},
	{"YUV_DJAG_PS_ROUND_MODE", 0, 1, RWC, 0x1},
	{"YUV_DJAG_PS_STRIP_PRE_DST_SIZE_H", 16, 14, RWC, 0x0},
	{"YUV_DJAG_PS_STRIP_IN_START_POS_H", 16, 14, RWC, 0x0},
	{"YUV_DJAG_OUT_CROP_POS_H", 16, 14, RWC, 0x0},
	{"YUV_DJAG_OUT_CROP_POS_V", 0, 14, RWC, 0x0},
	{"YUV_DJAG_OUT_CROP_SIZE_H", 16, 14, RWC, 0x0},
	{"YUV_DJAG_OUT_CROP_SIZE_V", 0, 14, RWC, 0x0},
	{"YUV_DJAG_CENTER_WEIGHTED_MEAN_WEIGHT", 18, 3, RWC, 0x3},
	{"YUV_DJAG_DIAGONAL_HF_BOOST_WEIGHT", 15, 3, RWC, 0x3},
	{"YUV_DJAG_CENTER_HF_BOOST_WEIGHT", 12, 3, RWC, 0x2},
	{"YUV_DJAG_XFILTER_HF_BOOST_WEIGHT", 8, 4, RWC, 0x4},
	{"YUV_DJAG_XFILTER_DEJAGGING_WEIGHT1", 4, 4, RWC, 0x4},
	{"YUV_DJAG_XFILTER_DEJAGGING_WEIGHT0", 0, 4, RWC, 0x3},
	{"YUV_DJAG_THRES_1X5_ABSHF", 10, 10, RWC, 0x200},
	{"YUV_DJAG_THRES_1X5_MATCHING_SAD", 0, 10, RWC, 0x80},
	{"YUV_DJAG_THRES_SHOOTING_NEIGHBOR", 16, 8, RWC, 0xFF},
	{"YUV_DJAG_THRES_SHOOTING_LCR", 8, 8, RWC, 0xFF},
	{"YUV_DJAG_THRES_SHOOTING_LLCRR", 0, 8, RWC, 0xFF},
	{"YUV_DJAG_MIN_MAX_WEIGHT", 16, 4, RWC, 0x2},
	{"YUV_DJAG_THRES_SHOOTING_UCD", 8, 8, RWC, 0x50},
	{"YUV_DJAG_THRES_SHOOTING_UUCDD", 0, 8, RWC, 0x50},
	{"YUV_DJAG_LFSR_SEED_0", 0, 16, RWC, 0xACE1},
	{"YUV_DJAG_LFSR_SEED_1", 0, 16, RWC, 0x123F},
	{"YUV_DJAG_LFSR_SEED_2", 0, 16, RWC, 0xBAB0},
	{"YUV_DJAG_DITHER_VALUE_4", 24, 6, RWC, 0x3},
	{"YUV_DJAG_DITHER_VALUE_3", 18, 6, RWC, 0x2},
	{"YUV_DJAG_DITHER_VALUE_2", 12, 6, RWC, 0x1},
	{"YUV_DJAG_DITHER_VALUE_1", 6, 6, RWC, 0x0},
	{"YUV_DJAG_DITHER_VALUE_0", 0, 6, RWC, 0x0},
	{"YUV_DJAG_DITHER_VALUE_8", 18, 6, RWC, 0x8},
	{"YUV_DJAG_DITHER_VALUE_7", 12, 6, RWC, 0x7},
	{"YUV_DJAG_DITHER_VALUE_6", 6, 6, RWC, 0x6},
	{"YUV_DJAG_DITHER_VALUE_5", 0, 6, RWC, 0x4},
	{"YUV_DJAG_DITHER_THRES", 14, 5, RWC, 0x5},
	{"YUV_DJAG_SAT_CTRL", 0, 4, RWC, 0x5},
	{"YUV_DJAG_CP_HF_THRES", 0, 7, RWC, 0x28},
	{"YUV_DJAG_CP_ARBI_MODE", 24, 2, RWC, 0x1},
	{"YUV_DJAG_CP_ARBI_DENOM", 20, 4, RWC, 0x7},
	{"YUV_DJAG_CP_ARBI_MAX_COV_SHIFT", 16, 4, RWC, 0x6},
	{"YUV_DJAG_CP_ARBI_MAX_COV_OFFSET", 0, 16, RWC, 0x0},
	{"YUV_DJAG_DITHER_WHITE_LEVEL", 20, 10, RWC, 0x3FF},
	{"YUV_DJAG_DITHER_BLACK_LEVEL", 8, 9, RWC, 0x0},
	{"YUV_DJAG_DITHER_WB_THRES", 0, 5, RWC, 0x0},
	{"YUV_DJAG_RECOM_IN_CROP_ENABLE", 12, 1, RWC, 0x0},
	{"YUV_DJAG_RECOM_ENABLE_B", 1, 1, RWC, 0x0},
	{"YUV_DJAG_RECOM_ENABLE_A", 0, 1, RWC, 0x0},
	{"YUV_DJAG_RECOM_WEIGHT", 0, 12, RWC, 0x400},
	{"YUV_DJAG_RECOM_INPUT_IMG_HSIZE", 16, 14, RWC, 0x0},
	{"YUV_DJAG_RECOM_INPUT_IMG_VSIZE", 0, 14, RWC, 0x0},
	{"YUV_DJAG_RECOM_IN_CROP_POS_H", 16, 14, RWC, 0x0},
	{"YUV_DJAG_RECOM_IN_CROP_POS_V", 0, 14, RWC, 0x0},
	{"YUV_DJAG_RECOM_RADIAL_CENTER_X", 16, 15, RWC, 0x0},
	{"YUV_DJAG_RECOM_RADIAL_CENTER_Y", 0, 15, RWC, 0x0},
	{"YUV_DJAG_RECOM_RADIAL_BINNING_X", 16, 14, RWC, 0x400},
	{"YUV_DJAG_RECOM_RADIAL_BINNING_Y", 0, 14, RWC, 0x400},
	{"YUV_DJAG_RECOM_RADIAL_BIQUAD_FACTOR_A", 0, 17, RWC, 0x0},
	{"YUV_DJAG_RECOM_RADIAL_BIQUAD_FACTOR_B", 0, 17, RWC, 0x0},
	{"YUV_DJAG_RECOM_RADIAL_GAIN_ENABLE", 0, 1, RWC, 0x0},
	{"YUV_DJAG_RECOM_RADIAL_GAIN_INCREMENT", 0, 1, RWC, 0x1},
	{"YUV_DJAG_RECOM_RADIAL_BIQUAD_SCAL_SHIFT_ADDER", 0, 4, RWC, 0x0},
	{"YUV_DJAG_SC_V_COEFF_0_0", 0, 11, RWC, 0x0},
	{"YUV_DJAG_SC_V_COEFF_0_1", 16, 11, RWC, 0x200},
	{"YUV_DJAG_SC_V_COEFF_0_2", 0, 11, RWC, 0x0},
	{"YUV_DJAG_SC_V_COEFF_0_3", 16, 11, RWC, 0x0},
	{"YUV_DJAG_SC_V_COEFF_1_0", 0, 11, RWC, 0x7f1},
	{"YUV_DJAG_SC_V_COEFF_1_1", 16, 11, RWC, 0x1fc},
	{"YUV_DJAG_SC_V_COEFF_1_2", 0, 11, RWC, 0x14},
	{"YUV_DJAG_SC_V_COEFF_1_3", 16, 11, RWC, 0x7ff},
	{"YUV_DJAG_SC_V_COEFF_2_0", 0, 11, RWC, 0x7e7},
	{"YUV_DJAG_SC_V_COEFF_2_1", 16, 11, RWC, 0x1ef},
	{"YUV_DJAG_SC_V_COEFF_2_2", 0, 11, RWC, 0x2d},
	{"YUV_DJAG_SC_V_COEFF_2_3", 16, 11, RWC, 0x7fd},
	{"YUV_DJAG_SC_V_COEFF_3_0", 0, 11, RWC, 0x7e1},
	{"YUV_DJAG_SC_V_COEFF_3_1", 16, 11, RWC, 0x1d9},
	{"YUV_DJAG_SC_V_COEFF_3_2", 0, 11, RWC, 0x4b},
	{"YUV_DJAG_SC_V_COEFF_3_3", 16, 11, RWC, 0x7fb},
	{"YUV_DJAG_SC_V_COEFF_4_0", 0, 11, RWC, 0x7df},
	{"YUV_DJAG_SC_V_COEFF_4_1", 16, 11, RWC, 0x1bb},
	{"YUV_DJAG_SC_V_COEFF_4_2", 0, 11, RWC, 0x6e},
	{"YUV_DJAG_SC_V_COEFF_4_3", 16, 11, RWC, 0x7f8},
	{"YUV_DJAG_SC_V_COEFF_5_0", 0, 11, RWC, 0x7df},
	{"YUV_DJAG_SC_V_COEFF_5_1", 16, 11, RWC, 0x198},
	{"YUV_DJAG_SC_V_COEFF_5_2", 0, 11, RWC, 0x94},
	{"YUV_DJAG_SC_V_COEFF_5_3", 16, 11, RWC, 0x7f5},
	{"YUV_DJAG_SC_V_COEFF_6_0", 0, 11, RWC, 0x7e1},
	{"YUV_DJAG_SC_V_COEFF_6_1", 16, 11, RWC, 0x16f},
	{"YUV_DJAG_SC_V_COEFF_6_2", 0, 11, RWC, 0xbe},
	{"YUV_DJAG_SC_V_COEFF_6_3", 16, 11, RWC, 0x7f2},
	{"YUV_DJAG_SC_V_COEFF_7_0", 0, 11, RWC, 0x7e5},
	{"YUV_DJAG_SC_V_COEFF_7_1", 16, 11, RWC, 0x144},
	{"YUV_DJAG_SC_V_COEFF_7_2", 0, 11, RWC, 0xea},
	{"YUV_DJAG_SC_V_COEFF_7_3", 16, 11, RWC, 0x7ed},
	{"YUV_DJAG_SC_V_COEFF_8_0", 0, 11, RWC, 0x7e9},
	{"YUV_DJAG_SC_V_COEFF_8_1", 16, 11, RWC, 0x117},
	{"YUV_DJAG_SC_V_COEFF_8_2", 0, 11, RWC, 0x117},
	{"YUV_DJAG_SC_V_COEFF_8_3", 16, 11, RWC, 0x7e9},
	{"YUV_DJAG_SC_H_COEFF_0_0", 0, 11, RWC, 0x0},
	{"YUV_DJAG_SC_H_COEFF_0_1", 16, 11, RWC, 0x0},
	{"YUV_DJAG_SC_H_COEFF_0_2", 0, 11, RWC, 0x0},
	{"YUV_DJAG_SC_H_COEFF_0_3", 16, 11, RWC, 0x200},
	{"YUV_DJAG_SC_H_COEFF_0_4", 0, 11, RWC, 0x0},
	{"YUV_DJAG_SC_H_COEFF_0_5", 16, 11, RWC, 0x0},
	{"YUV_DJAG_SC_H_COEFF_0_6", 0, 11, RWC, 0x0},
	{"YUV_DJAG_SC_H_COEFF_0_7", 16, 11, RWC, 0x0},
	{"YUV_DJAG_SC_H_COEFF_1_0", 0, 11, RWC, 0x7fe},
	{"YUV_DJAG_SC_H_COEFF_1_1", 16, 11, RWC, 0x8},
	{"YUV_DJAG_SC_H_COEFF_1_2", 0, 11, RWC, 0x7e7},
	{"YUV_DJAG_SC_H_COEFF_1_3", 16, 11, RWC, 0x1fd},
	{"YUV_DJAG_SC_H_COEFF_1_4", 0, 11, RWC, 0x1e},
	{"YUV_DJAG_SC_H_COEFF_1_5", 16, 11, RWC, 0x7f7},
	{"YUV_DJAG_SC_H_COEFF_1_6", 0, 11, RWC, 0x2},
	{"YUV_DJAG_SC_H_COEFF_1_7", 16, 11, RWC, 0x7ff},
	{"YUV_DJAG_SC_H_COEFF_2_0", 0, 11, RWC, 0x7fc},
	{"YUV_DJAG_SC_H_COEFF_2_1", 16, 11, RWC, 0xe},
	{"YUV_DJAG_SC_H_COEFF_2_2", 0, 11, RWC, 0x7d2},
	{"YUV_DJAG_SC_H_COEFF_2_3", 16, 11, RWC, 0x1f3},
	{"YUV_DJAG_SC_H_COEFF_2_4", 0, 11, RWC, 0x40},
	{"YUV_DJAG_SC_H_COEFF_2_5", 16, 11, RWC, 0x7ed},
	{"YUV_DJAG_SC_H_COEFF_2_6", 0, 11, RWC, 0x5},
	{"YUV_DJAG_SC_H_COEFF_2_7", 16, 11, RWC, 0x7ff},
	{"YUV_DJAG_SC_H_COEFF_3_0", 0, 11, RWC, 0x7fb},
	{"YUV_DJAG_SC_H_COEFF_3_1", 16, 11, RWC, 0x14},
	{"YUV_DJAG_SC_H_COEFF_3_2", 0, 11, RWC, 0x7c2},
	{"YUV_DJAG_SC_H_COEFF_3_3", 16, 11, RWC, 0x1e2},
	{"YUV_DJAG_SC_H_COEFF_3_4", 0, 11, RWC, 0x65},
	{"YUV_DJAG_SC_H_COEFF_3_5", 16, 11, RWC, 0x7e2},
	{"YUV_DJAG_SC_H_COEFF_3_6", 0, 11, RWC, 0x8},
	{"YUV_DJAG_SC_H_COEFF_3_7", 16, 11, RWC, 0x7fe},
	{"YUV_DJAG_SC_H_COEFF_4_0", 0, 11, RWC, 0x7fa},
	{"YUV_DJAG_SC_H_COEFF_4_1", 16, 11, RWC, 0x17},
	{"YUV_DJAG_SC_H_COEFF_4_2", 0, 11, RWC, 0x7b7},
	{"YUV_DJAG_SC_H_COEFF_4_3", 16, 11, RWC, 0x1ca},
	{"YUV_DJAG_SC_H_COEFF_4_4", 0, 11, RWC, 0x8e},
	{"YUV_DJAG_SC_H_COEFF_4_5", 16, 11, RWC, 0x7d7},
	{"YUV_DJAG_SC_H_COEFF_4_6", 0, 11, RWC, 0xc},
	{"YUV_DJAG_SC_H_COEFF_4_7", 16, 11, RWC, 0x7fd},
	{"YUV_DJAG_SC_H_COEFF_5_0", 0, 11, RWC, 0x7fa},
	{"YUV_DJAG_SC_H_COEFF_5_1", 16, 11, RWC, 0x19},
	{"YUV_DJAG_SC_H_COEFF_5_2", 0, 11, RWC, 0x7b0},
	{"YUV_DJAG_SC_H_COEFF_5_3", 16, 11, RWC, 0x1ad},
	{"YUV_DJAG_SC_H_COEFF_5_4", 0, 11, RWC, 0xb9},
	{"YUV_DJAG_SC_H_COEFF_5_5", 16, 11, RWC, 0x7cb},
	{"YUV_DJAG_SC_H_COEFF_5_6", 0, 11, RWC, 0xf},
	{"YUV_DJAG_SC_H_COEFF_5_7", 16, 11, RWC, 0x7fd},
	{"YUV_DJAG_SC_H_COEFF_6_0", 0, 11, RWC, 0x7fa},
	{"YUV_DJAG_SC_H_COEFF_6_1", 16, 11, RWC, 0x1a},
	{"YUV_DJAG_SC_H_COEFF_6_2", 0, 11, RWC, 0x7ad},
	{"YUV_DJAG_SC_H_COEFF_6_3", 16, 11, RWC, 0x18b},
	{"YUV_DJAG_SC_H_COEFF_6_4", 0, 11, RWC, 0xe4},
	{"YUV_DJAG_SC_H_COEFF_6_5", 16, 11, RWC, 0x7c1},
	{"YUV_DJAG_SC_H_COEFF_6_6", 0, 11, RWC, 0x13},
	{"YUV_DJAG_SC_H_COEFF_6_7", 16, 11, RWC, 0x7fc},
	{"YUV_DJAG_SC_H_COEFF_7_0", 0, 11, RWC, 0x7fa},
	{"YUV_DJAG_SC_H_COEFF_7_1", 16, 11, RWC, 0x19},
	{"YUV_DJAG_SC_H_COEFF_7_2", 0, 11, RWC, 0x7ae},
	{"YUV_DJAG_SC_H_COEFF_7_3", 16, 11, RWC, 0x165},
	{"YUV_DJAG_SC_H_COEFF_7_4", 0, 11, RWC, 0x111},
	{"YUV_DJAG_SC_H_COEFF_7_5", 16, 11, RWC, 0x7b9},
	{"YUV_DJAG_SC_H_COEFF_7_6", 0, 11, RWC, 0x15},
	{"YUV_DJAG_SC_H_COEFF_7_7", 16, 11, RWC, 0x7fb},
	{"YUV_DJAG_SC_H_COEFF_8_0", 0, 11, RWC, 0x7fb},
	{"YUV_DJAG_SC_H_COEFF_8_1", 16, 11, RWC, 0x17},
	{"YUV_DJAG_SC_H_COEFF_8_2", 0, 11, RWC, 0x7b2},
	{"YUV_DJAG_SC_H_COEFF_8_3", 16, 11, RWC, 0x13c},
	{"YUV_DJAG_SC_H_COEFF_8_4", 0, 11, RWC, 0x13c},
	{"YUV_DJAG_SC_H_COEFF_8_5", 16, 11, RWC, 0x7b2},
	{"YUV_DJAG_SC_H_COEFF_8_6", 0, 11, RWC, 0x17},
	{"YUV_DJAG_SC_H_COEFF_8_7", 16, 11, RWC, 0x7fb},
	{"YUV_POLY_SC0_OUT_CROP_ENABLE", 9, 1, RWC, 0x0},
	{"YUV_POLY_SC0_STRIP_ENABLE", 8, 1, RWC, 0x0},
	{"YUV_POLY_SC0_CLK_GATE_DISABLE", 3, 1, RWC, 0x0},
	{"YUV_POLY_SC0_BYPASS", 1, 1, RWC, 0x0},
	{"YUV_POLY_SC0_ENABLE", 0, 1, RWC, 0x0},
	{"YUV_POLY_SC0_SRC_HPOS", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC0_SRC_VPOS", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC0_SRC_HSIZE", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC0_SRC_VSIZE", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC0_DST_HSIZE", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC0_DST_VSIZE", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC0_H_RATIO", 0, 28, RWC, 0x100000},
	{"YUV_POLY_SC0_V_RATIO", 0, 28, RWC, 0x100000},
	{"YUV_POLY_SC0_H_INIT_PHASE_OFFSET", 0, 20, RWC, 0x0},
	{"YUV_POLY_SC0_V_INIT_PHASE_OFFSET", 0, 20, RWC, 0x0},
	{"YUV_POLY_SC0_ROUND_MODE", 0, 1, RWC, 0x1},
	{"YUV_POLY_SC0_V_COEFF_0_0", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC0_V_COEFF_0_1", 16, 11, RWC, 0x200},
	{"YUV_POLY_SC0_V_COEFF_0_2", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC0_V_COEFF_0_3", 16, 11, RWC, 0x0},
	{"YUV_POLY_SC0_V_COEFF_1_0", 0, 11, RWC, 0x7f1},
	{"YUV_POLY_SC0_V_COEFF_1_1", 16, 11, RWC, 0x1fc},
	{"YUV_POLY_SC0_V_COEFF_1_2", 0, 11, RWC, 0x14},
	{"YUV_POLY_SC0_V_COEFF_1_3", 16, 11, RWC, 0x7ff},
	{"YUV_POLY_SC0_V_COEFF_2_0", 0, 11, RWC, 0x7e7},
	{"YUV_POLY_SC0_V_COEFF_2_1", 16, 11, RWC, 0x1ef},
	{"YUV_POLY_SC0_V_COEFF_2_2", 0, 11, RWC, 0x2d},
	{"YUV_POLY_SC0_V_COEFF_2_3", 16, 11, RWC, 0x7fd},
	{"YUV_POLY_SC0_V_COEFF_3_0", 0, 11, RWC, 0x7e1},
	{"YUV_POLY_SC0_V_COEFF_3_1", 16, 11, RWC, 0x1d9},
	{"YUV_POLY_SC0_V_COEFF_3_2", 0, 11, RWC, 0x4b},
	{"YUV_POLY_SC0_V_COEFF_3_3", 16, 11, RWC, 0x7fb},
	{"YUV_POLY_SC0_V_COEFF_4_0", 0, 11, RWC, 0x7df},
	{"YUV_POLY_SC0_V_COEFF_4_1", 16, 11, RWC, 0x1bb},
	{"YUV_POLY_SC0_V_COEFF_4_2", 0, 11, RWC, 0x6e},
	{"YUV_POLY_SC0_V_COEFF_4_3", 16, 11, RWC, 0x7f8},
	{"YUV_POLY_SC0_V_COEFF_5_0", 0, 11, RWC, 0x7df},
	{"YUV_POLY_SC0_V_COEFF_5_1", 16, 11, RWC, 0x198},
	{"YUV_POLY_SC0_V_COEFF_5_2", 0, 11, RWC, 0x94},
	{"YUV_POLY_SC0_V_COEFF_5_3", 16, 11, RWC, 0x7f5},
	{"YUV_POLY_SC0_V_COEFF_6_0", 0, 11, RWC, 0x7e1},
	{"YUV_POLY_SC0_V_COEFF_6_1", 16, 11, RWC, 0x16f},
	{"YUV_POLY_SC0_V_COEFF_6_2", 0, 11, RWC, 0xbe},
	{"YUV_POLY_SC0_V_COEFF_6_3", 16, 11, RWC, 0x7f2},
	{"YUV_POLY_SC0_V_COEFF_7_0", 0, 11, RWC, 0x7e5},
	{"YUV_POLY_SC0_V_COEFF_7_1", 16, 11, RWC, 0x144},
	{"YUV_POLY_SC0_V_COEFF_7_2", 0, 11, RWC, 0xea},
	{"YUV_POLY_SC0_V_COEFF_7_3", 16, 11, RWC, 0x7ed},
	{"YUV_POLY_SC0_V_COEFF_8_0", 0, 11, RWC, 0x7e9},
	{"YUV_POLY_SC0_V_COEFF_8_1", 16, 11, RWC, 0x117},
	{"YUV_POLY_SC0_V_COEFF_8_2", 0, 11, RWC, 0x117},
	{"YUV_POLY_SC0_V_COEFF_8_3", 16, 11, RWC, 0x7e9},
	{"YUV_POLY_SC0_H_COEFF_0_0", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC0_H_COEFF_0_1", 16, 11, RWC, 0x0},
	{"YUV_POLY_SC0_H_COEFF_0_2", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC0_H_COEFF_0_3", 16, 11, RWC, 0x200},
	{"YUV_POLY_SC0_H_COEFF_0_4", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC0_H_COEFF_0_5", 16, 11, RWC, 0x0},
	{"YUV_POLY_SC0_H_COEFF_0_6", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC0_H_COEFF_0_7", 16, 11, RWC, 0x0},
	{"YUV_POLY_SC0_H_COEFF_1_0", 0, 11, RWC, 0x7fe},
	{"YUV_POLY_SC0_H_COEFF_1_1", 16, 11, RWC, 0x8},
	{"YUV_POLY_SC0_H_COEFF_1_2", 0, 11, RWC, 0x7e7},
	{"YUV_POLY_SC0_H_COEFF_1_3", 16, 11, RWC, 0x1fd},
	{"YUV_POLY_SC0_H_COEFF_1_4", 0, 11, RWC, 0x1e},
	{"YUV_POLY_SC0_H_COEFF_1_5", 16, 11, RWC, 0x7f7},
	{"YUV_POLY_SC0_H_COEFF_1_6", 0, 11, RWC, 0x2},
	{"YUV_POLY_SC0_H_COEFF_1_7", 16, 11, RWC, 0x7ff},
	{"YUV_POLY_SC0_H_COEFF_2_0", 0, 11, RWC, 0x7fc},
	{"YUV_POLY_SC0_H_COEFF_2_1", 16, 11, RWC, 0xe},
	{"YUV_POLY_SC0_H_COEFF_2_2", 0, 11, RWC, 0x7d2},
	{"YUV_POLY_SC0_H_COEFF_2_3", 16, 11, RWC, 0x1f3},
	{"YUV_POLY_SC0_H_COEFF_2_4", 0, 11, RWC, 0x40},
	{"YUV_POLY_SC0_H_COEFF_2_5", 16, 11, RWC, 0x7ed},
	{"YUV_POLY_SC0_H_COEFF_2_6", 0, 11, RWC, 0x5},
	{"YUV_POLY_SC0_H_COEFF_2_7", 16, 11, RWC, 0x7ff},
	{"YUV_POLY_SC0_H_COEFF_3_0", 0, 11, RWC, 0x7fb},
	{"YUV_POLY_SC0_H_COEFF_3_1", 16, 11, RWC, 0x14},
	{"YUV_POLY_SC0_H_COEFF_3_2", 0, 11, RWC, 0x7c2},
	{"YUV_POLY_SC0_H_COEFF_3_3", 16, 11, RWC, 0x1e2},
	{"YUV_POLY_SC0_H_COEFF_3_4", 0, 11, RWC, 0x65},
	{"YUV_POLY_SC0_H_COEFF_3_5", 16, 11, RWC, 0x7e2},
	{"YUV_POLY_SC0_H_COEFF_3_6", 0, 11, RWC, 0x8},
	{"YUV_POLY_SC0_H_COEFF_3_7", 16, 11, RWC, 0x7fe},
	{"YUV_POLY_SC0_H_COEFF_4_0", 0, 11, RWC, 0x7fa},
	{"YUV_POLY_SC0_H_COEFF_4_1", 16, 11, RWC, 0x17},
	{"YUV_POLY_SC0_H_COEFF_4_2", 0, 11, RWC, 0x7b7},
	{"YUV_POLY_SC0_H_COEFF_4_3", 16, 11, RWC, 0x1ca},
	{"YUV_POLY_SC0_H_COEFF_4_4", 0, 11, RWC, 0x8e},
	{"YUV_POLY_SC0_H_COEFF_4_5", 16, 11, RWC, 0x7d7},
	{"YUV_POLY_SC0_H_COEFF_4_6", 0, 11, RWC, 0xc},
	{"YUV_POLY_SC0_H_COEFF_4_7", 16, 11, RWC, 0x7fd},
	{"YUV_POLY_SC0_H_COEFF_5_0", 0, 11, RWC, 0x7fa},
	{"YUV_POLY_SC0_H_COEFF_5_1", 16, 11, RWC, 0x19},
	{"YUV_POLY_SC0_H_COEFF_5_2", 0, 11, RWC, 0x7b0},
	{"YUV_POLY_SC0_H_COEFF_5_3", 16, 11, RWC, 0x1ad},
	{"YUV_POLY_SC0_H_COEFF_5_4", 0, 11, RWC, 0xb9},
	{"YUV_POLY_SC0_H_COEFF_5_5", 16, 11, RWC, 0x7cb},
	{"YUV_POLY_SC0_H_COEFF_5_6", 0, 11, RWC, 0xf},
	{"YUV_POLY_SC0_H_COEFF_5_7", 16, 11, RWC, 0x7fd},
	{"YUV_POLY_SC0_H_COEFF_6_0", 0, 11, RWC, 0x7fa},
	{"YUV_POLY_SC0_H_COEFF_6_1", 16, 11, RWC, 0x1a},
	{"YUV_POLY_SC0_H_COEFF_6_2", 0, 11, RWC, 0x7ad},
	{"YUV_POLY_SC0_H_COEFF_6_3", 16, 11, RWC, 0x18b},
	{"YUV_POLY_SC0_H_COEFF_6_4", 0, 11, RWC, 0xe4},
	{"YUV_POLY_SC0_H_COEFF_6_5", 16, 11, RWC, 0x7c1},
	{"YUV_POLY_SC0_H_COEFF_6_6", 0, 11, RWC, 0x13},
	{"YUV_POLY_SC0_H_COEFF_6_7", 16, 11, RWC, 0x7fc},
	{"YUV_POLY_SC0_H_COEFF_7_0", 0, 11, RWC, 0x7fa},
	{"YUV_POLY_SC0_H_COEFF_7_1", 16, 11, RWC, 0x19},
	{"YUV_POLY_SC0_H_COEFF_7_2", 0, 11, RWC, 0x7ae},
	{"YUV_POLY_SC0_H_COEFF_7_3", 16, 11, RWC, 0x165},
	{"YUV_POLY_SC0_H_COEFF_7_4", 0, 11, RWC, 0x111},
	{"YUV_POLY_SC0_H_COEFF_7_5", 16, 11, RWC, 0x7b9},
	{"YUV_POLY_SC0_H_COEFF_7_6", 0, 11, RWC, 0x15},
	{"YUV_POLY_SC0_H_COEFF_7_7", 16, 11, RWC, 0x7fb},
	{"YUV_POLY_SC0_H_COEFF_8_0", 0, 11, RWC, 0x7fb},
	{"YUV_POLY_SC0_H_COEFF_8_1", 16, 11, RWC, 0x17},
	{"YUV_POLY_SC0_H_COEFF_8_2", 0, 11, RWC, 0x7b2},
	{"YUV_POLY_SC0_H_COEFF_8_3", 16, 11, RWC, 0x13c},
	{"YUV_POLY_SC0_H_COEFF_8_4", 0, 11, RWC, 0x13c},
	{"YUV_POLY_SC0_H_COEFF_8_5", 16, 11, RWC, 0x7b2},
	{"YUV_POLY_SC0_H_COEFF_8_6", 0, 11, RWC, 0x17},
	{"YUV_POLY_SC0_H_COEFF_8_7", 16, 11, RWC, 0x7fb},
	{"YUV_POLY_SC1_OUT_CROP_ENABLE", 9, 1, RWC, 0x0},
	{"YUV_POLY_SC1_STRIP_ENABLE", 8, 1, RWC, 0x0},
	{"YUV_POLY_SC1_CLK_GATE_DISABLE", 3, 1, RWC, 0x0},
	{"YUV_POLY_SC1_BYPASS", 1, 1, RWC, 0x0},
	{"YUV_POLY_SC1_ENABLE", 0, 1, RWC, 0x0},
	{"YUV_POLY_SC1_SRC_HPOS", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC1_SRC_VPOS", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC1_SRC_HSIZE", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC1_SRC_VSIZE", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC1_DST_HSIZE", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC1_DST_VSIZE", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC1_H_RATIO", 0, 28, RWC, 0x100000},
	{"YUV_POLY_SC1_V_RATIO", 0, 28, RWC, 0x100000},
	{"YUV_POLY_SC1_H_INIT_PHASE_OFFSET", 0, 20, RWC, 0x0},
	{"YUV_POLY_SC1_V_INIT_PHASE_OFFSET", 0, 20, RWC, 0x0},
	{"YUV_POLY_SC1_ROUND_MODE", 0, 1, RWC, 0x1},
	{"YUV_POLY_SC1_V_COEFF_0_0", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC1_V_COEFF_0_1", 16, 11, RWC, 0x200},
	{"YUV_POLY_SC1_V_COEFF_0_2", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC1_V_COEFF_0_3", 16, 11, RWC, 0x0},
	{"YUV_POLY_SC1_V_COEFF_1_0", 0, 11, RWC, 0x7f1},
	{"YUV_POLY_SC1_V_COEFF_1_1", 16, 11, RWC, 0x1fc},
	{"YUV_POLY_SC1_V_COEFF_1_2", 0, 11, RWC, 0x14},
	{"YUV_POLY_SC1_V_COEFF_1_3", 16, 11, RWC, 0x7ff},
	{"YUV_POLY_SC1_V_COEFF_2_0", 0, 11, RWC, 0x7e7},
	{"YUV_POLY_SC1_V_COEFF_2_1", 16, 11, RWC, 0x1ef},
	{"YUV_POLY_SC1_V_COEFF_2_2", 0, 11, RWC, 0x2d},
	{"YUV_POLY_SC1_V_COEFF_2_3", 16, 11, RWC, 0x7fd},
	{"YUV_POLY_SC1_V_COEFF_3_0", 0, 11, RWC, 0x7e1},
	{"YUV_POLY_SC1_V_COEFF_3_1", 16, 11, RWC, 0x1d9},
	{"YUV_POLY_SC1_V_COEFF_3_2", 0, 11, RWC, 0x4b},
	{"YUV_POLY_SC1_V_COEFF_3_3", 16, 11, RWC, 0x7fb},
	{"YUV_POLY_SC1_V_COEFF_4_0", 0, 11, RWC, 0x7df},
	{"YUV_POLY_SC1_V_COEFF_4_1", 16, 11, RWC, 0x1bb},
	{"YUV_POLY_SC1_V_COEFF_4_2", 0, 11, RWC, 0x6e},
	{"YUV_POLY_SC1_V_COEFF_4_3", 16, 11, RWC, 0x7f8},
	{"YUV_POLY_SC1_V_COEFF_5_0", 0, 11, RWC, 0x7df},
	{"YUV_POLY_SC1_V_COEFF_5_1", 16, 11, RWC, 0x198},
	{"YUV_POLY_SC1_V_COEFF_5_2", 0, 11, RWC, 0x94},
	{"YUV_POLY_SC1_V_COEFF_5_3", 16, 11, RWC, 0x7f5},
	{"YUV_POLY_SC1_V_COEFF_6_0", 0, 11, RWC, 0x7e1},
	{"YUV_POLY_SC1_V_COEFF_6_1", 16, 11, RWC, 0x16f},
	{"YUV_POLY_SC1_V_COEFF_6_2", 0, 11, RWC, 0xbe},
	{"YUV_POLY_SC1_V_COEFF_6_3", 16, 11, RWC, 0x7f2},
	{"YUV_POLY_SC1_V_COEFF_7_0", 0, 11, RWC, 0x7e5},
	{"YUV_POLY_SC1_V_COEFF_7_1", 16, 11, RWC, 0x144},
	{"YUV_POLY_SC1_V_COEFF_7_2", 0, 11, RWC, 0xea},
	{"YUV_POLY_SC1_V_COEFF_7_3", 16, 11, RWC, 0x7ed},
	{"YUV_POLY_SC1_V_COEFF_8_0", 0, 11, RWC, 0x7e9},
	{"YUV_POLY_SC1_V_COEFF_8_1", 16, 11, RWC, 0x117},
	{"YUV_POLY_SC1_V_COEFF_8_2", 0, 11, RWC, 0x117},
	{"YUV_POLY_SC1_V_COEFF_8_3", 16, 11, RWC, 0x7e9},
	{"YUV_POLY_SC1_H_COEFF_0_0", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC1_H_COEFF_0_1", 16, 11, RWC, 0x0},
	{"YUV_POLY_SC1_H_COEFF_0_2", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC1_H_COEFF_0_3", 16, 11, RWC, 0x200},
	{"YUV_POLY_SC1_H_COEFF_0_4", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC1_H_COEFF_0_5", 16, 11, RWC, 0x0},
	{"YUV_POLY_SC1_H_COEFF_0_6", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC1_H_COEFF_0_7", 16, 11, RWC, 0x0},
	{"YUV_POLY_SC1_H_COEFF_1_0", 0, 11, RWC, 0x7fe},
	{"YUV_POLY_SC1_H_COEFF_1_1", 16, 11, RWC, 0x8},
	{"YUV_POLY_SC1_H_COEFF_1_2", 0, 11, RWC, 0x7e7},
	{"YUV_POLY_SC1_H_COEFF_1_3", 16, 11, RWC, 0x1fd},
	{"YUV_POLY_SC1_H_COEFF_1_4", 0, 11, RWC, 0x1e},
	{"YUV_POLY_SC1_H_COEFF_1_5", 16, 11, RWC, 0x7f7},
	{"YUV_POLY_SC1_H_COEFF_1_6", 0, 11, RWC, 0x2},
	{"YUV_POLY_SC1_H_COEFF_1_7", 16, 11, RWC, 0x7ff},
	{"YUV_POLY_SC1_H_COEFF_2_0", 0, 11, RWC, 0x7fc},
	{"YUV_POLY_SC1_H_COEFF_2_1", 16, 11, RWC, 0xe},
	{"YUV_POLY_SC1_H_COEFF_2_2", 0, 11, RWC, 0x7d2},
	{"YUV_POLY_SC1_H_COEFF_2_3", 16, 11, RWC, 0x1f3},
	{"YUV_POLY_SC1_H_COEFF_2_4", 0, 11, RWC, 0x40},
	{"YUV_POLY_SC1_H_COEFF_2_5", 16, 11, RWC, 0x7ed},
	{"YUV_POLY_SC1_H_COEFF_2_6", 0, 11, RWC, 0x5},
	{"YUV_POLY_SC1_H_COEFF_2_7", 16, 11, RWC, 0x7ff},
	{"YUV_POLY_SC1_H_COEFF_3_0", 0, 11, RWC, 0x7fb},
	{"YUV_POLY_SC1_H_COEFF_3_1", 16, 11, RWC, 0x14},
	{"YUV_POLY_SC1_H_COEFF_3_2", 0, 11, RWC, 0x7c2},
	{"YUV_POLY_SC1_H_COEFF_3_3", 16, 11, RWC, 0x1e2},
	{"YUV_POLY_SC1_H_COEFF_3_4", 0, 11, RWC, 0x65},
	{"YUV_POLY_SC1_H_COEFF_3_5", 16, 11, RWC, 0x7e2},
	{"YUV_POLY_SC1_H_COEFF_3_6", 0, 11, RWC, 0x8},
	{"YUV_POLY_SC1_H_COEFF_3_7", 16, 11, RWC, 0x7fe},
	{"YUV_POLY_SC1_H_COEFF_4_0", 0, 11, RWC, 0x7fa},
	{"YUV_POLY_SC1_H_COEFF_4_1", 16, 11, RWC, 0x17},
	{"YUV_POLY_SC1_H_COEFF_4_2", 0, 11, RWC, 0x7b7},
	{"YUV_POLY_SC1_H_COEFF_4_3", 16, 11, RWC, 0x1ca},
	{"YUV_POLY_SC1_H_COEFF_4_4", 0, 11, RWC, 0x8e},
	{"YUV_POLY_SC1_H_COEFF_4_5", 16, 11, RWC, 0x7d7},
	{"YUV_POLY_SC1_H_COEFF_4_6", 0, 11, RWC, 0xc},
	{"YUV_POLY_SC1_H_COEFF_4_7", 16, 11, RWC, 0x7fd},
	{"YUV_POLY_SC1_H_COEFF_5_0", 0, 11, RWC, 0x7fa},
	{"YUV_POLY_SC1_H_COEFF_5_1", 16, 11, RWC, 0x19},
	{"YUV_POLY_SC1_H_COEFF_5_2", 0, 11, RWC, 0x7b0},
	{"YUV_POLY_SC1_H_COEFF_5_3", 16, 11, RWC, 0x1ad},
	{"YUV_POLY_SC1_H_COEFF_5_4", 0, 11, RWC, 0xb9},
	{"YUV_POLY_SC1_H_COEFF_5_5", 16, 11, RWC, 0x7cb},
	{"YUV_POLY_SC1_H_COEFF_5_6", 0, 11, RWC, 0xf},
	{"YUV_POLY_SC1_H_COEFF_5_7", 16, 11, RWC, 0x7fd},
	{"YUV_POLY_SC1_H_COEFF_6_0", 0, 11, RWC, 0x7fa},
	{"YUV_POLY_SC1_H_COEFF_6_1", 16, 11, RWC, 0x1a},
	{"YUV_POLY_SC1_H_COEFF_6_2", 0, 11, RWC, 0x7ad},
	{"YUV_POLY_SC1_H_COEFF_6_3", 16, 11, RWC, 0x18b},
	{"YUV_POLY_SC1_H_COEFF_6_4", 0, 11, RWC, 0xe4},
	{"YUV_POLY_SC1_H_COEFF_6_5", 16, 11, RWC, 0x7c1},
	{"YUV_POLY_SC1_H_COEFF_6_6", 0, 11, RWC, 0x13},
	{"YUV_POLY_SC1_H_COEFF_6_7", 16, 11, RWC, 0x7fc},
	{"YUV_POLY_SC1_H_COEFF_7_0", 0, 11, RWC, 0x7fa},
	{"YUV_POLY_SC1_H_COEFF_7_1", 16, 11, RWC, 0x19},
	{"YUV_POLY_SC1_H_COEFF_7_2", 0, 11, RWC, 0x7ae},
	{"YUV_POLY_SC1_H_COEFF_7_3", 16, 11, RWC, 0x165},
	{"YUV_POLY_SC1_H_COEFF_7_4", 0, 11, RWC, 0x111},
	{"YUV_POLY_SC1_H_COEFF_7_5", 16, 11, RWC, 0x7b9},
	{"YUV_POLY_SC1_H_COEFF_7_6", 0, 11, RWC, 0x15},
	{"YUV_POLY_SC1_H_COEFF_7_7", 16, 11, RWC, 0x7fb},
	{"YUV_POLY_SC1_H_COEFF_8_0", 0, 11, RWC, 0x7fb},
	{"YUV_POLY_SC1_H_COEFF_8_1", 16, 11, RWC, 0x17},
	{"YUV_POLY_SC1_H_COEFF_8_2", 0, 11, RWC, 0x7b2},
	{"YUV_POLY_SC1_H_COEFF_8_3", 16, 11, RWC, 0x13c},
	{"YUV_POLY_SC1_H_COEFF_8_4", 0, 11, RWC, 0x13c},
	{"YUV_POLY_SC1_H_COEFF_8_5", 16, 11, RWC, 0x7b2},
	{"YUV_POLY_SC1_H_COEFF_8_6", 0, 11, RWC, 0x17},
	{"YUV_POLY_SC1_H_COEFF_8_7", 16, 11, RWC, 0x7fb},
	{"YUV_POLY_SC2_OUT_CROP_ENABLE", 9, 1, RWC, 0x0},
	{"YUV_POLY_SC2_STRIP_ENABLE", 8, 1, RWC, 0x0},
	{"YUV_POLY_SC2_CLK_GATE_DISABLE", 3, 1, RWC, 0x0},
	{"YUV_POLY_SC2_BYPASS", 1, 1, RWC, 0x0},
	{"YUV_POLY_SC2_ENABLE", 0, 1, RWC, 0x0},
	{"YUV_POLY_SC2_SRC_HPOS", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC2_SRC_VPOS", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC2_SRC_HSIZE", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC2_SRC_VSIZE", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC2_DST_HSIZE", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC2_DST_VSIZE", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC2_H_RATIO", 0, 28, RWC, 0x100000},
	{"YUV_POLY_SC2_V_RATIO", 0, 28, RWC, 0x100000},
	{"YUV_POLY_SC2_H_INIT_PHASE_OFFSET", 0, 20, RWC, 0x0},
	{"YUV_POLY_SC2_V_INIT_PHASE_OFFSET", 0, 20, RWC, 0x0},
	{"YUV_POLY_SC2_ROUND_MODE", 0, 1, RWC, 0x1},
	{"YUV_POLY_SC2_V_COEFF_0_0", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC2_V_COEFF_0_1", 16, 11, RWC, 0x200},
	{"YUV_POLY_SC2_V_COEFF_0_2", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC2_V_COEFF_0_3", 16, 11, RWC, 0x0},
	{"YUV_POLY_SC2_V_COEFF_1_0", 0, 11, RWC, 0x7f1},
	{"YUV_POLY_SC2_V_COEFF_1_1", 16, 11, RWC, 0x1fc},
	{"YUV_POLY_SC2_V_COEFF_1_2", 0, 11, RWC, 0x14},
	{"YUV_POLY_SC2_V_COEFF_1_3", 16, 11, RWC, 0x7ff},
	{"YUV_POLY_SC2_V_COEFF_2_0", 0, 11, RWC, 0x7e7},
	{"YUV_POLY_SC2_V_COEFF_2_1", 16, 11, RWC, 0x1ef},
	{"YUV_POLY_SC2_V_COEFF_2_2", 0, 11, RWC, 0x2d},
	{"YUV_POLY_SC2_V_COEFF_2_3", 16, 11, RWC, 0x7fd},
	{"YUV_POLY_SC2_V_COEFF_3_0", 0, 11, RWC, 0x7e1},
	{"YUV_POLY_SC2_V_COEFF_3_1", 16, 11, RWC, 0x1d9},
	{"YUV_POLY_SC2_V_COEFF_3_2", 0, 11, RWC, 0x4b},
	{"YUV_POLY_SC2_V_COEFF_3_3", 16, 11, RWC, 0x7fb},
	{"YUV_POLY_SC2_V_COEFF_4_0", 0, 11, RWC, 0x7df},
	{"YUV_POLY_SC2_V_COEFF_4_1", 16, 11, RWC, 0x1bb},
	{"YUV_POLY_SC2_V_COEFF_4_2", 0, 11, RWC, 0x6e},
	{"YUV_POLY_SC2_V_COEFF_4_3", 16, 11, RWC, 0x7f8},
	{"YUV_POLY_SC2_V_COEFF_5_0", 0, 11, RWC, 0x7df},
	{"YUV_POLY_SC2_V_COEFF_5_1", 16, 11, RWC, 0x198},
	{"YUV_POLY_SC2_V_COEFF_5_2", 0, 11, RWC, 0x94},
	{"YUV_POLY_SC2_V_COEFF_5_3", 16, 11, RWC, 0x7f5},
	{"YUV_POLY_SC2_V_COEFF_6_0", 0, 11, RWC, 0x7e1},
	{"YUV_POLY_SC2_V_COEFF_6_1", 16, 11, RWC, 0x16f},
	{"YUV_POLY_SC2_V_COEFF_6_2", 0, 11, RWC, 0xbe},
	{"YUV_POLY_SC2_V_COEFF_6_3", 16, 11, RWC, 0x7f2},
	{"YUV_POLY_SC2_V_COEFF_7_0", 0, 11, RWC, 0x7e5},
	{"YUV_POLY_SC2_V_COEFF_7_1", 16, 11, RWC, 0x144},
	{"YUV_POLY_SC2_V_COEFF_7_2", 0, 11, RWC, 0xea},
	{"YUV_POLY_SC2_V_COEFF_7_3", 16, 11, RWC, 0x7ed},
	{"YUV_POLY_SC2_V_COEFF_8_0", 0, 11, RWC, 0x7e9},
	{"YUV_POLY_SC2_V_COEFF_8_1", 16, 11, RWC, 0x117},
	{"YUV_POLY_SC2_V_COEFF_8_2", 0, 11, RWC, 0x117},
	{"YUV_POLY_SC2_V_COEFF_8_3", 16, 11, RWC, 0x7e9},
	{"YUV_POLY_SC2_H_COEFF_0_0", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC2_H_COEFF_0_1", 16, 11, RWC, 0x0},
	{"YUV_POLY_SC2_H_COEFF_0_2", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC2_H_COEFF_0_3", 16, 11, RWC, 0x200},
	{"YUV_POLY_SC2_H_COEFF_0_4", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC2_H_COEFF_0_5", 16, 11, RWC, 0x0},
	{"YUV_POLY_SC2_H_COEFF_0_6", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC2_H_COEFF_0_7", 16, 11, RWC, 0x0},
	{"YUV_POLY_SC2_H_COEFF_1_0", 0, 11, RWC, 0x7fe},
	{"YUV_POLY_SC2_H_COEFF_1_1", 16, 11, RWC, 0x8},
	{"YUV_POLY_SC2_H_COEFF_1_2", 0, 11, RWC, 0x7e7},
	{"YUV_POLY_SC2_H_COEFF_1_3", 16, 11, RWC, 0x1fd},
	{"YUV_POLY_SC2_H_COEFF_1_4", 0, 11, RWC, 0x1e},
	{"YUV_POLY_SC2_H_COEFF_1_5", 16, 11, RWC, 0x7f7},
	{"YUV_POLY_SC2_H_COEFF_1_6", 0, 11, RWC, 0x2},
	{"YUV_POLY_SC2_H_COEFF_1_7", 16, 11, RWC, 0x7ff},
	{"YUV_POLY_SC2_H_COEFF_2_0", 0, 11, RWC, 0x7fc},
	{"YUV_POLY_SC2_H_COEFF_2_1", 16, 11, RWC, 0xe},
	{"YUV_POLY_SC2_H_COEFF_2_2", 0, 11, RWC, 0x7d2},
	{"YUV_POLY_SC2_H_COEFF_2_3", 16, 11, RWC, 0x1f3},
	{"YUV_POLY_SC2_H_COEFF_2_4", 0, 11, RWC, 0x40},
	{"YUV_POLY_SC2_H_COEFF_2_5", 16, 11, RWC, 0x7ed},
	{"YUV_POLY_SC2_H_COEFF_2_6", 0, 11, RWC, 0x5},
	{"YUV_POLY_SC2_H_COEFF_2_7", 16, 11, RWC, 0x7ff},
	{"YUV_POLY_SC2_H_COEFF_3_0", 0, 11, RWC, 0x7fb},
	{"YUV_POLY_SC2_H_COEFF_3_1", 16, 11, RWC, 0x14},
	{"YUV_POLY_SC2_H_COEFF_3_2", 0, 11, RWC, 0x7c2},
	{"YUV_POLY_SC2_H_COEFF_3_3", 16, 11, RWC, 0x1e2},
	{"YUV_POLY_SC2_H_COEFF_3_4", 0, 11, RWC, 0x65},
	{"YUV_POLY_SC2_H_COEFF_3_5", 16, 11, RWC, 0x7e2},
	{"YUV_POLY_SC2_H_COEFF_3_6", 0, 11, RWC, 0x8},
	{"YUV_POLY_SC2_H_COEFF_3_7", 16, 11, RWC, 0x7fe},
	{"YUV_POLY_SC2_H_COEFF_4_0", 0, 11, RWC, 0x7fa},
	{"YUV_POLY_SC2_H_COEFF_4_1", 16, 11, RWC, 0x17},
	{"YUV_POLY_SC2_H_COEFF_4_2", 0, 11, RWC, 0x7b7},
	{"YUV_POLY_SC2_H_COEFF_4_3", 16, 11, RWC, 0x1ca},
	{"YUV_POLY_SC2_H_COEFF_4_4", 0, 11, RWC, 0x8e},
	{"YUV_POLY_SC2_H_COEFF_4_5", 16, 11, RWC, 0x7d7},
	{"YUV_POLY_SC2_H_COEFF_4_6", 0, 11, RWC, 0xc},
	{"YUV_POLY_SC2_H_COEFF_4_7", 16, 11, RWC, 0x7fd},
	{"YUV_POLY_SC2_H_COEFF_5_0", 0, 11, RWC, 0x7fa},
	{"YUV_POLY_SC2_H_COEFF_5_1", 16, 11, RWC, 0x19},
	{"YUV_POLY_SC2_H_COEFF_5_2", 0, 11, RWC, 0x7b0},
	{"YUV_POLY_SC2_H_COEFF_5_3", 16, 11, RWC, 0x1ad},
	{"YUV_POLY_SC2_H_COEFF_5_4", 0, 11, RWC, 0xb9},
	{"YUV_POLY_SC2_H_COEFF_5_5", 16, 11, RWC, 0x7cb},
	{"YUV_POLY_SC2_H_COEFF_5_6", 0, 11, RWC, 0xf},
	{"YUV_POLY_SC2_H_COEFF_5_7", 16, 11, RWC, 0x7fd},
	{"YUV_POLY_SC2_H_COEFF_6_0", 0, 11, RWC, 0x7fa},
	{"YUV_POLY_SC2_H_COEFF_6_1", 16, 11, RWC, 0x1a},
	{"YUV_POLY_SC2_H_COEFF_6_2", 0, 11, RWC, 0x7ad},
	{"YUV_POLY_SC2_H_COEFF_6_3", 16, 11, RWC, 0x18b},
	{"YUV_POLY_SC2_H_COEFF_6_4", 0, 11, RWC, 0xe4},
	{"YUV_POLY_SC2_H_COEFF_6_5", 16, 11, RWC, 0x7c1},
	{"YUV_POLY_SC2_H_COEFF_6_6", 0, 11, RWC, 0x13},
	{"YUV_POLY_SC2_H_COEFF_6_7", 16, 11, RWC, 0x7fc},
	{"YUV_POLY_SC2_H_COEFF_7_0", 0, 11, RWC, 0x7fa},
	{"YUV_POLY_SC2_H_COEFF_7_1", 16, 11, RWC, 0x19},
	{"YUV_POLY_SC2_H_COEFF_7_2", 0, 11, RWC, 0x7ae},
	{"YUV_POLY_SC2_H_COEFF_7_3", 16, 11, RWC, 0x165},
	{"YUV_POLY_SC2_H_COEFF_7_4", 0, 11, RWC, 0x111},
	{"YUV_POLY_SC2_H_COEFF_7_5", 16, 11, RWC, 0x7b9},
	{"YUV_POLY_SC2_H_COEFF_7_6", 0, 11, RWC, 0x15},
	{"YUV_POLY_SC2_H_COEFF_7_7", 16, 11, RWC, 0x7fb},
	{"YUV_POLY_SC2_H_COEFF_8_0", 0, 11, RWC, 0x7fb},
	{"YUV_POLY_SC2_H_COEFF_8_1", 16, 11, RWC, 0x17},
	{"YUV_POLY_SC2_H_COEFF_8_2", 0, 11, RWC, 0x7b2},
	{"YUV_POLY_SC2_H_COEFF_8_3", 16, 11, RWC, 0x13c},
	{"YUV_POLY_SC2_H_COEFF_8_4", 0, 11, RWC, 0x13c},
	{"YUV_POLY_SC2_H_COEFF_8_5", 16, 11, RWC, 0x7b2},
	{"YUV_POLY_SC2_H_COEFF_8_6", 0, 11, RWC, 0x17},
	{"YUV_POLY_SC2_H_COEFF_8_7", 16, 11, RWC, 0x7fb},
	{"YUV_POLY_SC3_OUT_CROP_ENABLE", 9, 1, RWC, 0x0},
	{"YUV_POLY_SC3_STRIP_ENABLE", 8, 1, RWC, 0x0},
	{"YUV_POLY_SC3_CLK_GATE_DISABLE", 3, 1, RWC, 0x0},
	{"YUV_POLY_SC3_BYPASS", 1, 1, RWC, 0x0},
	{"YUV_POLY_SC3_ENABLE", 0, 1, RWC, 0x0},
	{"YUV_POLY_SC3_SRC_HPOS", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC3_SRC_VPOS", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC3_SRC_HSIZE", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC3_SRC_VSIZE", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC3_DST_HSIZE", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC3_DST_VSIZE", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC3_H_RATIO", 0, 28, RWC, 0x100000},
	{"YUV_POLY_SC3_V_RATIO", 0, 28, RWC, 0x100000},
	{"YUV_POLY_SC3_H_INIT_PHASE_OFFSET", 0, 20, RWC, 0x0},
	{"YUV_POLY_SC3_V_INIT_PHASE_OFFSET", 0, 20, RWC, 0x0},
	{"YUV_POLY_SC3_ROUND_MODE", 0, 1, RWC, 0x1},
	{"YUV_POLY_SC3_V_COEFF_0_0", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC3_V_COEFF_0_1", 16, 11, RWC, 0x200},
	{"YUV_POLY_SC3_V_COEFF_0_2", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC3_V_COEFF_0_3", 16, 11, RWC, 0x0},
	{"YUV_POLY_SC3_V_COEFF_1_0", 0, 11, RWC, 0x7f1},
	{"YUV_POLY_SC3_V_COEFF_1_1", 16, 11, RWC, 0x1fc},
	{"YUV_POLY_SC3_V_COEFF_1_2", 0, 11, RWC, 0x14},
	{"YUV_POLY_SC3_V_COEFF_1_3", 16, 11, RWC, 0x7ff},
	{"YUV_POLY_SC3_V_COEFF_2_0", 0, 11, RWC, 0x7e7},
	{"YUV_POLY_SC3_V_COEFF_2_1", 16, 11, RWC, 0x1ef},
	{"YUV_POLY_SC3_V_COEFF_2_2", 0, 11, RWC, 0x2d},
	{"YUV_POLY_SC3_V_COEFF_2_3", 16, 11, RWC, 0x7fd},
	{"YUV_POLY_SC3_V_COEFF_3_0", 0, 11, RWC, 0x7e1},
	{"YUV_POLY_SC3_V_COEFF_3_1", 16, 11, RWC, 0x1d9},
	{"YUV_POLY_SC3_V_COEFF_3_2", 0, 11, RWC, 0x4b},
	{"YUV_POLY_SC3_V_COEFF_3_3", 16, 11, RWC, 0x7fb},
	{"YUV_POLY_SC3_V_COEFF_4_0", 0, 11, RWC, 0x7df},
	{"YUV_POLY_SC3_V_COEFF_4_1", 16, 11, RWC, 0x1bb},
	{"YUV_POLY_SC3_V_COEFF_4_2", 0, 11, RWC, 0x6e},
	{"YUV_POLY_SC3_V_COEFF_4_3", 16, 11, RWC, 0x7f8},
	{"YUV_POLY_SC3_V_COEFF_5_0", 0, 11, RWC, 0x7df},
	{"YUV_POLY_SC3_V_COEFF_5_1", 16, 11, RWC, 0x198},
	{"YUV_POLY_SC3_V_COEFF_5_2", 0, 11, RWC, 0x94},
	{"YUV_POLY_SC3_V_COEFF_5_3", 16, 11, RWC, 0x7f5},
	{"YUV_POLY_SC3_V_COEFF_6_0", 0, 11, RWC, 0x7e1},
	{"YUV_POLY_SC3_V_COEFF_6_1", 16, 11, RWC, 0x16f},
	{"YUV_POLY_SC3_V_COEFF_6_2", 0, 11, RWC, 0xbe},
	{"YUV_POLY_SC3_V_COEFF_6_3", 16, 11, RWC, 0x7f2},
	{"YUV_POLY_SC3_V_COEFF_7_0", 0, 11, RWC, 0x7e5},
	{"YUV_POLY_SC3_V_COEFF_7_1", 16, 11, RWC, 0x144},
	{"YUV_POLY_SC3_V_COEFF_7_2", 0, 11, RWC, 0xea},
	{"YUV_POLY_SC3_V_COEFF_7_3", 16, 11, RWC, 0x7ed},
	{"YUV_POLY_SC3_V_COEFF_8_0", 0, 11, RWC, 0x7e9},
	{"YUV_POLY_SC3_V_COEFF_8_1", 16, 11, RWC, 0x117},
	{"YUV_POLY_SC3_V_COEFF_8_2", 0, 11, RWC, 0x117},
	{"YUV_POLY_SC3_V_COEFF_8_3", 16, 11, RWC, 0x7e9},
	{"YUV_POLY_SC3_H_COEFF_0_0", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC3_H_COEFF_0_1", 16, 11, RWC, 0x0},
	{"YUV_POLY_SC3_H_COEFF_0_2", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC3_H_COEFF_0_3", 16, 11, RWC, 0x200},
	{"YUV_POLY_SC3_H_COEFF_0_4", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC3_H_COEFF_0_5", 16, 11, RWC, 0x0},
	{"YUV_POLY_SC3_H_COEFF_0_6", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC3_H_COEFF_0_7", 16, 11, RWC, 0x0},
	{"YUV_POLY_SC3_H_COEFF_1_0", 0, 11, RWC, 0x7fe},
	{"YUV_POLY_SC3_H_COEFF_1_1", 16, 11, RWC, 0x8},
	{"YUV_POLY_SC3_H_COEFF_1_2", 0, 11, RWC, 0x7e7},
	{"YUV_POLY_SC3_H_COEFF_1_3", 16, 11, RWC, 0x1fd},
	{"YUV_POLY_SC3_H_COEFF_1_4", 0, 11, RWC, 0x1e},
	{"YUV_POLY_SC3_H_COEFF_1_5", 16, 11, RWC, 0x7f7},
	{"YUV_POLY_SC3_H_COEFF_1_6", 0, 11, RWC, 0x2},
	{"YUV_POLY_SC3_H_COEFF_1_7", 16, 11, RWC, 0x7ff},
	{"YUV_POLY_SC3_H_COEFF_2_0", 0, 11, RWC, 0x7fc},
	{"YUV_POLY_SC3_H_COEFF_2_1", 16, 11, RWC, 0xe},
	{"YUV_POLY_SC3_H_COEFF_2_2", 0, 11, RWC, 0x7d2},
	{"YUV_POLY_SC3_H_COEFF_2_3", 16, 11, RWC, 0x1f3},
	{"YUV_POLY_SC3_H_COEFF_2_4", 0, 11, RWC, 0x40},
	{"YUV_POLY_SC3_H_COEFF_2_5", 16, 11, RWC, 0x7ed},
	{"YUV_POLY_SC3_H_COEFF_2_6", 0, 11, RWC, 0x5},
	{"YUV_POLY_SC3_H_COEFF_2_7", 16, 11, RWC, 0x7ff},
	{"YUV_POLY_SC3_H_COEFF_3_0", 0, 11, RWC, 0x7fb},
	{"YUV_POLY_SC3_H_COEFF_3_1", 16, 11, RWC, 0x14},
	{"YUV_POLY_SC3_H_COEFF_3_2", 0, 11, RWC, 0x7c2},
	{"YUV_POLY_SC3_H_COEFF_3_3", 16, 11, RWC, 0x1e2},
	{"YUV_POLY_SC3_H_COEFF_3_4", 0, 11, RWC, 0x65},
	{"YUV_POLY_SC3_H_COEFF_3_5", 16, 11, RWC, 0x7e2},
	{"YUV_POLY_SC3_H_COEFF_3_6", 0, 11, RWC, 0x8},
	{"YUV_POLY_SC3_H_COEFF_3_7", 16, 11, RWC, 0x7fe},
	{"YUV_POLY_SC3_H_COEFF_4_0", 0, 11, RWC, 0x7fa},
	{"YUV_POLY_SC3_H_COEFF_4_1", 16, 11, RWC, 0x17},
	{"YUV_POLY_SC3_H_COEFF_4_2", 0, 11, RWC, 0x7b7},
	{"YUV_POLY_SC3_H_COEFF_4_3", 16, 11, RWC, 0x1ca},
	{"YUV_POLY_SC3_H_COEFF_4_4", 0, 11, RWC, 0x8e},
	{"YUV_POLY_SC3_H_COEFF_4_5", 16, 11, RWC, 0x7d7},
	{"YUV_POLY_SC3_H_COEFF_4_6", 0, 11, RWC, 0xc},
	{"YUV_POLY_SC3_H_COEFF_4_7", 16, 11, RWC, 0x7fd},
	{"YUV_POLY_SC3_H_COEFF_5_0", 0, 11, RWC, 0x7fa},
	{"YUV_POLY_SC3_H_COEFF_5_1", 16, 11, RWC, 0x19},
	{"YUV_POLY_SC3_H_COEFF_5_2", 0, 11, RWC, 0x7b0},
	{"YUV_POLY_SC3_H_COEFF_5_3", 16, 11, RWC, 0x1ad},
	{"YUV_POLY_SC3_H_COEFF_5_4", 0, 11, RWC, 0xb9},
	{"YUV_POLY_SC3_H_COEFF_5_5", 16, 11, RWC, 0x7cb},
	{"YUV_POLY_SC3_H_COEFF_5_6", 0, 11, RWC, 0xf},
	{"YUV_POLY_SC3_H_COEFF_5_7", 16, 11, RWC, 0x7fd},
	{"YUV_POLY_SC3_H_COEFF_6_0", 0, 11, RWC, 0x7fa},
	{"YUV_POLY_SC3_H_COEFF_6_1", 16, 11, RWC, 0x1a},
	{"YUV_POLY_SC3_H_COEFF_6_2", 0, 11, RWC, 0x7ad},
	{"YUV_POLY_SC3_H_COEFF_6_3", 16, 11, RWC, 0x18b},
	{"YUV_POLY_SC3_H_COEFF_6_4", 0, 11, RWC, 0xe4},
	{"YUV_POLY_SC3_H_COEFF_6_5", 16, 11, RWC, 0x7c1},
	{"YUV_POLY_SC3_H_COEFF_6_6", 0, 11, RWC, 0x13},
	{"YUV_POLY_SC3_H_COEFF_6_7", 16, 11, RWC, 0x7fc},
	{"YUV_POLY_SC3_H_COEFF_7_0", 0, 11, RWC, 0x7fa},
	{"YUV_POLY_SC3_H_COEFF_7_1", 16, 11, RWC, 0x19},
	{"YUV_POLY_SC3_H_COEFF_7_2", 0, 11, RWC, 0x7ae},
	{"YUV_POLY_SC3_H_COEFF_7_3", 16, 11, RWC, 0x165},
	{"YUV_POLY_SC3_H_COEFF_7_4", 0, 11, RWC, 0x111},
	{"YUV_POLY_SC3_H_COEFF_7_5", 16, 11, RWC, 0x7b9},
	{"YUV_POLY_SC3_H_COEFF_7_6", 0, 11, RWC, 0x15},
	{"YUV_POLY_SC3_H_COEFF_7_7", 16, 11, RWC, 0x7fb},
	{"YUV_POLY_SC3_H_COEFF_8_0", 0, 11, RWC, 0x7fb},
	{"YUV_POLY_SC3_H_COEFF_8_1", 16, 11, RWC, 0x17},
	{"YUV_POLY_SC3_H_COEFF_8_2", 0, 11, RWC, 0x7b2},
	{"YUV_POLY_SC3_H_COEFF_8_3", 16, 11, RWC, 0x13c},
	{"YUV_POLY_SC3_H_COEFF_8_4", 0, 11, RWC, 0x13c},
	{"YUV_POLY_SC3_H_COEFF_8_5", 16, 11, RWC, 0x7b2},
	{"YUV_POLY_SC3_H_COEFF_8_6", 0, 11, RWC, 0x17},
	{"YUV_POLY_SC3_H_COEFF_8_7", 16, 11, RWC, 0x7fb},
	{"YUV_POLY_SC4_OUT_CROP_ENABLE", 9, 1, RWC, 0x0},
	{"YUV_POLY_SC4_STRIP_ENABLE", 8, 1, RWC, 0x0},
	{"YUV_POLY_SC4_CLK_GATE_DISABLE", 3, 1, RWC, 0x0},
	{"YUV_POLY_SC4_BYPASS", 1, 1, RWC, 0x0},
	{"YUV_POLY_SC4_ENABLE", 0, 1, RWC, 0x0},
	{"YUV_POLY_SC4_SRC_HPOS", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC4_SRC_VPOS", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC4_SRC_HSIZE", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC4_SRC_VSIZE", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC4_DST_HSIZE", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC4_DST_VSIZE", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC4_H_RATIO", 0, 28, RWC, 0x100000},
	{"YUV_POLY_SC4_V_RATIO", 0, 28, RWC, 0x100000},
	{"YUV_POLY_SC4_H_INIT_PHASE_OFFSET", 0, 20, RWC, 0x0},
	{"YUV_POLY_SC4_V_INIT_PHASE_OFFSET", 0, 20, RWC, 0x0},
	{"YUV_POLY_SC4_ROUND_MODE", 0, 1, RWC, 0x1},
	{"YUV_POLY_SC4_V_COEFF_0_0", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC4_V_COEFF_0_1", 16, 11, RWC, 0x200},
	{"YUV_POLY_SC4_V_COEFF_0_2", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC4_V_COEFF_0_3", 16, 11, RWC, 0x0},
	{"YUV_POLY_SC4_V_COEFF_1_0", 0, 11, RWC, 0x7f1},
	{"YUV_POLY_SC4_V_COEFF_1_1", 16, 11, RWC, 0x1fc},
	{"YUV_POLY_SC4_V_COEFF_1_2", 0, 11, RWC, 0x14},
	{"YUV_POLY_SC4_V_COEFF_1_3", 16, 11, RWC, 0x7ff},
	{"YUV_POLY_SC4_V_COEFF_2_0", 0, 11, RWC, 0x7e7},
	{"YUV_POLY_SC4_V_COEFF_2_1", 16, 11, RWC, 0x1ef},
	{"YUV_POLY_SC4_V_COEFF_2_2", 0, 11, RWC, 0x2d},
	{"YUV_POLY_SC4_V_COEFF_2_3", 16, 11, RWC, 0x7fd},
	{"YUV_POLY_SC4_V_COEFF_3_0", 0, 11, RWC, 0x7e1},
	{"YUV_POLY_SC4_V_COEFF_3_1", 16, 11, RWC, 0x1d9},
	{"YUV_POLY_SC4_V_COEFF_3_2", 0, 11, RWC, 0x4b},
	{"YUV_POLY_SC4_V_COEFF_3_3", 16, 11, RWC, 0x7fb},
	{"YUV_POLY_SC4_V_COEFF_4_0", 0, 11, RWC, 0x7df},
	{"YUV_POLY_SC4_V_COEFF_4_1", 16, 11, RWC, 0x1bb},
	{"YUV_POLY_SC4_V_COEFF_4_2", 0, 11, RWC, 0x6e},
	{"YUV_POLY_SC4_V_COEFF_4_3", 16, 11, RWC, 0x7f8},
	{"YUV_POLY_SC4_V_COEFF_5_0", 0, 11, RWC, 0x7df},
	{"YUV_POLY_SC4_V_COEFF_5_1", 16, 11, RWC, 0x198},
	{"YUV_POLY_SC4_V_COEFF_5_2", 0, 11, RWC, 0x94},
	{"YUV_POLY_SC4_V_COEFF_5_3", 16, 11, RWC, 0x7f5},
	{"YUV_POLY_SC4_V_COEFF_6_0", 0, 11, RWC, 0x7e1},
	{"YUV_POLY_SC4_V_COEFF_6_1", 16, 11, RWC, 0x16f},
	{"YUV_POLY_SC4_V_COEFF_6_2", 0, 11, RWC, 0xbe},
	{"YUV_POLY_SC4_V_COEFF_6_3", 16, 11, RWC, 0x7f2},
	{"YUV_POLY_SC4_V_COEFF_7_0", 0, 11, RWC, 0x7e5},
	{"YUV_POLY_SC4_V_COEFF_7_1", 16, 11, RWC, 0x144},
	{"YUV_POLY_SC4_V_COEFF_7_2", 0, 11, RWC, 0xea},
	{"YUV_POLY_SC4_V_COEFF_7_3", 16, 11, RWC, 0x7ed},
	{"YUV_POLY_SC4_V_COEFF_8_0", 0, 11, RWC, 0x7e9},
	{"YUV_POLY_SC4_V_COEFF_8_1", 16, 11, RWC, 0x117},
	{"YUV_POLY_SC4_V_COEFF_8_2", 0, 11, RWC, 0x117},
	{"YUV_POLY_SC4_V_COEFF_8_3", 16, 11, RWC, 0x7e9},
	{"YUV_POLY_SC4_H_COEFF_0_0", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC4_H_COEFF_0_1", 16, 11, RWC, 0x0},
	{"YUV_POLY_SC4_H_COEFF_0_2", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC4_H_COEFF_0_3", 16, 11, RWC, 0x200},
	{"YUV_POLY_SC4_H_COEFF_0_4", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC4_H_COEFF_0_5", 16, 11, RWC, 0x0},
	{"YUV_POLY_SC4_H_COEFF_0_6", 0, 11, RWC, 0x0},
	{"YUV_POLY_SC4_H_COEFF_0_7", 16, 11, RWC, 0x0},
	{"YUV_POLY_SC4_H_COEFF_1_0", 0, 11, RWC, 0x7fe},
	{"YUV_POLY_SC4_H_COEFF_1_1", 16, 11, RWC, 0x8},
	{"YUV_POLY_SC4_H_COEFF_1_2", 0, 11, RWC, 0x7e7},
	{"YUV_POLY_SC4_H_COEFF_1_3", 16, 11, RWC, 0x1fd},
	{"YUV_POLY_SC4_H_COEFF_1_4", 0, 11, RWC, 0x1e},
	{"YUV_POLY_SC4_H_COEFF_1_5", 16, 11, RWC, 0x7f7},
	{"YUV_POLY_SC4_H_COEFF_1_6", 0, 11, RWC, 0x2},
	{"YUV_POLY_SC4_H_COEFF_1_7", 16, 11, RWC, 0x7ff},
	{"YUV_POLY_SC4_H_COEFF_2_0", 0, 11, RWC, 0x7fc},
	{"YUV_POLY_SC4_H_COEFF_2_1", 16, 11, RWC, 0xe},
	{"YUV_POLY_SC4_H_COEFF_2_2", 0, 11, RWC, 0x7d2},
	{"YUV_POLY_SC4_H_COEFF_2_3", 16, 11, RWC, 0x1f3},
	{"YUV_POLY_SC4_H_COEFF_2_4", 0, 11, RWC, 0x40},
	{"YUV_POLY_SC4_H_COEFF_2_5", 16, 11, RWC, 0x7ed},
	{"YUV_POLY_SC4_H_COEFF_2_6", 0, 11, RWC, 0x5},
	{"YUV_POLY_SC4_H_COEFF_2_7", 16, 11, RWC, 0x7ff},
	{"YUV_POLY_SC4_H_COEFF_3_0", 0, 11, RWC, 0x7fb},
	{"YUV_POLY_SC4_H_COEFF_3_1", 16, 11, RWC, 0x14},
	{"YUV_POLY_SC4_H_COEFF_3_2", 0, 11, RWC, 0x7c2},
	{"YUV_POLY_SC4_H_COEFF_3_3", 16, 11, RWC, 0x1e2},
	{"YUV_POLY_SC4_H_COEFF_3_4", 0, 11, RWC, 0x65},
	{"YUV_POLY_SC4_H_COEFF_3_5", 16, 11, RWC, 0x7e2},
	{"YUV_POLY_SC4_H_COEFF_3_6", 0, 11, RWC, 0x8},
	{"YUV_POLY_SC4_H_COEFF_3_7", 16, 11, RWC, 0x7fe},
	{"YUV_POLY_SC4_H_COEFF_4_0", 0, 11, RWC, 0x7fa},
	{"YUV_POLY_SC4_H_COEFF_4_1", 16, 11, RWC, 0x17},
	{"YUV_POLY_SC4_H_COEFF_4_2", 0, 11, RWC, 0x7b7},
	{"YUV_POLY_SC4_H_COEFF_4_3", 16, 11, RWC, 0x1ca},
	{"YUV_POLY_SC4_H_COEFF_4_4", 0, 11, RWC, 0x8e},
	{"YUV_POLY_SC4_H_COEFF_4_5", 16, 11, RWC, 0x7d7},
	{"YUV_POLY_SC4_H_COEFF_4_6", 0, 11, RWC, 0xc},
	{"YUV_POLY_SC4_H_COEFF_4_7", 16, 11, RWC, 0x7fd},
	{"YUV_POLY_SC4_H_COEFF_5_0", 0, 11, RWC, 0x7fa},
	{"YUV_POLY_SC4_H_COEFF_5_1", 16, 11, RWC, 0x19},
	{"YUV_POLY_SC4_H_COEFF_5_2", 0, 11, RWC, 0x7b0},
	{"YUV_POLY_SC4_H_COEFF_5_3", 16, 11, RWC, 0x1ad},
	{"YUV_POLY_SC4_H_COEFF_5_4", 0, 11, RWC, 0xb9},
	{"YUV_POLY_SC4_H_COEFF_5_5", 16, 11, RWC, 0x7cb},
	{"YUV_POLY_SC4_H_COEFF_5_6", 0, 11, RWC, 0xf},
	{"YUV_POLY_SC4_H_COEFF_5_7", 16, 11, RWC, 0x7fd},
	{"YUV_POLY_SC4_H_COEFF_6_0", 0, 11, RWC, 0x7fa},
	{"YUV_POLY_SC4_H_COEFF_6_1", 16, 11, RWC, 0x1a},
	{"YUV_POLY_SC4_H_COEFF_6_2", 0, 11, RWC, 0x7ad},
	{"YUV_POLY_SC4_H_COEFF_6_3", 16, 11, RWC, 0x18b},
	{"YUV_POLY_SC4_H_COEFF_6_4", 0, 11, RWC, 0xe4},
	{"YUV_POLY_SC4_H_COEFF_6_5", 16, 11, RWC, 0x7c1},
	{"YUV_POLY_SC4_H_COEFF_6_6", 0, 11, RWC, 0x13},
	{"YUV_POLY_SC4_H_COEFF_6_7", 16, 11, RWC, 0x7fc},
	{"YUV_POLY_SC4_H_COEFF_7_0", 0, 11, RWC, 0x7fa},
	{"YUV_POLY_SC4_H_COEFF_7_1", 16, 11, RWC, 0x19},
	{"YUV_POLY_SC4_H_COEFF_7_2", 0, 11, RWC, 0x7ae},
	{"YUV_POLY_SC4_H_COEFF_7_3", 16, 11, RWC, 0x165},
	{"YUV_POLY_SC4_H_COEFF_7_4", 0, 11, RWC, 0x111},
	{"YUV_POLY_SC4_H_COEFF_7_5", 16, 11, RWC, 0x7b9},
	{"YUV_POLY_SC4_H_COEFF_7_6", 0, 11, RWC, 0x15},
	{"YUV_POLY_SC4_H_COEFF_7_7", 16, 11, RWC, 0x7fb},
	{"YUV_POLY_SC4_H_COEFF_8_0", 0, 11, RWC, 0x7fb},
	{"YUV_POLY_SC4_H_COEFF_8_1", 16, 11, RWC, 0x17},
	{"YUV_POLY_SC4_H_COEFF_8_2", 0, 11, RWC, 0x7b2},
	{"YUV_POLY_SC4_H_COEFF_8_3", 16, 11, RWC, 0x13c},
	{"YUV_POLY_SC4_H_COEFF_8_4", 0, 11, RWC, 0x13c},
	{"YUV_POLY_SC4_H_COEFF_8_5", 16, 11, RWC, 0x7b2},
	{"YUV_POLY_SC4_H_COEFF_8_6", 0, 11, RWC, 0x17},
	{"YUV_POLY_SC4_H_COEFF_8_7", 16, 11, RWC, 0x7fb},
	{"YUV_POLY_SC0_STRIP_PRE_DST_SIZE_H", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC0_STRIP_IN_START_POS_H", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC0_OUT_CROP_POS_H", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC0_OUT_CROP_POS_V", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC0_OUT_CROP_SIZE_H", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC0_OUT_CROP_SIZE_V", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC1_STRIP_PRE_DST_SIZE_H", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC1_STRIP_IN_START_POS_H", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC1_OUT_CROP_POS_H", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC1_OUT_CROP_POS_V", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC1_OUT_CROP_SIZE_H", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC1_OUT_CROP_SIZE_V", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC2_STRIP_PRE_DST_SIZE_H", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC2_STRIP_IN_START_POS_H", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC2_OUT_CROP_POS_H", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC2_OUT_CROP_POS_V", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC2_OUT_CROP_SIZE_H", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC2_OUT_CROP_SIZE_V", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC3_STRIP_PRE_DST_SIZE_H", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC3_STRIP_IN_START_POS_H", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC3_OUT_CROP_POS_H", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC3_OUT_CROP_POS_V", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC3_OUT_CROP_SIZE_H", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC3_OUT_CROP_SIZE_V", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC4_STRIP_PRE_DST_SIZE_H", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC4_STRIP_IN_START_POS_H", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC4_OUT_CROP_POS_H", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC4_OUT_CROP_POS_V", 0, 14, RWC, 0x0},
	{"YUV_POLY_SC4_OUT_CROP_SIZE_H", 16, 14, RWC, 0x0},
	{"YUV_POLY_SC4_OUT_CROP_SIZE_V", 0, 14, RWC, 0x0},
	{"YUV_POST_PC0_OUT_CROP_ENABLE", 9, 1, RWC, 0x0},
	{"YUV_POST_PC0_STRIP_ENABLE", 8, 1, RWC, 0x0},
	{"YUV_POST_PC0_LB_CTRL_CLK_GATE_DISABLE", 4, 1, RWC, 0x0},
	{"YUV_POST_PC0_BCHS_CLK_GATE_DISABLE", 3, 1, RWC, 0x0},
	{"YUV_POST_PC0_CONV420_CLK_GATE_DISABLE", 2, 1, RWC, 0x0},
	{"YUV_POST_PC0_CLK_GATE_DISABLE", 1, 1, RWC, 0x0},
	{"YUV_POST_PC0_ENABLE", 0, 1, RWC, 0x0},
	{"YUV_POST_PC0_IMG_HSIZE", 16, 14, RWC, 0x0},
	{"YUV_POST_PC0_IMG_VSIZE", 0, 14, RWC, 0x0},
	{"YUV_POST_PC0_DST_HSIZE", 16, 14, RWC, 0x0},
	{"YUV_POST_PC0_DST_VSIZE", 0, 14, RWC, 0x0},
	{"YUV_POST_PC0_H_RATIO", 0, 24, RWC, 0x100000},
	{"YUV_POST_PC0_V_RATIO", 0, 24, RWC, 0x100000},
	{"YUV_POST_PC0_H_INIT_PHASE_OFFSET", 0, 20, RWC, 0x0},
	{"YUV_POST_PC0_V_INIT_PHASE_OFFSET", 0, 20, RWC, 0x0},
	{"YUV_POST_PC0_ROUND_MODE", 0, 1, RWC, 0x1},
	{"YUV_POST_PC0_H_COEFF_SEL", 16, 3, RWC, 0x0},
	{"YUV_POST_PC0_V_COEFF_SEL", 0, 3, RWC, 0x0},
	{"YUV_POST_PC0_STRIP_PRE_DST_SIZE_H", 16, 14, RWC, 0x0},
	{"YUV_POST_PC0_STRIP_IN_START_POS_H", 16, 14, RWC, 0x0},
	{"YUV_POST_PC0_OUT_CROP_POS_H", 16, 14, RWC, 0x0},
	{"YUV_POST_PC0_OUT_CROP_POS_V", 0, 14, RWC, 0x0},
	{"YUV_POST_PC0_OUT_CROP_SIZE_H", 16, 14, RWC, 0x0},
	{"YUV_POST_PC0_OUT_CROP_SIZE_V", 0, 14, RWC, 0x0},
	{"YUV_POST_PC0_CONV420_ENABLE", 0, 1, RWC, 0x0},
	{"YUV_POST_PC0_CONV420_ODD_LINE", 1, 1, RWC, 0x1},
	{"YUV_POST_PC0_BCHS_ENABLE", 0, 1, RWC, 0x0},
	{"YUV_POST_PC0_BCHS_Y_OFFSET", 16, 10, RWC, 0x0},
	{"YUV_POST_PC0_BCHS_Y_GAIN", 0, 14, RWC, 0x400},
	{"YUV_POST_PC0_BCHS_C_GAIN_01", 16, 15, RWC, 0x0},
	{"YUV_POST_PC0_BCHS_C_GAIN_00", 0, 15, RWC, 0x400},
	{"YUV_POST_PC0_BCHS_C_GAIN_11", 16, 15, RWC, 0x400},
	{"YUV_POST_PC0_BCHS_C_GAIN_10", 0, 15, RWC, 0x0},
	{"YUV_POST_PC0_BCHS_Y_CLAMP_MAX", 16, 10, RWC, 0x3ff},
	{"YUV_POST_PC0_BCHS_Y_CLAMP_MIN", 0, 10, RWC, 0x0},
	{"YUV_POST_PC0_BCHS_C_CLAMP_MAX", 16, 10, RWC, 0x3ff},
	{"YUV_POST_PC0_BCHS_C_CLAMP_MIN", 0, 10, RWC, 0x0},
	{"YUV_POST_PC1_OUT_CROP_ENABLE", 9, 1, RWC, 0x0},
	{"YUV_POST_PC1_STRIP_ENABLE", 8, 1, RWC, 0x0},
	{"YUV_POST_PC1_LB_CTRL_CLK_GATE_DISABLE", 4, 1, RWC, 0x0},
	{"YUV_POST_PC1_BCHS_CLK_GATE_DISABLE", 3, 1, RWC, 0x0},
	{"YUV_POST_PC1_CONV420_CLK_GATE_DISABLE", 2, 1, RWC, 0x0},
	{"YUV_POST_PC1_CLK_GATE_DISABLE", 1, 1, RWC, 0x0},
	{"YUV_POST_PC1_ENABLE", 0, 1, RWC, 0x0},
	{"YUV_POST_PC1_IMG_HSIZE", 16, 14, RWC, 0x0},
	{"YUV_POST_PC1_IMG_VSIZE", 0, 14, RWC, 0x0},
	{"YUV_POST_PC1_DST_HSIZE", 16, 14, RWC, 0x0},
	{"YUV_POST_PC1_DST_VSIZE", 0, 14, RWC, 0x0},
	{"YUV_POST_PC1_H_RATIO", 0, 24, RWC, 0x100000},
	{"YUV_POST_PC1_V_RATIO", 0, 24, RWC, 0x100000},
	{"YUV_POST_PC1_H_INIT_PHASE_OFFSET", 0, 20, RWC, 0x0},
	{"YUV_POST_PC1_V_INIT_PHASE_OFFSET", 0, 20, RWC, 0x0},
	{"YUV_POST_PC1_ROUND_MODE", 0, 1, RWC, 0x1},
	{"YUV_POST_PC1_H_COEFF_SEL", 16, 3, RWC, 0x0},
	{"YUV_POST_PC1_V_COEFF_SEL", 0, 3, RWC, 0x0},
	{"YUV_POST_PC1_STRIP_PRE_DST_SIZE_H", 16, 14, RWC, 0x0},
	{"YUV_POST_PC1_STRIP_IN_START_POS_H", 16, 14, RWC, 0x0},
	{"YUV_POST_PC1_OUT_CROP_POS_H", 16, 14, RWC, 0x0},
	{"YUV_POST_PC1_OUT_CROP_POS_V", 0, 14, RWC, 0x0},
	{"YUV_POST_PC1_OUT_CROP_SIZE_H", 16, 14, RWC, 0x0},
	{"YUV_POST_PC1_OUT_CROP_SIZE_V", 0, 14, RWC, 0x0},
	{"YUV_POST_PC1_CONV420_ENABLE", 0, 1, RWC, 0x0},
	{"YUV_POST_PC1_CONV420_ODD_LINE", 1, 1, RWC, 0x1},
	{"YUV_POST_PC1_BCHS_ENABLE", 0, 1, RWC, 0x0},
	{"YUV_POST_PC1_BCHS_Y_OFFSET", 16, 10, RWC, 0x0},
	{"YUV_POST_PC1_BCHS_Y_GAIN", 0, 14, RWC, 0x400},
	{"YUV_POST_PC1_BCHS_C_GAIN_01", 16, 15, RWC, 0x0},
	{"YUV_POST_PC1_BCHS_C_GAIN_00", 0, 15, RWC, 0x400},
	{"YUV_POST_PC1_BCHS_C_GAIN_11", 16, 15, RWC, 0x400},
	{"YUV_POST_PC1_BCHS_C_GAIN_10", 0, 15, RWC, 0x0},
	{"YUV_POST_PC1_BCHS_Y_CLAMP_MAX", 16, 10, RWC, 0x3ff},
	{"YUV_POST_PC1_BCHS_Y_CLAMP_MIN", 0, 10, RWC, 0x0},
	{"YUV_POST_PC1_BCHS_C_CLAMP_MAX", 16, 10, RWC, 0x3ff},
	{"YUV_POST_PC1_BCHS_C_CLAMP_MIN", 0, 10, RWC, 0x0},
	{"YUV_POST_PC2_OUT_CROP_ENABLE", 9, 1, RWC, 0x0},
	{"YUV_POST_PC2_STRIP_ENABLE", 8, 1, RWC, 0x0},
	{"YUV_POST_PC2_LB_CTRL_CLK_GATE_DISABLE", 4, 1, RWC, 0x0},
	{"YUV_POST_PC2_BCHS_CLK_GATE_DISABLE", 3, 1, RWC, 0x0},
	{"YUV_POST_PC2_CONV420_CLK_GATE_DISABLE", 2, 1, RWC, 0x0},
	{"YUV_POST_PC2_CLK_GATE_DISABLE", 1, 1, RWC, 0x0},
	{"YUV_POST_PC2_ENABLE", 0, 1, RWC, 0x0},
	{"YUV_POST_PC2_IMG_HSIZE", 16, 14, RWC, 0x0},
	{"YUV_POST_PC2_IMG_VSIZE", 0, 14, RWC, 0x0},
	{"YUV_POST_PC2_DST_HSIZE", 16, 14, RWC, 0x0},
	{"YUV_POST_PC2_DST_VSIZE", 0, 14, RWC, 0x0},
	{"YUV_POST_PC2_H_RATIO", 0, 24, RWC, 0x100000},
	{"YUV_POST_PC2_V_RATIO", 0, 24, RWC, 0x100000},
	{"YUV_POST_PC2_H_INIT_PHASE_OFFSET", 0, 20, RWC, 0x0},
	{"YUV_POST_PC2_V_INIT_PHASE_OFFSET", 0, 20, RWC, 0x0},
	{"YUV_POST_PC2_ROUND_MODE", 0, 1, RWC, 0x1},
	{"YUV_POST_PC2_H_COEFF_SEL", 16, 3, RWC, 0x0},
	{"YUV_POST_PC2_V_COEFF_SEL", 0, 3, RWC, 0x0},
	{"YUV_POST_PC2_STRIP_PRE_DST_SIZE_H", 16, 14, RWC, 0x0},
	{"YUV_POST_PC2_STRIP_IN_START_POS_H", 16, 14, RWC, 0x0},
	{"YUV_POST_PC2_OUT_CROP_POS_H", 16, 14, RWC, 0x0},
	{"YUV_POST_PC2_OUT_CROP_POS_V", 0, 14, RWC, 0x0},
	{"YUV_POST_PC2_OUT_CROP_SIZE_H", 16, 14, RWC, 0x0},
	{"YUV_POST_PC2_OUT_CROP_SIZE_V", 0, 14, RWC, 0x0},
	{"YUV_POST_PC2_CONV420_ENABLE", 0, 1, RWC, 0x0},
	{"YUV_POST_PC2_CONV420_ODD_LINE", 1, 1, RWC, 0x1},
	{"YUV_POST_PC2_BCHS_ENABLE", 0, 1, RWC, 0x0},
	{"YUV_POST_PC2_BCHS_Y_OFFSET", 16, 10, RWC, 0x0},
	{"YUV_POST_PC2_BCHS_Y_GAIN", 0, 14, RWC, 0x400},
	{"YUV_POST_PC2_BCHS_C_GAIN_01", 16, 15, RWC, 0x0},
	{"YUV_POST_PC2_BCHS_C_GAIN_00", 0, 15, RWC, 0x400},
	{"YUV_POST_PC2_BCHS_C_GAIN_11", 16, 15, RWC, 0x400},
	{"YUV_POST_PC2_BCHS_C_GAIN_10", 0, 15, RWC, 0x0},
	{"YUV_POST_PC2_BCHS_Y_CLAMP_MAX", 16, 10, RWC, 0x3ff},
	{"YUV_POST_PC2_BCHS_Y_CLAMP_MIN", 0, 10, RWC, 0x0},
	{"YUV_POST_PC2_BCHS_C_CLAMP_MAX", 16, 10, RWC, 0x3ff},
	{"YUV_POST_PC2_BCHS_C_CLAMP_MIN", 0, 10, RWC, 0x0},
	{"YUV_POST_PC3_BCHS_CLK_GATE_DISABLE", 3, 1, RWC, 0x0},
	{"YUV_POST_PC3_CONV420_CLK_GATE_DISABLE", 2, 1, RWC, 0x0},
	{"YUV_POST_PC3_CONV420_ENABLE", 0, 1, RWC, 0x0},
	{"YUV_POST_PC3_CONV420_ODD_LINE", 1, 1, RWC, 0x1},
	{"YUV_POST_PC3_BCHS_ENABLE", 0, 1, RWC, 0x0},
	{"YUV_POST_PC3_BCHS_Y_OFFSET", 16, 10, RWC, 0x0},
	{"YUV_POST_PC3_BCHS_Y_GAIN", 0, 14, RWC, 0x400},
	{"YUV_POST_PC3_BCHS_C_GAIN_01", 16, 15, RWC, 0x0},
	{"YUV_POST_PC3_BCHS_C_GAIN_00", 0, 15, RWC, 0x400},
	{"YUV_POST_PC3_BCHS_C_GAIN_11", 16, 15, RWC, 0x400},
	{"YUV_POST_PC3_BCHS_C_GAIN_10", 0, 15, RWC, 0x0},
	{"YUV_POST_PC3_BCHS_Y_CLAMP_MAX", 16, 10, RWC, 0x3ff},
	{"YUV_POST_PC3_BCHS_Y_CLAMP_MIN", 0, 10, RWC, 0x0},
	{"YUV_POST_PC3_BCHS_C_CLAMP_MAX", 16, 10, RWC, 0x3ff},
	{"YUV_POST_PC3_BCHS_C_CLAMP_MIN", 0, 10, RWC, 0x0},
	{"YUV_POST_PC4_BCHS_CLK_GATE_DISABLE", 3, 1, RWC, 0x0},
	{"YUV_POST_PC4_CONV420_CLK_GATE_DISABLE", 2, 1, RWC, 0x0},
	{"YUV_POST_PC4_CONV420_ENABLE", 0, 1, RWC, 0x0},
	{"YUV_POST_PC4_CONV420_ODD_LINE", 1, 1, RWC, 0x1},
	{"YUV_POST_PC4_BCHS_ENABLE", 0, 1, RWC, 0x0},
	{"YUV_POST_PC4_BCHS_Y_OFFSET", 16, 10, RWC, 0x0},
	{"YUV_POST_PC4_BCHS_Y_GAIN", 0, 14, RWC, 0x400},
	{"YUV_POST_PC4_BCHS_C_GAIN_01", 16, 15, RWC, 0x0},
	{"YUV_POST_PC4_BCHS_C_GAIN_00", 0, 15, RWC, 0x400},
	{"YUV_POST_PC4_BCHS_C_GAIN_11", 16, 15, RWC, 0x400},
	{"YUV_POST_PC4_BCHS_C_GAIN_10", 0, 15, RWC, 0x0},
	{"YUV_POST_PC4_BCHS_Y_CLAMP_MAX", 16, 10, RWC, 0x3ff},
	{"YUV_POST_PC4_BCHS_Y_CLAMP_MIN", 0, 10, RWC, 0x0},
	{"YUV_POST_PC4_BCHS_C_CLAMP_MAX", 16, 10, RWC, 0x3ff},
	{"YUV_POST_PC4_BCHS_C_CLAMP_MIN", 0, 10, RWC, 0x0},
	{"YUV_HWFC_SWRESET", 0, 1, WO, 0x0},
	{"YUV_HWFC_MODE", 0, 3, RWC, 0x0},
	{"YUV_HWFC_REGION_IDX_BIN_B", 16, 12, RO, 0x0},
	{"YUV_HWFC_REGION_IDX_BIN_A", 0, 12, RO, 0x0},
	{"YUV_HWFC_REGION_IDX_GRAY_B", 16, 12, RO, 0x0},
	{"YUV_HWFC_REGION_IDX_GRAY_A", 0, 12, RO, 0x0},
	{"YUV_HWFC_CURR_REGION_B", 16, 12, RO, 0x0},
	{"YUV_HWFC_CURR_REGION_A", 0, 12, RO, 0x0},
	{"YUV_HWFC_FORMAT_A", 28, 1, RWC, 0x0},
	{"YUV_HWFC_ID2_A", 20, 6, RWC, 0x0},
	{"YUV_HWFC_ID1_A", 12, 6, RWC, 0x0},
	{"YUV_HWFC_ID0_A", 4, 6, RWC, 0x0},
	{"YUV_HWFC_PLANE_A", 0, 2, RWC, 0x0},
	{"YUV_HWFC_TOTAL_IMAGE_BYTE0_A", 0, 28, RWC, 0x0},
	{"YUV_HWFC_TOTAL_WIDTH_BYTE0_A", 0, 15, RWC, 0x0},
	{"YUV_HWFC_TOTAL_IMAGE_BYTE1_A", 0, 28, RWC, 0x0},
	{"YUV_HWFC_TOTAL_WIDTH_BYTE1_A", 0, 15, RWC, 0x0},
	{"YUV_HWFC_TOTAL_IMAGE_BYTE2_A", 0, 28, RWC, 0x0},
	{"YUV_HWFC_TOTAL_WIDTH_BYTE2_A", 0, 15, RWC, 0x0},
	{"YUV_HWFC_FORMAT_B", 28, 1, RWC, 0x0},
	{"YUV_HWFC_ID2_B", 20, 6, RWC, 0x0},
	{"YUV_HWFC_ID1_B", 12, 6, RWC, 0x0},
	{"YUV_HWFC_ID0_B", 4, 6, RWC, 0x0},
	{"YUV_HWFC_PLANE_B", 0, 2, RWC, 0x0},
	{"YUV_HWFC_TOTAL_IMAGE_BYTE0_B", 0, 28, RWC, 0x0},
	{"YUV_HWFC_TOTAL_WIDTH_BYTE0_B", 0, 15, RWC, 0x0},
	{"YUV_HWFC_TOTAL_IMAGE_BYTE1_B", 0, 28, RWC, 0x0},
	{"YUV_HWFC_TOTAL_WIDTH_BYTE1_B", 0, 15, RWC, 0x0},
	{"YUV_HWFC_TOTAL_IMAGE_BYTE2_B", 0, 28, RWC, 0x0},
	{"YUV_HWFC_TOTAL_WIDTH_BYTE2_B", 0, 15, RWC, 0x0},
	{"YUV_HWFC_FRAME_START_SELECT", 0, 1, RWC, 0x0},
	{"YUV_HWFC_INDEX_RESET", 0, 1, WO, 0x0},
	{"YUV_HWFC_ENABLE_AUTO_CLEAR", 0, 1, RWC, 0x0},
	{"YUV_HWFC_CORE_RESET_INPUT_SEL_B", 4, 1, RWC, 0x0},
	{"YUV_HWFC_CORE_RESET_INPUT_SEL_A", 0, 1, RWC, 0x0},
	{"YUV_HWFC_MASTER_SEL_B", 4, 3, RWC, 0x0},
	{"YUV_HWFC_MASTER_SEL_A", 0, 3, RWC, 0x0},
	{"DBG_SC_0", 0, 32, RO, 0x0},
	{"DBG_SC_1", 0, 32, RO, 0x0},
	{"DBG_SC_2", 0, 32, RO, 0x0},
	{"DBG_SC_3", 0, 32, RO, 0x0},
	{"DBG_SC_4", 0, 32, RO, 0x0},
	{"DBG_SC_5", 0, 32, RO, 0x0},
	{"DBG_SC_6", 0, 32, RO, 0x0},
	{"DBG_SC_7", 0, 32, RO, 0x0},
	{"DBG_SC_8", 0, 32, RO, 0x0},
	{"DBG_SC_9", 0, 32, RO, 0x0},
	{"DBG_SC_10", 0, 32, RO, 0x0},
	{"DBG_SC_11", 0, 32, RO, 0x0},
	{"DBG_SC_12", 0, 32, RO, 0x0},
	{"DBG_SC_13", 0, 32, RO, 0x0},
	{"DBG_SC_14", 0, 32, RO, 0x0},
	{"DBG_SC_15", 0, 32, RO, 0x0},
	{"DBG_SC_16", 0, 32, RO, 0x0},
	{"DBG_SC_17", 0, 32, RO, 0x0},
	{"DBG_SC_18", 0, 32, RO, 0x0},
	{"DBG_SC_19", 0, 32, RO, 0x0},
	{"DBG_SC_20", 0, 32, RO, 0x0},
	{"DBG_SC_21", 0, 32, RO, 0x0},
	{"DBG_SC_22", 0, 32, RO, 0x0},
	{"DBG_SC_23", 0, 32, RO, 0x0},
	{"DBG_SC_24", 0, 32, RO, 0x0},
	{"DBG_SC_25", 0, 32, RO, 0x0},
	{"DBG_SC_26", 0, 32, RO, 0x0},
	{"DBG_SC_27", 0, 32, RO, 0x0},
	{"DBG_SC_28", 0, 32, RO, 0x0},
	{"DBG_SC_29", 0, 32, RO, 0x0},
	{"DBG_SC_30", 0, 32, RO, 0x0},
	{"DBG_SC_31", 0, 32, RO, 0x0},
	{"DBG_SC_32", 0, 32, RO, 0x0},
	{"DBG_SC_33", 0, 32, RO, 0x0},
	{"DBG_SC_34", 0, 32, RO, 0x0},
	{"CRC_TOP_IN_OTF", 0, 8, RO, 0x0},
	{"CRC_IN_OTF", 8, 8, RO, 0x0},
	{"CRC_IN_RDMA_HF", 16, 8, RO, 0x0},
	{"CRC_DJAG_PS", 0, 8, RO, 0x0},
	{"CRC_DJAG_EZPOST_IN", 8, 8, RO, 0x0},
	{"CRC_DJAG_EZPOST_OT", 16, 8, RO, 0x0},
	{"CRC_DJAG_OT", 24, 8, RO, 0x0},
	{"CRC_POLY_0", 0, 8, RO, 0x0},
	{"CRC_POLY_1", 8, 8, RO, 0x0},
	{"CRC_POLY_2", 16, 8, RO, 0x0},
	{"CRC_POLY_3", 24, 8, RO, 0x0},
	{"CRC_POLY_4", 0, 8, RO, 0x0},
	{"CRC_POST_0", 0, 8, RO, 0x0},
	{"CRC_POST_1", 8, 8, RO, 0x0},
	{"CRC_POST_2", 16, 8, RO, 0x0},
	{"CRC_POST_3", 24, 8, RO, 0x0},
	{"CRC_POST_4", 0, 8, RO, 0x0},
	{"CRC_WDMA_0_L", 0, 8, RO, 0x0},
	{"CRC_WDMA_0_C", 8, 8, RO, 0x0},
	{"CRC_WDMA_1_L", 16, 8, RO, 0x0},
	{"CRC_WDMA_1_C", 24, 8, RO, 0x0},
	{"CRC_WDMA_2_L", 0, 8, RO, 0x0},
	{"CRC_WDMA_2_C", 8, 8, RO, 0x0},
	{"CRC_WDMA_3_L", 16, 8, RO, 0x0},
	{"CRC_WDMA_3_C", 24, 8, RO, 0x0},
	{"CRC_WDMA_4_L", 0, 8, RO, 0x0},
	{"CRC_WDMA_4_C", 8, 8, RO, 0x0},
	{"CRC_RDMA", 0, 8, RO, 0x0},
	{"CRC_AXI_RDMA_HF", 0, 8, RO, 0x0},
	{"CRC_AXI_RDMA_HF_HEADER", 8, 8, RO, 0x0},
	{"CRC_AXI_RDMA_SFR", 16, 8, RO, 0x0},
	{"CRC_AXI_WDMA_W0_1P", 0, 8, RO, 0x0},
	{"CRC_AXI_WDMA_W0_2P", 8, 8, RO, 0x0},
	{"CRC_AXI_WDMA_W0_3P", 16, 8, RO, 0x0},
	{"CRC_AXI_WDMA_W1_1P", 0, 8, RO, 0x0},
	{"CRC_AXI_WDMA_W1_2P", 8, 8, RO, 0x0},
	{"CRC_AXI_WDMA_W1_3P", 16, 8, RO, 0x0},
	{"CRC_AXI_WDMA_W2_1P", 0, 8, RO, 0x0},
	{"CRC_AXI_WDMA_W2_2P", 8, 8, RO, 0x0},
	{"CRC_AXI_WDMA_W2_3P", 16, 8, RO, 0x0},
	{"CRC_AXI_WDMA_W3_1P", 0, 8, RO, 0x0},
	{"CRC_AXI_WDMA_W3_2P", 8, 8, RO, 0x0},
	{"CRC_AXI_WDMA_W3_3P", 16, 8, RO, 0x0},
	{"CRC_AXI_WDMA_W4_1P", 0, 8, RO, 0x0},
	{"CRC_AXI_WDMA_W4_2P", 8, 8, RO, 0x0},
	{"CRC_AXI_WDMA_W4_3P", 16, 8, RO, 0x0},
	{"CRC_AXI_WDMA_W0_1P_HEADER", 0, 8, RO, 0x0},
	{"CRC_AXI_WDMA_W0_2P_HEADER", 8, 8, RO, 0x0},
	{"CRC_AXI_WDMA_W1_1P_HEADER", 16, 8, RO, 0x0},
	{"CRC_AXI_WDMA_W1_2P_HEADER", 24, 8, RO, 0x0},
};
#endif