[p LITE_MODE AUTOSTATIC PIC14 PICREGULAR PICMID ]
[d version 1.1 ]
[d edition pro ]
[d chip 16F716 ]
[d frameptr 6 ]
"50 /firmware/firmware_dev.X/ir_decoder.c
[e E647 __PACK `uc
STATE_IDLE 0
STATE_START 1
STATE_START_GAP 2
STATE_BURST 3
STATE_GAP 4
]
"62 /opt/microchip/xc8/v1.45/sources/common/float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"86 /opt/microchip/xc8/v1.45/sources/common/ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"48 /firmware/firmware_dev.X/ir_decoder.c
[v _timer1_interrupt_decoder timer1_interrupt_decoder `(v  1 e 1 0 ]
"139
[v _setup_ir_decoder setup_ir_decoder `(v  1 e 1 0 ]
"12 /firmware/firmware_dev.X/main.c
[v _isr isr `II(v  1 e 1 0 ]
"18
[v _main main `(v  1 e 1 0 ]
[s S42 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
"236 /opt/microchip/xc8/v1.45/include/pic16f716.h
[s S51 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DT1CK 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 DCCP 1 0 :1:3 
]
[u S56 . 1 `S42 1 . 1 0 `S51 1 . 1 0 ]
[v _PORTBbits PORTBbits `VES56  1 e 1 @6 ]
[s S149 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
"405
[s S158 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S163 . 1 `S149 1 . 1 0 `S158 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES163  1 e 1 @11 ]
[s S27 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 ADIF 1 0 :1:6 
]
"474
[u S33 . 1 `S27 1 . 1 0 ]
[v _PIR1bits PIR1bits `VES33  1 e 1 @12 ]
"506
[v _TMR1L TMR1L `VEuc  1 e 1 @14 ]
"513
[v _TMR1H TMR1H `VEuc  1 e 1 @15 ]
[s S106 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 TMR1CS 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
]
"541
[s S112 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
]
[u S118 . 1 `S106 1 . 1 0 `S112 1 . 1 0 ]
[v _T1CONbits T1CONbits `VES118  1 e 1 @16 ]
[s S74 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
"1173
[s S83 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TT1CK 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TCCP 1 0 :1:3 
]
[u S88 . 1 `S74 1 . 1 0 `S83 1 . 1 0 ]
[v _TRISBbits TRISBbits `VES88  1 e 1 @134 ]
[s S134 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 ADIE 1 0 :1:6 
]
"1313
[u S140 . 1 `S134 1 . 1 0 ]
[v _PIE1bits PIE1bits `VES140  1 e 1 @140 ]
"45 /firmware/firmware_dev.X/ir_decoder.c
[v _ir_data ir_data `ul  1 e 4 0 ]
"46
[v _ir_data_valid ir_data_valid `uc  1 e 1 0 ]
"18 /firmware/firmware_dev.X/main.c
[v _main main `(v  1 e 1 0 ]
{
"22
} 0
"139 /firmware/firmware_dev.X/ir_decoder.c
[v _setup_ir_decoder setup_ir_decoder `(v  1 e 1 0 ]
{
"150
} 0
"12 /firmware/firmware_dev.X/main.c
[v _isr isr `II(v  1 e 1 0 ]
{
"16
} 0
"48 /firmware/firmware_dev.X/ir_decoder.c
[v _timer1_interrupt_decoder timer1_interrupt_decoder `(v  1 e 1 0 ]
{
"50
[v timer1_interrupt_decoder@decoder_state decoder_state `E647  1 s 1 decoder_state ]
"51
[v timer1_interrupt_decoder@bit_count bit_count `uc  1 s 1 bit_count ]
"52
[v timer1_interrupt_decoder@state_timer state_timer `uc  1 s 1 state_timer ]
"137
} 0
