Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 25 13:22:16 2024
| Host         : NULL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    24          
TIMING-18  Warning           Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (18)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: m0/pbreg_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: m1/pbreg_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: m2/div_res_reg[17]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.278        0.000                      0                  176        0.121        0.000                      0                  176        4.600        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.278        0.000                      0                  176        0.121        0.000                      0                  176        4.600        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 m7/M2/start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.458ns (19.727%)  route 1.864ns (80.273%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.094ns = ( 14.094 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.500     4.515    m7/M2/clk
    SLICE_X2Y81          FDRE                                         r  m7/M2/start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.259     4.774 r  m7/M2/start_reg[0]/Q
                         net (fo=5, routed)           0.508     5.282    m7/M2/start[0]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.052     5.334 r  m7/M2/buffer[63]_i_3/O
                         net (fo=1, routed)           0.548     5.882    m7/M2/buffer[63]_i_3_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.147     6.029 r  m7/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.808     6.837    m7/M2/buffer[63]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  m7/M2/buffer_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.319    14.094    m7/M2/clk
    SLICE_X8Y87          FDRE                                         r  m7/M2/buffer_reg[14]/C
                         clock pessimism              0.328    14.422    
                         clock uncertainty           -0.035    14.387    
    SLICE_X8Y87          FDRE (Setup_fdre_C_CE)      -0.272    14.115    m7/M2/buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         14.115    
                         arrival time                          -6.837    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 m7/M2/start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.458ns (19.727%)  route 1.864ns (80.273%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.094ns = ( 14.094 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.500     4.515    m7/M2/clk
    SLICE_X2Y81          FDRE                                         r  m7/M2/start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.259     4.774 r  m7/M2/start_reg[0]/Q
                         net (fo=5, routed)           0.508     5.282    m7/M2/start[0]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.052     5.334 r  m7/M2/buffer[63]_i_3/O
                         net (fo=1, routed)           0.548     5.882    m7/M2/buffer[63]_i_3_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.147     6.029 r  m7/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.808     6.837    m7/M2/buffer[63]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  m7/M2/buffer_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.319    14.094    m7/M2/clk
    SLICE_X8Y87          FDRE                                         r  m7/M2/buffer_reg[15]/C
                         clock pessimism              0.328    14.422    
                         clock uncertainty           -0.035    14.387    
    SLICE_X8Y87          FDRE (Setup_fdre_C_CE)      -0.272    14.115    m7/M2/buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         14.115    
                         arrival time                          -6.837    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.364ns  (required time - arrival time)
  Source:                 m7/M2/start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.458ns (20.488%)  route 1.777ns (79.512%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.094ns = ( 14.094 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.500     4.515    m7/M2/clk
    SLICE_X2Y81          FDRE                                         r  m7/M2/start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.259     4.774 r  m7/M2/start_reg[0]/Q
                         net (fo=5, routed)           0.508     5.282    m7/M2/start[0]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.052     5.334 r  m7/M2/buffer[63]_i_3/O
                         net (fo=1, routed)           0.548     5.882    m7/M2/buffer[63]_i_3_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.147     6.029 r  m7/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.722     6.751    m7/M2/buffer[63]_i_1_n_0
    SLICE_X8Y86          FDRE                                         r  m7/M2/buffer_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.319    14.094    m7/M2/clk
    SLICE_X8Y86          FDRE                                         r  m7/M2/buffer_reg[13]/C
                         clock pessimism              0.328    14.422    
                         clock uncertainty           -0.035    14.387    
    SLICE_X8Y86          FDRE (Setup_fdre_C_CE)      -0.272    14.115    m7/M2/buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         14.115    
                         arrival time                          -6.751    
  -------------------------------------------------------------------
                         slack                                  7.364    

Slack (MET) :             7.446ns  (required time - arrival time)
  Source:                 m7/M2/start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.458ns (21.303%)  route 1.692ns (78.697%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns = ( 14.090 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.500     4.515    m7/M2/clk
    SLICE_X2Y81          FDRE                                         r  m7/M2/start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.259     4.774 r  m7/M2/start_reg[0]/Q
                         net (fo=5, routed)           0.508     5.282    m7/M2/start[0]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.052     5.334 r  m7/M2/buffer[63]_i_3/O
                         net (fo=1, routed)           0.548     5.882    m7/M2/buffer[63]_i_3_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.147     6.029 r  m7/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.636     6.665    m7/M2/buffer[63]_i_1_n_0
    SLICE_X8Y82          FDRE                                         r  m7/M2/buffer_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.315    14.090    m7/M2/clk
    SLICE_X8Y82          FDRE                                         r  m7/M2/buffer_reg[39]/C
                         clock pessimism              0.328    14.418    
                         clock uncertainty           -0.035    14.383    
    SLICE_X8Y82          FDRE (Setup_fdre_C_CE)      -0.272    14.111    m7/M2/buffer_reg[39]
  -------------------------------------------------------------------
                         required time                         14.111    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                  7.446    

Slack (MET) :             7.446ns  (required time - arrival time)
  Source:                 m7/M2/start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.458ns (21.303%)  route 1.692ns (78.697%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns = ( 14.090 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.500     4.515    m7/M2/clk
    SLICE_X2Y81          FDRE                                         r  m7/M2/start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.259     4.774 r  m7/M2/start_reg[0]/Q
                         net (fo=5, routed)           0.508     5.282    m7/M2/start[0]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.052     5.334 r  m7/M2/buffer[63]_i_3/O
                         net (fo=1, routed)           0.548     5.882    m7/M2/buffer[63]_i_3_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.147     6.029 r  m7/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.636     6.665    m7/M2/buffer[63]_i_1_n_0
    SLICE_X8Y82          FDRE                                         r  m7/M2/buffer_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.315    14.090    m7/M2/clk
    SLICE_X8Y82          FDRE                                         r  m7/M2/buffer_reg[40]/C
                         clock pessimism              0.328    14.418    
                         clock uncertainty           -0.035    14.383    
    SLICE_X8Y82          FDRE (Setup_fdre_C_CE)      -0.272    14.111    m7/M2/buffer_reg[40]
  -------------------------------------------------------------------
                         required time                         14.111    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                  7.446    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 m7/M2/start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.458ns (21.668%)  route 1.656ns (78.332%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.145ns = ( 14.145 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.500     4.515    m7/M2/clk
    SLICE_X2Y81          FDRE                                         r  m7/M2/start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.259     4.774 r  m7/M2/start_reg[0]/Q
                         net (fo=5, routed)           0.508     5.282    m7/M2/start[0]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.052     5.334 r  m7/M2/buffer[63]_i_3/O
                         net (fo=1, routed)           0.548     5.882    m7/M2/buffer[63]_i_3_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.147     6.029 r  m7/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.600     6.629    m7/M2/buffer[63]_i_1_n_0
    SLICE_X4Y85          FDRE                                         r  m7/M2/buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.370    14.145    m7/M2/clk
    SLICE_X4Y85          FDRE                                         r  m7/M2/buffer_reg[3]/C
                         clock pessimism              0.328    14.473    
                         clock uncertainty           -0.035    14.438    
    SLICE_X4Y85          FDRE (Setup_fdre_C_CE)      -0.295    14.143    m7/M2/buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         14.143    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 m7/M2/start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.458ns (21.668%)  route 1.656ns (78.332%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.145ns = ( 14.145 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.500     4.515    m7/M2/clk
    SLICE_X2Y81          FDRE                                         r  m7/M2/start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.259     4.774 r  m7/M2/start_reg[0]/Q
                         net (fo=5, routed)           0.508     5.282    m7/M2/start[0]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.052     5.334 r  m7/M2/buffer[63]_i_3/O
                         net (fo=1, routed)           0.548     5.882    m7/M2/buffer[63]_i_3_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.147     6.029 r  m7/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.600     6.629    m7/M2/buffer[63]_i_1_n_0
    SLICE_X4Y85          FDRE                                         r  m7/M2/buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.370    14.145    m7/M2/clk
    SLICE_X4Y85          FDRE                                         r  m7/M2/buffer_reg[4]/C
                         clock pessimism              0.328    14.473    
                         clock uncertainty           -0.035    14.438    
    SLICE_X4Y85          FDRE (Setup_fdre_C_CE)      -0.295    14.143    m7/M2/buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         14.143    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 m7/M2/start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.458ns (21.668%)  route 1.656ns (78.332%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.145ns = ( 14.145 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.500     4.515    m7/M2/clk
    SLICE_X2Y81          FDRE                                         r  m7/M2/start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.259     4.774 r  m7/M2/start_reg[0]/Q
                         net (fo=5, routed)           0.508     5.282    m7/M2/start[0]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.052     5.334 r  m7/M2/buffer[63]_i_3/O
                         net (fo=1, routed)           0.548     5.882    m7/M2/buffer[63]_i_3_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.147     6.029 r  m7/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.600     6.629    m7/M2/buffer[63]_i_1_n_0
    SLICE_X4Y85          FDRE                                         r  m7/M2/buffer_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.370    14.145    m7/M2/clk
    SLICE_X4Y85          FDRE                                         r  m7/M2/buffer_reg[56]/C
                         clock pessimism              0.328    14.473    
                         clock uncertainty           -0.035    14.438    
    SLICE_X4Y85          FDRE (Setup_fdre_C_CE)      -0.295    14.143    m7/M2/buffer_reg[56]
  -------------------------------------------------------------------
                         required time                         14.143    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 m7/M2/start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.458ns (21.923%)  route 1.631ns (78.077%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 14.146 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.500     4.515    m7/M2/clk
    SLICE_X2Y81          FDRE                                         r  m7/M2/start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.259     4.774 r  m7/M2/start_reg[0]/Q
                         net (fo=5, routed)           0.508     5.282    m7/M2/start[0]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.052     5.334 r  m7/M2/buffer[63]_i_3/O
                         net (fo=1, routed)           0.548     5.882    m7/M2/buffer[63]_i_3_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.147     6.029 r  m7/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.575     6.604    m7/M2/buffer[63]_i_1_n_0
    SLICE_X6Y86          FDRE                                         r  m7/M2/buffer_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.371    14.146    m7/M2/clk
    SLICE_X6Y86          FDRE                                         r  m7/M2/buffer_reg[60]/C
                         clock pessimism              0.328    14.474    
                         clock uncertainty           -0.035    14.439    
    SLICE_X6Y86          FDRE (Setup_fdre_C_CE)      -0.272    14.167    m7/M2/buffer_reg[60]
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 m7/M2/start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.458ns (21.923%)  route 1.631ns (78.077%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 14.146 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.500     4.515    m7/M2/clk
    SLICE_X2Y81          FDRE                                         r  m7/M2/start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.259     4.774 r  m7/M2/start_reg[0]/Q
                         net (fo=5, routed)           0.508     5.282    m7/M2/start[0]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.052     5.334 r  m7/M2/buffer[63]_i_3/O
                         net (fo=1, routed)           0.548     5.882    m7/M2/buffer[63]_i_3_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.147     6.029 r  m7/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.575     6.604    m7/M2/buffer[63]_i_1_n_0
    SLICE_X6Y86          FDRE                                         r  m7/M2/buffer_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.371    14.146    m7/M2/clk
    SLICE_X6Y86          FDRE                                         r  m7/M2/buffer_reg[61]/C
                         clock pessimism              0.328    14.474    
                         clock uncertainty           -0.035    14.439    
    SLICE_X6Y86          FDRE (Setup_fdre_C_CE)      -0.272    14.167    m7/M2/buffer_reg[61]
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                  7.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 m7/M2/buffer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (58.001%)  route 0.093ns (41.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.661     1.907    m7/M2/clk
    SLICE_X1Y86          FDRE                                         r  m7/M2/buffer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.100     2.007 r  m7/M2/buffer_reg[26]/Q
                         net (fo=1, routed)           0.093     2.099    m7/M2/in10[25]
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.028     2.127 r  m7/M2/buffer[25]_i_1/O
                         net (fo=1, routed)           0.000     2.127    m7/M2/buffer[25]
    SLICE_X2Y86          FDRE                                         r  m7/M2/buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.880     2.365    m7/M2/clk
    SLICE_X2Y86          FDRE                                         r  m7/M2/buffer_reg[25]/C
                         clock pessimism             -0.445     1.920    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.087     2.007    m7/M2/buffer_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 m7/M2/buffer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.169%)  route 0.096ns (42.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.662     1.908    m7/M2/clk
    SLICE_X0Y87          FDRE                                         r  m7/M2/buffer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     2.008 r  m7/M2/buffer_reg[19]/Q
                         net (fo=1, routed)           0.096     2.104    m7/M2/in10[18]
    SLICE_X2Y87          LUT4 (Prop_lut4_I1_O)        0.028     2.132 r  m7/M2/buffer[18]_i_1/O
                         net (fo=1, routed)           0.000     2.132    m7/M2/buffer[18]
    SLICE_X2Y87          FDRE                                         r  m7/M2/buffer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.881     2.366    m7/M2/clk
    SLICE_X2Y87          FDRE                                         r  m7/M2/buffer_reg[18]/C
                         clock pessimism             -0.445     1.921    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.087     2.008    m7/M2/buffer_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 m7/M2/buffer_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.913%)  route 0.079ns (38.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.657     1.903    m7/M2/clk
    SLICE_X4Y81          FDRE                                         r  m7/M2/buffer_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.100     2.003 r  m7/M2/buffer_reg[47]/Q
                         net (fo=1, routed)           0.079     2.082    m7/M2/in10[46]
    SLICE_X5Y81          LUT4 (Prop_lut4_I1_O)        0.028     2.110 r  m7/M2/buffer[46]_i_1/O
                         net (fo=1, routed)           0.000     2.110    m7/M2/buffer[46]
    SLICE_X5Y81          FDRE                                         r  m7/M2/buffer_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.875     2.360    m7/M2/clk
    SLICE_X5Y81          FDRE                                         r  m7/M2/buffer_reg[46]/C
                         clock pessimism             -0.446     1.914    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.060     1.974    m7/M2/buffer_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 m7/M2/buffer_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.452%)  route 0.087ns (40.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.660     1.906    m7/M2/clk
    SLICE_X5Y86          FDRE                                         r  m7/M2/buffer_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.100     2.006 r  m7/M2/buffer_reg[59]/Q
                         net (fo=1, routed)           0.087     2.093    m7/M2/in10[58]
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.028     2.121 r  m7/M2/buffer[58]_i_1/O
                         net (fo=1, routed)           0.000     2.121    m7/M2/buffer[58]
    SLICE_X4Y86          FDRE                                         r  m7/M2/buffer_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.879     2.364    m7/M2/clk
    SLICE_X4Y86          FDRE                                         r  m7/M2/buffer_reg[58]/C
                         clock pessimism             -0.447     1.917    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.060     1.977    m7/M2/buffer_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 m2/div_res_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/start_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.657     1.903    m2/clk
    SLICE_X3Y80          FDRE                                         r  m2/div_res_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.100     2.003 r  m2/div_res_reg[20]/Q
                         net (fo=2, routed)           0.103     2.106    m7/M2/Serial
    SLICE_X2Y81          FDRE                                         r  m7/M2/start_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.876     2.361    m7/M2/clk
    SLICE_X2Y81          FDRE                                         r  m7/M2/start_reg[0]/C
                         clock pessimism             -0.445     1.916    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.037     1.953    m7/M2/start_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 m7/M2/start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/start_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.274%)  route 0.099ns (45.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.658     1.904    m7/M2/clk
    SLICE_X2Y81          FDRE                                         r  m7/M2/start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.118     2.022 r  m7/M2/start_reg[0]/Q
                         net (fo=5, routed)           0.099     2.121    m7/M2/start[0]
    SLICE_X1Y82          FDRE                                         r  m7/M2/start_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.877     2.362    m7/M2/clk
    SLICE_X1Y82          FDRE                                         r  m7/M2/start_reg[1]/C
                         clock pessimism             -0.445     1.917    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.040     1.957    m7/M2/start_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 m7/M2/buffer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.146ns (60.920%)  route 0.094ns (39.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.661     1.907    m7/M2/clk
    SLICE_X2Y86          FDRE                                         r  m7/M2/buffer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.118     2.025 r  m7/M2/buffer_reg[24]/Q
                         net (fo=1, routed)           0.094     2.118    m7/M2/in10[23]
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.028     2.146 r  m7/M2/buffer[23]_i_1/O
                         net (fo=1, routed)           0.000     2.146    m7/M2/buffer[23]
    SLICE_X0Y86          FDRE                                         r  m7/M2/buffer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.880     2.365    m7/M2/clk
    SLICE_X0Y86          FDRE                                         r  m7/M2/buffer_reg[23]/C
                         clock pessimism             -0.445     1.920    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.060     1.980    m7/M2/buffer_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 m7/M2/buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.260%)  route 0.117ns (47.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.661     1.907    m7/M2/clk
    SLICE_X0Y86          FDRE                                         r  m7/M2/buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.100     2.007 r  m7/M2/buffer_reg[9]/Q
                         net (fo=1, routed)           0.117     2.124    m7/M2/in10[8]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.028     2.152 r  m7/M2/buffer[8]_i_1/O
                         net (fo=1, routed)           0.000     2.152    m7/M2/buffer[8]
    SLICE_X3Y86          FDRE                                         r  m7/M2/buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.880     2.365    m7/M2/clk
    SLICE_X3Y86          FDRE                                         r  m7/M2/buffer_reg[8]/C
                         clock pessimism             -0.445     1.920    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.060     1.980    m7/M2/buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 m7/M2/shift_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.867%)  route 0.119ns (48.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.661     1.907    m7/M2/clk
    SLICE_X0Y85          FDCE                                         r  m7/M2/shift_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.100     2.007 r  m7/M2/shift_count_reg[2]/Q
                         net (fo=5, routed)           0.119     2.126    m7/M2/shift_count_reg_n_0_[2]
    SLICE_X0Y84          LUT6 (Prop_lut6_I3_O)        0.028     2.154 r  m7/M2/shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.154    m7/M2/shift_count[4]
    SLICE_X0Y84          FDCE                                         r  m7/M2/shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.879     2.364    m7/M2/clk
    SLICE_X0Y84          FDCE                                         r  m7/M2/shift_count_reg[4]/C
                         clock pessimism             -0.445     1.919    
    SLICE_X0Y84          FDCE (Hold_fdce_C_D)         0.061     1.980    m7/M2/shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 m7/M2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m7/M2/s_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.157ns (61.735%)  route 0.097ns (38.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.660     1.906    m7/M2/clk
    SLICE_X1Y83          FDCE                                         r  m7/M2/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.091     1.997 r  m7/M2/FSM_sequential_state_reg[1]/Q
                         net (fo=71, routed)          0.097     2.094    m7/M2/state__0[1]
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.066     2.160 r  m7/M2/s_clk_i_1/O
                         net (fo=1, routed)           0.000     2.160    m7/M2/s_clk_i_1_n_0
    SLICE_X1Y83          FDCE                                         r  m7/M2/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.878     2.363    m7/M2/clk
    SLICE_X1Y83          FDCE                                         r  m7/M2/s_clk_reg/C
                         clock pessimism             -0.457     1.906    
    SLICE_X1Y83          FDCE (Hold_fdce_C_D)         0.060     1.966    m7/M2/s_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X1Y83    m7/M2/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X5Y85    m7/M2/buffer_reg[63]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X0Y85    m7/M2/shift_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X0Y84    m7/M2/shift_count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y75    m2/div_res_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y77    m2/div_res_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y77    m2/div_res_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y78    m2/div_res_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y78    m2/div_res_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X1Y83    m7/M2/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X1Y83    m7/M2/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X5Y85    m7/M2/buffer_reg[63]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X5Y85    m7/M2/buffer_reg[63]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X0Y85    m7/M2/shift_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X0Y85    m7/M2/shift_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X0Y84    m7/M2/shift_count_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X0Y84    m7/M2/shift_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y75    m2/div_res_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y75    m2/div_res_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y75    m2/div_res_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y75    m2/div_res_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y77    m2/div_res_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y77    m2/div_res_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y77    m2/div_res_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y77    m2/div_res_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y78    m2/div_res_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y78    m2/div_res_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y78    m2/div_res_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y78    m2/div_res_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            SEGMENT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.869ns  (logic 4.071ns (41.252%)  route 5.798ns (58.748%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 f  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    AA13                 IBUF (Prop_ibuf_I_O)         0.768     0.768 f  SW_IBUF[2]_inst/O
                         net (fo=2, routed)           3.451     4.219    m2/SW_IBUF[2]
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.043     4.262 r  m2/SEGMENT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.347     6.609    SEGMENT_OBUF[7]
    AA22                 OBUF (Prop_obuf_I_O)         3.260     9.869 r  SEGMENT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.869    SEGMENT[7]
    AA22                                                              r  SEGMENT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            m1/pbreg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.123ns  (logic 0.838ns (16.353%)  route 4.285ns (83.647%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.610     0.610 r  BTN_IBUF[1]_inst/O
                         net (fo=3, routed)           3.750     4.360    m1/D[0]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.051     4.411 r  m1/pbreg_i_4__0/O
                         net (fo=1, routed)           0.349     4.760    m1/pbreg_i_4__0_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.134     4.894 r  m1/pbreg_i_2__0/O
                         net (fo=1, routed)           0.186     5.080    m1/pbreg_i_2__0_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.043     5.123 r  m1/pbreg_i_1__0/O
                         net (fo=1, routed)           0.000     5.123    m1/pbreg_i_1__0_n_0
    SLICE_X6Y83          FDRE                                         r  m1/pbreg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            m0/pbreg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.100ns  (logic 0.737ns (14.456%)  route 4.363ns (85.544%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.608     0.608 r  BTN_IBUF[0]_inst/O
                         net (fo=3, routed)           3.752     4.360    m0/D[0]
    SLICE_X6Y81          LUT4 (Prop_lut4_I2_O)        0.043     4.403 r  m0/pbreg_i_4/O
                         net (fo=1, routed)           0.363     4.766    m0/pbreg_i_4_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I1_O)        0.043     4.809 r  m0/pbreg_i_2/O
                         net (fo=1, routed)           0.248     5.057    m0/pbreg_i_2_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.043     5.100 r  m0/pbreg_i_1/O
                         net (fo=1, routed)           0.000     5.100    m0/pbreg_i_1_n_0
    SLICE_X6Y81          FDRE                                         r  m0/pbreg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW1[1]
                            (input port)
  Destination:            m3/num_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.586ns  (logic 0.831ns (18.117%)  route 3.755ns (81.883%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE13                                              0.000     0.000 r  SW1[1] (IN)
                         net (fo=0)                   0.000     0.000    SW1[1]
    AE13                 IBUF (Prop_ibuf_I_O)         0.782     0.782 r  SW1_IBUF[1]_inst/O
                         net (fo=3, routed)           3.755     4.537    m3/SW1_IBUF[1]
    SLICE_X4Y82          LUT5 (Prop_lut5_I3_O)        0.049     4.586 r  m3/num[7]_i_1/O
                         net (fo=1, routed)           0.000     4.586    m3/C[3]
    SLICE_X4Y82          FDRE                                         r  m3/num_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW1[1]
                            (input port)
  Destination:            m3/num_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.580ns  (logic 0.825ns (18.010%)  route 3.755ns (81.990%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE13                                              0.000     0.000 r  SW1[1] (IN)
                         net (fo=0)                   0.000     0.000    SW1[1]
    AE13                 IBUF (Prop_ibuf_I_O)         0.782     0.782 r  SW1_IBUF[1]_inst/O
                         net (fo=3, routed)           3.755     4.537    m3/SW1_IBUF[1]
    SLICE_X4Y82          LUT4 (Prop_lut4_I3_O)        0.043     4.580 r  m3/num[6]_i_1/O
                         net (fo=1, routed)           0.000     4.580    m3/C[2]
    SLICE_X4Y82          FDRE                                         r  m3/num_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW1[0]
                            (input port)
  Destination:            m3/num_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.459ns  (logic 0.808ns (18.111%)  route 3.652ns (81.889%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF8                                               0.000     0.000 r  SW1[0] (IN)
                         net (fo=0)                   0.000     0.000    SW1[0]
    AF8                  IBUF (Prop_ibuf_I_O)         0.759     0.759 r  SW1_IBUF[0]_inst/O
                         net (fo=3, routed)           3.652     4.410    m3/SW1_IBUF[0]
    SLICE_X5Y84          LUT5 (Prop_lut5_I3_O)        0.049     4.459 r  m3/num[3]_i_1/O
                         net (fo=1, routed)           0.000     4.459    m3/D[3]
    SLICE_X5Y84          FDRE                                         r  m3/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW1[0]
                            (input port)
  Destination:            m3/num_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.453ns  (logic 0.802ns (18.000%)  route 3.652ns (82.000%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF8                                               0.000     0.000 r  SW1[0] (IN)
                         net (fo=0)                   0.000     0.000    SW1[0]
    AF8                  IBUF (Prop_ibuf_I_O)         0.759     0.759 r  SW1_IBUF[0]_inst/O
                         net (fo=3, routed)           3.652     4.410    m3/SW1_IBUF[0]
    SLICE_X5Y84          LUT4 (Prop_lut4_I3_O)        0.043     4.453 r  m3/num[2]_i_1/O
                         net (fo=1, routed)           0.000     4.453    m3/D[2]
    SLICE_X5Y84          FDRE                                         r  m3/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW1[1]
                            (input port)
  Destination:            m3/num_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.378ns  (logic 0.825ns (18.839%)  route 3.553ns (81.161%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE13                                              0.000     0.000 r  SW1[1] (IN)
                         net (fo=0)                   0.000     0.000    SW1[1]
    AE13                 IBUF (Prop_ibuf_I_O)         0.782     0.782 r  SW1_IBUF[1]_inst/O
                         net (fo=3, routed)           3.553     4.335    m3/SW1_IBUF[1]
    SLICE_X4Y83          LUT3 (Prop_lut3_I2_O)        0.043     4.378 r  m3/num[5]_i_1/O
                         net (fo=1, routed)           0.000     4.378    m3/C[1]
    SLICE_X4Y83          FDRE                                         r  m3/num_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW1[0]
                            (input port)
  Destination:            m3/num_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.294ns  (logic 0.802ns (18.667%)  route 3.493ns (81.333%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF8                                               0.000     0.000 r  SW1[0] (IN)
                         net (fo=0)                   0.000     0.000    SW1[0]
    AF8                  IBUF (Prop_ibuf_I_O)         0.759     0.759 r  SW1_IBUF[0]_inst/O
                         net (fo=3, routed)           3.493     4.251    m3/SW1_IBUF[0]
    SLICE_X5Y84          LUT3 (Prop_lut3_I2_O)        0.043     4.294 r  m3/num[1]_i_1/O
                         net (fo=1, routed)           0.000     4.294    m3/D[1]
    SLICE_X5Y84          FDRE                                         r  m3/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            m1/pbshift_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.198ns  (logic 0.610ns (14.525%)  route 3.588ns (85.475%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.610     0.610 r  BTN_IBUF[1]_inst/O
                         net (fo=3, routed)           3.588     4.198    m1/D[0]
    SLICE_X6Y83          FDRE                                         r  m1/pbshift_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m1/pbshift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m1/pbshift_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.166ns  (logic 0.107ns (64.516%)  route 0.059ns (35.484%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE                         0.000     0.000 r  m1/pbshift_reg[0]/C
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.107     0.107 r  m1/pbshift_reg[0]/Q
                         net (fo=3, routed)           0.059     0.166    m1/sel0__0[1]
    SLICE_X6Y83          FDRE                                         r  m1/pbshift_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m1/pbshift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m1/pbshift_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.107ns (50.150%)  route 0.106ns (49.850%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE                         0.000     0.000 r  m1/pbshift_reg[5]/C
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.107     0.107 r  m1/pbshift_reg[5]/Q
                         net (fo=3, routed)           0.106     0.213    m1/sel0__0[6]
    SLICE_X6Y83          FDRE                                         r  m1/pbshift_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/pbshift_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m0/pbshift_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.100ns (46.526%)  route 0.115ns (53.474%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  m0/pbshift_reg[3]/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m0/pbshift_reg[3]/Q
                         net (fo=3, routed)           0.115     0.215    m0/sel0[4]
    SLICE_X6Y81          FDRE                                         r  m0/pbshift_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m1/pbshift_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m1/pbshift_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.118ns (52.951%)  route 0.105ns (47.049%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE                         0.000     0.000 r  m1/pbshift_reg[3]/C
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  m1/pbshift_reg[3]/Q
                         net (fo=3, routed)           0.105     0.223    m1/sel0__0[4]
    SLICE_X6Y83          FDRE                                         r  m1/pbshift_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/pbshift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m0/pbshift_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.230ns  (logic 0.107ns (46.559%)  route 0.123ns (53.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE                         0.000     0.000 r  m0/pbshift_reg[5]/C
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.107     0.107 r  m0/pbshift_reg[5]/Q
                         net (fo=3, routed)           0.123     0.230    m0/sel0[6]
    SLICE_X6Y81          FDRE                                         r  m0/pbshift_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m1/pbshift_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m1/pbshift_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.230ns  (logic 0.107ns (46.543%)  route 0.123ns (53.457%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE                         0.000     0.000 r  m1/pbshift_reg[4]/C
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.107     0.107 r  m1/pbshift_reg[4]/Q
                         net (fo=3, routed)           0.123     0.230    m1/sel0__0[5]
    SLICE_X6Y83          FDRE                                         r  m1/pbshift_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m1/pbshift_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m1/pbshift_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.118ns (50.963%)  route 0.114ns (49.037%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE                         0.000     0.000 r  m1/pbshift_reg[2]/C
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  m1/pbshift_reg[2]/Q
                         net (fo=3, routed)           0.114     0.232    m1/sel0__0[3]
    SLICE_X6Y83          FDRE                                         r  m1/pbshift_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m1/pbshift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m1/pbreg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.171ns (66.788%)  route 0.085ns (33.212%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE                         0.000     0.000 r  m1/pbshift_reg[5]/C
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.107     0.107 r  m1/pbshift_reg[5]/Q
                         net (fo=3, routed)           0.085     0.192    m1/sel0__0[6]
    SLICE_X6Y83          LUT6 (Prop_lut6_I3_O)        0.064     0.256 r  m1/pbreg_i_1__0/O
                         net (fo=1, routed)           0.000     0.256    m1/pbreg_i_1__0_n_0
    SLICE_X6Y83          FDRE                                         r  m1/pbreg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m3/num_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.128ns (47.158%)  route 0.143ns (52.842%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE                         0.000     0.000 r  m3/num_reg[2]/C
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m3/num_reg[2]/Q
                         net (fo=12, routed)          0.143     0.243    m3/num[2]
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.028     0.271 r  m3/num[2]_i_1/O
                         net (fo=1, routed)           0.000     0.271    m3/D[2]
    SLICE_X5Y84          FDRE                                         r  m3/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m3/num_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.129ns (47.352%)  route 0.143ns (52.648%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE                         0.000     0.000 r  m3/num_reg[2]/C
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m3/num_reg[2]/Q
                         net (fo=12, routed)          0.143     0.243    m3/num[2]
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.029     0.272 r  m3/num[3]_i_1/O
                         net (fo=1, routed)           0.000     0.272    m3/D[3]
    SLICE_X5Y84          FDRE                                         r  m3/num_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m2/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.688ns  (logic 3.643ns (54.466%)  route 3.045ns (45.534%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.498     4.513    m2/clk
    SLICE_X3Y79          FDRE                                         r  m2/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.223     4.736 r  m2/div_res_reg[17]/Q
                         net (fo=22, routed)          0.356     5.093    m2/out[0]
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.051     5.144 r  m2/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.689     7.833    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         3.369    11.201 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.201    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.608ns  (logic 3.639ns (55.075%)  route 2.969ns (44.925%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.498     4.513    m2/clk
    SLICE_X3Y79          FDRE                                         r  m2/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.223     4.736 f  m2/div_res_reg[17]/Q
                         net (fo=22, routed)          0.357     5.093    m2/out[0]
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.054     5.147 r  m2/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.612     7.759    AN_OBUF[3]
    AC22                 OBUF (Prop_obuf_I_O)         3.362    11.121 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.121    AN[3]
    AC22                                                              r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.479ns  (logic 3.525ns (54.416%)  route 2.953ns (45.584%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.498     4.513    m2/clk
    SLICE_X3Y79          FDRE                                         r  m2/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.223     4.736 f  m2/div_res_reg[17]/Q
                         net (fo=22, routed)          0.356     5.093    m2/out[0]
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.043     5.136 r  m2/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.597     7.732    AN_OBUF[1]
    AC21                 OBUF (Prop_obuf_I_O)         3.259    10.992 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.992    AN[1]
    AC21                                                              r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.471ns  (logic 3.528ns (54.511%)  route 2.944ns (45.489%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.498     4.513    m2/clk
    SLICE_X3Y79          FDRE                                         r  m2/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.223     4.736 r  m2/div_res_reg[17]/Q
                         net (fo=22, routed)          0.357     5.093    m2/out[0]
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.043     5.136 r  m2/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.587     7.723    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         3.262    10.985 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.985    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.435ns  (logic 3.526ns (54.797%)  route 2.909ns (45.203%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.498     4.513    m2/clk
    SLICE_X3Y79          FDRE                                         r  m2/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.223     4.736 r  m2/div_res_reg[17]/Q
                         net (fo=22, routed)          0.562     5.298    m2/out[0]
    SLICE_X4Y79          LUT6 (Prop_lut6_I4_O)        0.043     5.341 r  m2/SEGMENT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.347     7.688    SEGMENT_OBUF[7]
    AA22                 OBUF (Prop_obuf_I_O)         3.260    10.948 r  SEGMENT_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.948    SEGMENT[7]
    AA22                                                              r  SEGMENT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m7/M2/EN_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_PEN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.407ns  (logic 3.467ns (64.130%)  route 1.939ns (35.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.502     4.517    m7/M2/clk
    SLICE_X0Y83          FDCE                                         r  m7/M2/EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.223     4.740 r  m7/M2/EN_reg/Q
                         net (fo=1, routed)           1.939     6.680    m7/M2/EN_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.244     9.924 r  m7/M2/EN_OBUF_inst/O
                         net (fo=0)                   0.000     9.924    SEG_PEN
    R18                                                               r  SEG_PEN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m7/M2/buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_sout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.771ns  (logic 3.523ns (73.839%)  route 1.248ns (26.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503     4.518    m7/M2/clk
    SLICE_X5Y85          FDRE                                         r  m7/M2/buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.223     4.741 r  m7/M2/buffer_reg[0]/Q
                         net (fo=1, routed)           1.248     5.989    m7/M2/sout_OBUF
    L24                  OBUF (Prop_obuf_I_O)         3.300     9.289 r  m7/M2/sout_OBUF_inst/O
                         net (fo=0)                   0.000     9.289    seg_sout
    L24                                                               r  seg_sout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m7/M2/s_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.672ns  (logic 3.512ns (75.179%)  route 1.160ns (24.821%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.502     4.517    m7/M2/clk
    SLICE_X1Y83          FDCE                                         r  m7/M2/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.223     4.740 r  m7/M2/s_clk_reg/Q
                         net (fo=4, routed)           1.160     5.900    m7/M2/s_clk_OBUF
    M24                  OBUF (Prop_obuf_I_O)         3.289     9.189 r  m7/M2/s_clk_OBUF_inst/O
                         net (fo=0)                   0.000     9.189    seg_clk
    M24                                                               r  seg_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m7/M2/s_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.848ns  (logic 1.497ns (81.025%)  route 0.351ns (18.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.660     1.906    m7/M2/clk
    SLICE_X1Y83          FDCE                                         r  m7/M2/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.100     2.006 r  m7/M2/s_clk_reg/Q
                         net (fo=4, routed)           0.351     2.356    m7/M2/s_clk_OBUF
    M24                  OBUF (Prop_obuf_I_O)         1.397     3.753 r  m7/M2/s_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.753    seg_clk
    M24                                                               r  seg_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m7/M2/buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_sout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.508ns (79.737%)  route 0.383ns (20.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.660     1.906    m7/M2/clk
    SLICE_X5Y85          FDRE                                         r  m7/M2/buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.100     2.006 r  m7/M2/buffer_reg[0]/Q
                         net (fo=1, routed)           0.383     2.389    m7/M2/sout_OBUF
    L24                  OBUF (Prop_obuf_I_O)         1.408     3.797 r  m7/M2/sout_OBUF_inst/O
                         net (fo=0)                   0.000     3.797    seg_sout
    L24                                                               r  seg_sout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m7/M2/EN_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_PEN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.453ns (65.730%)  route 0.757ns (34.270%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.660     1.906    m7/M2/clk
    SLICE_X0Y83          FDCE                                         r  m7/M2/EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.100     2.006 r  m7/M2/EN_reg/Q
                         net (fo=1, routed)           0.757     2.763    m7/M2/EN_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.353     4.116 r  m7/M2/EN_OBUF_inst/O
                         net (fo=0)                   0.000     4.116    SEG_PEN
    R18                                                               r  SEG_PEN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.669ns  (logic 1.497ns (56.076%)  route 1.172ns (43.924%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.656     1.902    m2/clk
    SLICE_X3Y79          FDRE                                         r  m2/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.100     2.002 r  m2/div_res_reg[18]/Q
                         net (fo=6, routed)           0.185     2.187    m2/m6/s_logisimBus23__0[18]
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.028     2.215 r  m2/SEGMENT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.987     3.202    SEGMENT_OBUF[7]
    AA22                 OBUF (Prop_obuf_I_O)         1.369     4.570 r  SEGMENT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.570    SEGMENT[7]
    AA22                                                              r  SEGMENT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.792ns  (logic 1.496ns (53.566%)  route 1.297ns (46.434%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.656     1.902    m2/clk
    SLICE_X3Y79          FDRE                                         r  m2/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.100     2.002 r  m2/div_res_reg[18]/Q
                         net (fo=6, routed)           0.182     2.183    m2/m6/s_logisimBus23__0[18]
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.028     2.211 r  m2/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.115     3.326    AN_OBUF[1]
    AC21                 OBUF (Prop_obuf_I_O)         1.368     4.694 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.694    AN[1]
    AC21                                                              r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.800ns  (logic 1.498ns (53.494%)  route 1.302ns (46.506%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.656     1.902    m2/clk
    SLICE_X3Y79          FDRE                                         r  m2/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.100     2.002 f  m2/div_res_reg[18]/Q
                         net (fo=6, routed)           0.177     2.179    m2/m6/s_logisimBus23__0[18]
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.028     2.207 r  m2/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.125     3.332    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         1.370     4.702 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.702    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.856ns  (logic 1.547ns (54.181%)  route 1.309ns (45.819%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.656     1.902    m2/clk
    SLICE_X3Y79          FDRE                                         r  m2/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.100     2.002 f  m2/div_res_reg[17]/Q
                         net (fo=22, routed)          0.180     2.182    m2/out[0]
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.030     2.212 r  m2/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.129     3.340    AN_OBUF[3]
    AC22                 OBUF (Prop_obuf_I_O)         1.417     4.758 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.758    AN[3]
    AC22                                                              r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.890ns  (logic 1.554ns (53.762%)  route 1.336ns (46.238%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.656     1.902    m2/clk
    SLICE_X3Y79          FDRE                                         r  m2/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.100     2.002 r  m2/div_res_reg[17]/Q
                         net (fo=22, routed)          0.182     2.184    m2/out[0]
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.029     2.213 r  m2/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.154     3.367    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         1.425     4.792 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.792    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW2[0]
                            (input port)
  Destination:            m7/M2/buffer_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.021ns  (logic 0.948ns (15.743%)  route 5.073ns (84.257%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW2[0] (IN)
                         net (fo=0)                   0.000     0.000    SW2[0]
    AF13                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  SW2_IBUF[0]_inst/O
                         net (fo=9, routed)           3.795     4.571    m3/SW2_IBUF[0]
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.043     4.614 r  m3/M2_i_38/O
                         net (fo=1, routed)           0.372     4.986    m3/M2_i_38_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.043     5.029 f  m3/M2_i_32/O
                         net (fo=7, routed)           0.550     5.580    m3/res[3]
    SLICE_X5Y86          LUT6 (Prop_lut6_I3_O)        0.043     5.623 r  m3/M2_i_5/O
                         net (fo=1, routed)           0.355     5.978    m7/M2/P_Data[59]
    SLICE_X5Y86          LUT4 (Prop_lut4_I3_O)        0.043     6.021 r  m7/M2/buffer[59]_i_1/O
                         net (fo=1, routed)           0.000     6.021    m7/M2/buffer[59]
    SLICE_X5Y86          FDRE                                         r  m7/M2/buffer_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.371     4.146    m7/M2/clk
    SLICE_X5Y86          FDRE                                         r  m7/M2/buffer_reg[59]/C

Slack:                    inf
  Source:                 SW2[0]
                            (input port)
  Destination:            m7/M2/buffer_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.949ns  (logic 0.948ns (15.932%)  route 5.001ns (84.068%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW2[0] (IN)
                         net (fo=0)                   0.000     0.000    SW2[0]
    AF13                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  SW2_IBUF[0]_inst/O
                         net (fo=9, routed)           3.795     4.571    m3/SW2_IBUF[0]
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.043     4.614 r  m3/M2_i_38/O
                         net (fo=1, routed)           0.372     4.986    m3/M2_i_38_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.043     5.029 r  m3/M2_i_32/O
                         net (fo=7, routed)           0.467     5.497    m3/res[3]
    SLICE_X6Y86          LUT6 (Prop_lut6_I0_O)        0.043     5.540 r  m3/M2_i_4/O
                         net (fo=1, routed)           0.367     5.906    m7/M2/P_Data[60]
    SLICE_X6Y86          LUT4 (Prop_lut4_I3_O)        0.043     5.949 r  m7/M2/buffer[60]_i_1/O
                         net (fo=1, routed)           0.000     5.949    m7/M2/buffer[60]
    SLICE_X6Y86          FDRE                                         r  m7/M2/buffer_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.371     4.146    m7/M2/clk
    SLICE_X6Y86          FDRE                                         r  m7/M2/buffer_reg[60]/C

Slack:                    inf
  Source:                 SW2[0]
                            (input port)
  Destination:            m7/M2/buffer_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.912ns  (logic 0.948ns (16.033%)  route 4.964ns (83.967%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW2[0] (IN)
                         net (fo=0)                   0.000     0.000    SW2[0]
    AF13                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  SW2_IBUF[0]_inst/O
                         net (fo=9, routed)           3.795     4.571    m3/SW2_IBUF[0]
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.043     4.614 r  m3/M2_i_38/O
                         net (fo=1, routed)           0.372     4.986    m3/M2_i_38_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.043     5.029 r  m3/M2_i_32/O
                         net (fo=7, routed)           0.436     5.466    m3/res[3]
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.043     5.509 r  m3/M2_i_7/O
                         net (fo=1, routed)           0.360     5.869    m7/M2/P_Data[57]
    SLICE_X4Y86          LUT4 (Prop_lut4_I3_O)        0.043     5.912 r  m7/M2/buffer[57]_i_1/O
                         net (fo=1, routed)           0.000     5.912    m7/M2/buffer[57]
    SLICE_X4Y86          FDRE                                         r  m7/M2/buffer_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.371     4.146    m7/M2/clk
    SLICE_X4Y86          FDRE                                         r  m7/M2/buffer_reg[57]/C

Slack:                    inf
  Source:                 SW2[0]
                            (input port)
  Destination:            m7/M2/buffer_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.763ns  (logic 0.948ns (16.448%)  route 4.815ns (83.552%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW2[0] (IN)
                         net (fo=0)                   0.000     0.000    SW2[0]
    AF13                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  SW2_IBUF[0]_inst/O
                         net (fo=9, routed)           3.795     4.571    m3/SW2_IBUF[0]
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.043     4.614 r  m3/M2_i_38/O
                         net (fo=1, routed)           0.372     4.986    m3/M2_i_38_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.043     5.029 r  m3/M2_i_32/O
                         net (fo=7, routed)           0.548     5.578    m3/res[3]
    SLICE_X5Y86          LUT6 (Prop_lut6_I3_O)        0.043     5.621 r  m3/M2_i_2/O
                         net (fo=1, routed)           0.099     5.720    m7/M2/P_Data[62]
    SLICE_X5Y86          LUT4 (Prop_lut4_I3_O)        0.043     5.763 r  m7/M2/buffer[62]_i_1/O
                         net (fo=1, routed)           0.000     5.763    m7/M2/buffer[62]
    SLICE_X5Y86          FDRE                                         r  m7/M2/buffer_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.371     4.146    m7/M2/clk
    SLICE_X5Y86          FDRE                                         r  m7/M2/buffer_reg[62]/C

Slack:                    inf
  Source:                 SW2[0]
                            (input port)
  Destination:            m7/M2/buffer_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.726ns  (logic 0.954ns (16.657%)  route 4.773ns (83.343%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT6=2)
  Clock Path Skew:        4.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW2[0] (IN)
                         net (fo=0)                   0.000     0.000    SW2[0]
    AF13                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  SW2_IBUF[0]_inst/O
                         net (fo=9, routed)           3.795     4.571    m3/SW2_IBUF[0]
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.043     4.614 r  m3/M2_i_38/O
                         net (fo=1, routed)           0.372     4.986    m3/M2_i_38_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.043     5.029 r  m3/M2_i_32/O
                         net (fo=7, routed)           0.250     5.280    m3/res[3]
    SLICE_X5Y85          LUT6 (Prop_lut6_I2_O)        0.043     5.323 r  m3/M2_i_1/O
                         net (fo=1, routed)           0.355     5.677    m7/M2/P_Data[63]
    SLICE_X5Y85          LUT3 (Prop_lut3_I1_O)        0.049     5.726 r  m7/M2/buffer[63]_i_2/O
                         net (fo=1, routed)           0.000     5.726    m7/M2/buffer[63]
    SLICE_X5Y85          FDRE                                         r  m7/M2/buffer_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.370     4.145    m7/M2/clk
    SLICE_X5Y85          FDRE                                         r  m7/M2/buffer_reg[63]/C

Slack:                    inf
  Source:                 SW2[0]
                            (input port)
  Destination:            m7/M2/buffer_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.680ns  (logic 0.948ns (16.687%)  route 4.732ns (83.313%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW2[0] (IN)
                         net (fo=0)                   0.000     0.000    SW2[0]
    AF13                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  SW2_IBUF[0]_inst/O
                         net (fo=9, routed)           3.795     4.571    m3/SW2_IBUF[0]
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.043     4.614 r  m3/M2_i_38/O
                         net (fo=1, routed)           0.372     4.986    m3/M2_i_38_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.043     5.029 r  m3/M2_i_32/O
                         net (fo=7, routed)           0.459     5.489    m3/res[3]
    SLICE_X6Y86          LUT6 (Prop_lut6_I2_O)        0.043     5.532 r  m3/M2_i_3/O
                         net (fo=1, routed)           0.106     5.637    m7/M2/P_Data[61]
    SLICE_X6Y86          LUT4 (Prop_lut4_I3_O)        0.043     5.680 r  m7/M2/buffer[61]_i_1/O
                         net (fo=1, routed)           0.000     5.680    m7/M2/buffer[61]
    SLICE_X6Y86          FDRE                                         r  m7/M2/buffer_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.371     4.146    m7/M2/clk
    SLICE_X6Y86          FDRE                                         r  m7/M2/buffer_reg[61]/C

Slack:                    inf
  Source:                 SW2[0]
                            (input port)
  Destination:            m7/M2/buffer_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.657ns  (logic 0.948ns (16.754%)  route 4.710ns (83.246%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW2[0] (IN)
                         net (fo=0)                   0.000     0.000    SW2[0]
    AF13                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  SW2_IBUF[0]_inst/O
                         net (fo=9, routed)           3.795     4.571    m3/SW2_IBUF[0]
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.043     4.614 r  m3/M2_i_38/O
                         net (fo=1, routed)           0.372     4.986    m3/M2_i_38_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.043     5.029 r  m3/M2_i_32/O
                         net (fo=7, routed)           0.438     5.468    m3/res[3]
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.043     5.511 r  m3/M2_i_6/O
                         net (fo=1, routed)           0.104     5.614    m7/M2/P_Data[58]
    SLICE_X4Y86          LUT4 (Prop_lut4_I3_O)        0.043     5.657 r  m7/M2/buffer[58]_i_1/O
                         net (fo=1, routed)           0.000     5.657    m7/M2/buffer[58]
    SLICE_X4Y86          FDRE                                         r  m7/M2/buffer_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.371     4.146    m7/M2/clk
    SLICE_X4Y86          FDRE                                         r  m7/M2/buffer_reg[58]/C

Slack:                    inf
  Source:                 SW2[0]
                            (input port)
  Destination:            m7/M2/buffer_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.649ns  (logic 1.039ns (18.391%)  route 4.610ns (81.609%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW2[0] (IN)
                         net (fo=0)                   0.000     0.000    SW2[0]
    AF13                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  SW2_IBUF[0]_inst/O
                         net (fo=9, routed)           3.500     4.276    m3/SW2_IBUF[0]
    SLICE_X6Y84          LUT5 (Prop_lut5_I4_O)        0.045     4.321 r  m3/M2_i_39/O
                         net (fo=3, routed)           0.327     4.648    m3/m5/m0/s_logisimNet12
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.132     4.780 r  m3/M2_i_36/O
                         net (fo=1, routed)           0.241     5.021    m2/s_logisimNet23
    SLICE_X7Y84          LUT5 (Prop_lut5_I2_O)        0.043     5.064 r  m2/M2_i_9/O
                         net (fo=4, routed)           0.541     5.606    m7/M2/P_Data[52]
    SLICE_X2Y85          LUT4 (Prop_lut4_I3_O)        0.043     5.649 r  m7/M2/buffer[52]_i_1/O
                         net (fo=1, routed)           0.000     5.649    m7/M2/buffer[52]
    SLICE_X2Y85          FDRE                                         r  m7/M2/buffer_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.372     4.147    m7/M2/clk
    SLICE_X2Y85          FDRE                                         r  m7/M2/buffer_reg[52]/C

Slack:                    inf
  Source:                 SW2[0]
                            (input port)
  Destination:            m7/M2/buffer_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.573ns  (logic 1.039ns (18.642%)  route 4.534ns (81.358%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW2[0] (IN)
                         net (fo=0)                   0.000     0.000    SW2[0]
    AF13                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  SW2_IBUF[0]_inst/O
                         net (fo=9, routed)           3.500     4.276    m3/SW2_IBUF[0]
    SLICE_X6Y84          LUT5 (Prop_lut5_I4_O)        0.045     4.321 r  m3/M2_i_39/O
                         net (fo=3, routed)           0.327     4.648    m3/m5/m0/s_logisimNet12
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.132     4.780 r  m3/M2_i_36/O
                         net (fo=1, routed)           0.241     5.021    m2/s_logisimNet23
    SLICE_X7Y84          LUT5 (Prop_lut5_I2_O)        0.043     5.064 r  m2/M2_i_9/O
                         net (fo=4, routed)           0.465     5.530    m7/M2/P_Data[51]
    SLICE_X2Y85          LUT4 (Prop_lut4_I3_O)        0.043     5.573 r  m7/M2/buffer[51]_i_1/O
                         net (fo=1, routed)           0.000     5.573    m7/M2/buffer[51]
    SLICE_X2Y85          FDRE                                         r  m7/M2/buffer_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.372     4.147    m7/M2/clk
    SLICE_X2Y85          FDRE                                         r  m7/M2/buffer_reg[51]/C

Slack:                    inf
  Source:                 SW2[0]
                            (input port)
  Destination:            m7/M2/buffer_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.529ns  (logic 1.039ns (18.791%)  route 4.490ns (81.209%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW2[0] (IN)
                         net (fo=0)                   0.000     0.000    SW2[0]
    AF13                 IBUF (Prop_ibuf_I_O)         0.776     0.776 r  SW2_IBUF[0]_inst/O
                         net (fo=9, routed)           3.500     4.276    m3/SW2_IBUF[0]
    SLICE_X6Y84          LUT5 (Prop_lut5_I4_O)        0.045     4.321 r  m3/M2_i_39/O
                         net (fo=3, routed)           0.327     4.648    m3/m5/m0/s_logisimNet12
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.132     4.780 r  m3/M2_i_36/O
                         net (fo=1, routed)           0.241     5.021    m2/s_logisimNet23
    SLICE_X7Y84          LUT5 (Prop_lut5_I2_O)        0.043     5.064 r  m2/M2_i_9/O
                         net (fo=4, routed)           0.421     5.486    m7/M2/P_Data[55]
    SLICE_X3Y85          LUT4 (Prop_lut4_I3_O)        0.043     5.529 r  m7/M2/buffer[55]_i_1/O
                         net (fo=1, routed)           0.000     5.529    m7/M2/buffer[55]
    SLICE_X3Y85          FDRE                                         r  m7/M2/buffer_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.372     4.147    m7/M2/clk
    SLICE_X3Y85          FDRE                                         r  m7/M2/buffer_reg[55]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m3/num_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m7/M2/buffer_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.156ns (38.779%)  route 0.246ns (61.221%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE                         0.000     0.000 r  m3/num_reg[5]/C
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m3/num_reg[5]/Q
                         net (fo=12, routed)          0.196     0.296    m3/num[5]
    SLICE_X7Y83          LUT6 (Prop_lut6_I4_O)        0.028     0.324 r  m3/M2_i_21/O
                         net (fo=1, routed)           0.050     0.374    m7/M2/P_Data[38]
    SLICE_X7Y83          LUT4 (Prop_lut4_I3_O)        0.028     0.402 r  m7/M2/buffer[38]_i_1/O
                         net (fo=1, routed)           0.000     0.402    m7/M2/buffer[38]
    SLICE_X7Y83          FDRE                                         r  m7/M2/buffer_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.877     2.362    m7/M2/clk
    SLICE_X7Y83          FDRE                                         r  m7/M2/buffer_reg[38]/C

Slack:                    inf
  Source:                 m3/num_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m7/M2/buffer_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.156ns (38.696%)  route 0.247ns (61.304%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE                         0.000     0.000 r  m3/num_reg[5]/C
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m3/num_reg[5]/Q
                         net (fo=12, routed)          0.165     0.265    m3/num[5]
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.028     0.293 r  m3/M2_i_26/O
                         net (fo=1, routed)           0.082     0.375    m7/M2/P_Data[33]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.028     0.403 r  m7/M2/buffer[33]_i_1/O
                         net (fo=1, routed)           0.000     0.403    m7/M2/buffer[33]
    SLICE_X6Y82          FDRE                                         r  m7/M2/buffer_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.876     2.361    m7/M2/clk
    SLICE_X6Y82          FDRE                                         r  m7/M2/buffer_reg[33]/C

Slack:                    inf
  Source:                 m3/num_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m7/M2/buffer_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.185ns (43.872%)  route 0.237ns (56.128%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE                         0.000     0.000 r  m3/num_reg[3]/C
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  m3/num_reg[3]/Q
                         net (fo=11, routed)          0.186     0.277    m3/num[3]
    SLICE_X7Y82          LUT6 (Prop_lut6_I4_O)        0.066     0.343 r  m3/M2_i_18/O
                         net (fo=1, routed)           0.051     0.394    m7/M2/P_Data[41]
    SLICE_X7Y82          LUT4 (Prop_lut4_I3_O)        0.028     0.422 r  m7/M2/buffer[41]_i_1/O
                         net (fo=1, routed)           0.000     0.422    m7/M2/buffer[41]
    SLICE_X7Y82          FDRE                                         r  m7/M2/buffer_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.876     2.361    m7/M2/clk
    SLICE_X7Y82          FDRE                                         r  m7/M2/buffer_reg[41]/C

Slack:                    inf
  Source:                 m3/num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m7/M2/buffer_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.156ns (36.476%)  route 0.272ns (63.524%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE                         0.000     0.000 r  m3/num_reg[1]/C
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.100     0.100 f  m3/num_reg[1]/Q
                         net (fo=12, routed)          0.155     0.255    m3/num[1]
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.028     0.283 r  m3/M2_i_16/O
                         net (fo=1, routed)           0.116     0.400    m7/M2/P_Data[43]
    SLICE_X5Y82          LUT4 (Prop_lut4_I3_O)        0.028     0.428 r  m7/M2/buffer[43]_i_1/O
                         net (fo=1, routed)           0.000     0.428    m7/M2/buffer[43]
    SLICE_X5Y82          FDRE                                         r  m7/M2/buffer_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.876     2.361    m7/M2/clk
    SLICE_X5Y82          FDRE                                         r  m7/M2/buffer_reg[43]/C

Slack:                    inf
  Source:                 m3/num_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m7/M2/buffer_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.185ns (43.212%)  route 0.243ns (56.789%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE                         0.000     0.000 r  m3/num_reg[7]/C
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  m3/num_reg[7]/Q
                         net (fo=11, routed)          0.126     0.217    m3/num[7]
    SLICE_X5Y82          LUT6 (Prop_lut6_I3_O)        0.066     0.283 r  m3/M2_i_23/O
                         net (fo=1, routed)           0.117     0.400    m7/M2/P_Data[36]
    SLICE_X5Y83          LUT4 (Prop_lut4_I3_O)        0.028     0.428 r  m7/M2/buffer[36]_i_1/O
                         net (fo=1, routed)           0.000     0.428    m7/M2/buffer[36]
    SLICE_X5Y83          FDRE                                         r  m7/M2/buffer_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.877     2.362    m7/M2/clk
    SLICE_X5Y83          FDRE                                         r  m7/M2/buffer_reg[36]/C

Slack:                    inf
  Source:                 m3/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m7/M2/buffer_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.174ns (38.929%)  route 0.273ns (61.071%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE                         0.000     0.000 r  m3/num_reg[0]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  m3/num_reg[0]/Q
                         net (fo=14, routed)          0.218     0.336    m3/num[0]
    SLICE_X4Y81          LUT6 (Prop_lut6_I3_O)        0.028     0.364 r  m3/M2_i_12/O
                         net (fo=1, routed)           0.055     0.419    m7/M2/P_Data[47]
    SLICE_X4Y81          LUT4 (Prop_lut4_I3_O)        0.028     0.447 r  m7/M2/buffer[47]_i_1/O
                         net (fo=1, routed)           0.000     0.447    m7/M2/buffer[47]
    SLICE_X4Y81          FDRE                                         r  m7/M2/buffer_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.875     2.360    m7/M2/clk
    SLICE_X4Y81          FDRE                                         r  m7/M2/buffer_reg[47]/C

Slack:                    inf
  Source:                 m3/num_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m7/M2/buffer_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.185ns (38.528%)  route 0.295ns (61.472%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE                         0.000     0.000 r  m3/num_reg[7]/C
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  m3/num_reg[7]/Q
                         net (fo=11, routed)          0.179     0.270    m3/num[7]
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.066     0.336 r  m3/M2_i_25/O
                         net (fo=1, routed)           0.116     0.452    m7/M2/P_Data[34]
    SLICE_X5Y83          LUT4 (Prop_lut4_I3_O)        0.028     0.480 r  m7/M2/buffer[34]_i_1/O
                         net (fo=1, routed)           0.000     0.480    m7/M2/buffer[34]
    SLICE_X5Y83          FDRE                                         r  m7/M2/buffer_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.877     2.362    m7/M2/clk
    SLICE_X5Y83          FDRE                                         r  m7/M2/buffer_reg[34]/C

Slack:                    inf
  Source:                 m3/num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m7/M2/buffer_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.156ns (32.299%)  route 0.327ns (67.701%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE                         0.000     0.000 r  m3/num_reg[1]/C
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m3/num_reg[1]/Q
                         net (fo=12, routed)          0.153     0.253    m3/num[1]
    SLICE_X4Y82          LUT6 (Prop_lut6_I5_O)        0.028     0.281 r  m3/M2_i_15/O
                         net (fo=1, routed)           0.174     0.455    m7/M2/P_Data[44]
    SLICE_X5Y82          LUT4 (Prop_lut4_I3_O)        0.028     0.483 r  m7/M2/buffer[44]_i_1/O
                         net (fo=1, routed)           0.000     0.483    m7/M2/buffer[44]
    SLICE_X5Y82          FDRE                                         r  m7/M2/buffer_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.876     2.361    m7/M2/clk
    SLICE_X5Y82          FDRE                                         r  m7/M2/buffer_reg[44]/C

Slack:                    inf
  Source:                 m3/num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m7/M2/buffer_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.156ns (32.007%)  route 0.331ns (67.993%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE                         0.000     0.000 r  m3/num_reg[1]/C
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m3/num_reg[1]/Q
                         net (fo=12, routed)          0.153     0.253    m3/num[1]
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.028     0.281 r  m3/M2_i_14/O
                         net (fo=1, routed)           0.178     0.459    m7/M2/P_Data[45]
    SLICE_X5Y82          LUT4 (Prop_lut4_I3_O)        0.028     0.487 r  m7/M2/buffer[45]_i_1/O
                         net (fo=1, routed)           0.000     0.487    m7/M2/buffer[45]
    SLICE_X5Y82          FDRE                                         r  m7/M2/buffer_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.876     2.361    m7/M2/clk
    SLICE_X5Y82          FDRE                                         r  m7/M2/buffer_reg[45]/C

Slack:                    inf
  Source:                 m3/num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m7/M2/buffer_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.156ns (29.503%)  route 0.373ns (70.497%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE                         0.000     0.000 r  m3/num_reg[2]/C
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m3/num_reg[2]/Q
                         net (fo=12, routed)          0.202     0.302    m3/num[2]
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.028     0.330 r  m3/M2_i_17/O
                         net (fo=1, routed)           0.171     0.501    m7/M2/P_Data[42]
    SLICE_X7Y82          LUT4 (Prop_lut4_I3_O)        0.028     0.529 r  m7/M2/buffer[42]_i_1/O
                         net (fo=1, routed)           0.000     0.529    m7/M2/buffer[42]
    SLICE_X7Y82          FDRE                                         r  m7/M2/buffer_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.876     2.361    m7/M2/clk
    SLICE_X7Y82          FDRE                                         r  m7/M2/buffer_reg[42]/C





