INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:23:43 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        7.286ns  (logic 2.110ns (28.961%)  route 5.176ns (71.039%))
  Logic Levels:           18  (CARRY4=7 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1983, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X17Y100        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y100        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=20, routed)          0.430     1.154    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X19Y98         LUT4 (Prop_lut4_I0_O)        0.043     1.197 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.197    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X19Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.454 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.454    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X19Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.503 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.503    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X19Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.656 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[1]
                         net (fo=5, routed)           0.302     1.958    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_6
    SLICE_X17Y100        LUT3 (Prop_lut3_I1_O)        0.126     2.084 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8/O
                         net (fo=33, routed)          0.736     2.820    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_2
    SLICE_X24Y89         LUT6 (Prop_lut6_I2_O)        0.126     2.946 r  lsq1/handshake_lsq_lsq1_core/dataReg[3]_i_2/O
                         net (fo=2, routed)           0.504     3.450    lsq1/handshake_lsq_lsq1_core/dataReg[3]_i_2_n_0
    SLICE_X23Y93         LUT5 (Prop_lut5_I2_O)        0.043     3.493 r  lsq1/handshake_lsq_lsq1_core/level4_c1[6]_i_5/O
                         net (fo=3, routed)           0.814     4.308    lsq1/handshake_lsq_lsq1_core/level4_c1[6]_i_5_n_0
    SLICE_X9Y108         LUT4 (Prop_lut4_I1_O)        0.043     4.351 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10/O
                         net (fo=2, routed)           0.239     4.590    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10_n_0
    SLICE_X10Y108        LUT5 (Prop_lut5_I4_O)        0.043     4.633 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32/O
                         net (fo=1, routed)           0.387     5.020    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I2_O)        0.043     5.063 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.230     5.293    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X8Y111         LUT3 (Prop_lut3_I0_O)        0.043     5.336 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     5.336    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X8Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     5.509 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.509    addf0/operator/ltOp_carry__2_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.631 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=84, routed)          0.269     5.900    addf0/operator/CO[0]
    SLICE_X8Y113         LUT2 (Prop_lut2_I0_O)        0.131     6.031 r  addf0/operator/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.031    addf0/operator/p_1_in[0]
    SLICE_X8Y113         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.222     6.253 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.253    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     6.361 r  addf0/operator/_inferred__1/i__carry__0/O[2]
                         net (fo=5, routed)           0.552     6.913    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[2]
    SLICE_X7Y113         LUT5 (Prop_lut5_I1_O)        0.126     7.039 f  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=14, routed)          0.233     7.272    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[1]
    SLICE_X6Y112         LUT3 (Prop_lut3_I1_O)        0.043     7.315 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.479     7.794    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X7Y109         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=1983, unset)         0.483     9.183    addf0/operator/RightShifterComponent/clk
    SLICE_X7Y109         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
    SLICE_X7Y109         FDRE (Setup_fdre_C_R)       -0.295     8.852    addf0/operator/RightShifterComponent/level4_c1_reg[15]
  -------------------------------------------------------------------
                         required time                          8.852    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                  1.058    




