{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711447451966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711447451967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 13:04:11 2024 " "Processing started: Tue Mar 26 13:04:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711447451967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447451967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_PD3_extra_task -c lab_PD3_extra_task " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_PD3_extra_task -c lab_PD3_extra_task" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447451967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711447452209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lab_pd3_extra_task_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_lab_pd3_extra_task_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lab_PD3_extra_task_top " "Found entity 1: tb_lab_PD3_extra_task_top" {  } { { "tb_lab_PD3_extra_task_top.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/tb_lab_PD3_extra_task_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD3_extra_task_top " "Found entity 1: lab_PD3_extra_task_top" {  } { { "lab_PD3_extra_task_top.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/lab_pd3_extra_task.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/lab_pd3_extra_task.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD3_extra_task " "Found entity 1: lab_PD3_extra_task" {  } { { "lab_PD3_extra_task/synthesis/lab_PD3_extra_task.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/lab_PD3_extra_task.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD3_extra_task_mm_interconnect_0 " "Found entity 1: lab_PD3_extra_task_mm_interconnect_0" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD3_extra_task_mm_interconnect_0_rsp_mux " "Found entity 1: lab_PD3_extra_task_mm_interconnect_0_rsp_mux" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab_pd3_extra_task/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457606 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD3_extra_task_mm_interconnect_0_rsp_demux " "Found entity 1: lab_PD3_extra_task_mm_interconnect_0_rsp_demux" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD3_extra_task_mm_interconnect_0_cmd_mux " "Found entity 1: lab_PD3_extra_task_mm_interconnect_0_cmd_mux" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD3_extra_task_mm_interconnect_0_cmd_demux " "Found entity 1: lab_PD3_extra_task_mm_interconnect_0_cmd_demux" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab_pd3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457612 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457612 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457612 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457612 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711447457615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711447457617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab_PD3_extra_task_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab_PD3_extra_task_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711447457620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab_PD3_extra_task_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab_PD3_extra_task_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711447457620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD3_extra_task_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab_PD3_extra_task_mm_interconnect_0_router_002_default_decode" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457620 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab_PD3_extra_task_mm_interconnect_0_router_002 " "Found entity 2: lab_PD3_extra_task_mm_interconnect_0_router_002" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab_PD3_extra_task_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab_PD3_extra_task_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711447457621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab_PD3_extra_task_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab_PD3_extra_task_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711447457621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD3_extra_task_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab_PD3_extra_task_mm_interconnect_0_router_001_default_decode" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457621 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab_PD3_extra_task_mm_interconnect_0_router_001 " "Found entity 2: lab_PD3_extra_task_mm_interconnect_0_router_001" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab_PD3_extra_task_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab_PD3_extra_task_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711447457623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab_PD3_extra_task_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab_PD3_extra_task_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711447457623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab_pd3_extra_task/synthesis/submodules/lab_pd3_extra_task_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD3_extra_task_mm_interconnect_0_router_default_decode " "Found entity 1: lab_PD3_extra_task_mm_interconnect_0_router_default_decode" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457623 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab_PD3_extra_task_mm_interconnect_0_router " "Found entity 2: lab_PD3_extra_task_mm_interconnect_0_router" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/my_slavews.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/my_slavews.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_slaveWS " "Found entity 1: my_slaveWS" {  } { { "lab_PD3_extra_task/synthesis/submodules/my_slaveWS.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/my_slaveWS.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/my_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/my_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_slave " "Found entity 1: my_slave" {  } { { "lab_PD3_extra_task/synthesis/submodules/my_slave.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/my_slave.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd3_extra_task/synthesis/submodules/my_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd3_extra_task/synthesis/submodules/my_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_master " "Found entity 1: my_master" {  } { { "lab_PD3_extra_task/synthesis/submodules/my_master.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/my_master.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711447457630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447457630 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_PD3_extra_task_top " "Elaborating entity \"lab_PD3_extra_task_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711447457669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD3_extra_task lab_PD3_extra_task:lab3_1_inst " "Elaborating entity \"lab_PD3_extra_task\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\"" {  } { { "lab_PD3_extra_task_top.sv" "lab3_1_inst" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task_top.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_master lab_PD3_extra_task:lab3_1_inst\|my_master:my_master " "Elaborating entity \"my_master\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|my_master:my_master\"" {  } { { "lab_PD3_extra_task/synthesis/lab_PD3_extra_task.v" "my_master" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/lab_PD3_extra_task.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457671 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "my_master.sv(33) " "Verilog HDL Case Statement information at my_master.sv(33): all case item expressions in this case statement are onehot" {  } { { "lab_PD3_extra_task/synthesis/submodules/my_master.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/my_master.sv" 33 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711447457671 "|lab_PD3_extra_task_top|lab_PD3_extra_task:lab3_1_inst|my_master:my_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_slave lab_PD3_extra_task:lab3_1_inst\|my_slave:my_slave " "Elaborating entity \"my_slave\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|my_slave:my_slave\"" {  } { { "lab_PD3_extra_task/synthesis/lab_PD3_extra_task.v" "my_slave" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/lab_PD3_extra_task.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_slaveWS lab_PD3_extra_task:lab3_1_inst\|my_slaveWS:my_slavews " "Elaborating entity \"my_slaveWS\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|my_slaveWS:my_slavews\"" {  } { { "lab_PD3_extra_task/synthesis/lab_PD3_extra_task.v" "my_slavews" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/lab_PD3_extra_task.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD3_extra_task_mm_interconnect_0 lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab_PD3_extra_task_mm_interconnect_0\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab_PD3_extra_task/synthesis/lab_PD3_extra_task.v" "mm_interconnect_0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/lab_PD3_extra_task.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:my_master_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:my_master_m0_translator\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" "my_master_m0_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:my_slave_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:my_slave_s0_translator\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" "my_slave_s0_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:my_slavews_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:my_slavews_s0_translator\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" "my_slavews_s0_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:my_master_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:my_master_m0_agent\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" "my_master_m0_agent" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:my_slave_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:my_slave_s0_agent\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" "my_slave_s0_agent" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:my_slave_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:my_slave_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" "my_slave_s0_agent_rsp_fifo" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:my_slavews_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:my_slavews_s0_agent\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" "my_slavews_s0_agent" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:my_slavews_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:my_slavews_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" "my_slavews_s0_agent_rsp_fifo" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD3_extra_task_mm_interconnect_0_router lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_router:router " "Elaborating entity \"lab_PD3_extra_task_mm_interconnect_0_router\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_router:router\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" "router" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD3_extra_task_mm_interconnect_0_router_default_decode lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_router:router\|lab_PD3_extra_task_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab_PD3_extra_task_mm_interconnect_0_router_default_decode\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_router:router\|lab_PD3_extra_task_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD3_extra_task_mm_interconnect_0_router_001 lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab_PD3_extra_task_mm_interconnect_0_router_001\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_router_001:router_001\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" "router_001" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD3_extra_task_mm_interconnect_0_router_001_default_decode lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_router_001:router_001\|lab_PD3_extra_task_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab_PD3_extra_task_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_router_001:router_001\|lab_PD3_extra_task_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD3_extra_task_mm_interconnect_0_router_002 lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab_PD3_extra_task_mm_interconnect_0_router_002\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_router_002:router_002\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" "router_002" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD3_extra_task_mm_interconnect_0_router_002_default_decode lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_router_002:router_002\|lab_PD3_extra_task_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab_PD3_extra_task_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_router_002:router_002\|lab_PD3_extra_task_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:my_slave_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:my_slave_s0_burst_adapter\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" "my_slave_s0_burst_adapter" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:my_slave_s0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:my_slave_s0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD3_extra_task_mm_interconnect_0_cmd_demux lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab_PD3_extra_task_mm_interconnect_0_cmd_demux\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" "cmd_demux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD3_extra_task_mm_interconnect_0_cmd_mux lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab_PD3_extra_task_mm_interconnect_0_cmd_mux\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" "cmd_mux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD3_extra_task_mm_interconnect_0_rsp_demux lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab_PD3_extra_task_mm_interconnect_0_rsp_demux\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" "rsp_demux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD3_extra_task_mm_interconnect_0_rsp_mux lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab_PD3_extra_task_mm_interconnect_0_rsp_mux\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" "rsp_mux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" "my_slave_s0_rsp_width_adapter" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457713 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711447457715 "|lab_PD3_extra_task_top|lab_PD3_extra_task:lab3_1_inst|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711447457715 "|lab_PD3_extra_task_top|lab_PD3_extra_task:lab3_1_inst|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711447457715 "|lab_PD3_extra_task_top|lab_PD3_extra_task:lab3_1_inst|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" "my_slave_s0_cmd_width_adapter" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" 1046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001 lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"lab_PD3_extra_task:lab3_1_inst\|lab_PD3_extra_task_mm_interconnect_0:mm_interconnect_0\|lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447457721 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab_PD3_extra_task/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711447458123 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711447458123 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[10\] GND " "Pin \"ledB\[10\]\" is stuck at GND" {  } { { "lab_PD3_extra_task_top.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711447458132 "|lab_PD3_extra_task_top|ledB[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[11\] GND " "Pin \"ledB\[11\]\" is stuck at GND" {  } { { "lab_PD3_extra_task_top.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711447458132 "|lab_PD3_extra_task_top|ledB[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[14\] GND " "Pin \"ledB\[14\]\" is stuck at GND" {  } { { "lab_PD3_extra_task_top.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711447458132 "|lab_PD3_extra_task_top|ledB[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[15\] GND " "Pin \"ledB\[15\]\" is stuck at GND" {  } { { "lab_PD3_extra_task_top.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711447458132 "|lab_PD3_extra_task_top|ledB[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[16\] GND " "Pin \"ledB\[16\]\" is stuck at GND" {  } { { "lab_PD3_extra_task_top.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711447458132 "|lab_PD3_extra_task_top|ledB[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[18\] GND " "Pin \"ledB\[18\]\" is stuck at GND" {  } { { "lab_PD3_extra_task_top.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711447458132 "|lab_PD3_extra_task_top|ledB[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[19\] GND " "Pin \"ledB\[19\]\" is stuck at GND" {  } { { "lab_PD3_extra_task_top.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711447458132 "|lab_PD3_extra_task_top|ledB[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[20\] GND " "Pin \"ledB\[20\]\" is stuck at GND" {  } { { "lab_PD3_extra_task_top.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711447458132 "|lab_PD3_extra_task_top|ledB[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[22\] GND " "Pin \"ledB\[22\]\" is stuck at GND" {  } { { "lab_PD3_extra_task_top.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711447458132 "|lab_PD3_extra_task_top|ledB[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[23\] GND " "Pin \"ledB\[23\]\" is stuck at GND" {  } { { "lab_PD3_extra_task_top.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711447458132 "|lab_PD3_extra_task_top|ledB[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[25\] GND " "Pin \"ledB\[25\]\" is stuck at GND" {  } { { "lab_PD3_extra_task_top.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711447458132 "|lab_PD3_extra_task_top|ledB[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[26\] GND " "Pin \"ledB\[26\]\" is stuck at GND" {  } { { "lab_PD3_extra_task_top.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711447458132 "|lab_PD3_extra_task_top|ledB[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[27\] GND " "Pin \"ledB\[27\]\" is stuck at GND" {  } { { "lab_PD3_extra_task_top.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711447458132 "|lab_PD3_extra_task_top|ledB[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[29\] GND " "Pin \"ledB\[29\]\" is stuck at GND" {  } { { "lab_PD3_extra_task_top.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711447458132 "|lab_PD3_extra_task_top|ledB[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[30\] GND " "Pin \"ledB\[30\]\" is stuck at GND" {  } { { "lab_PD3_extra_task_top.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711447458132 "|lab_PD3_extra_task_top|ledB[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[31\] GND " "Pin \"ledB\[31\]\" is stuck at GND" {  } { { "lab_PD3_extra_task_top.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711447458132 "|lab_PD3_extra_task_top|ledB[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711447458132 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711447458166 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "175 " "175 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711447458314 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/output_files/lab_PD3_extra_task.map.smsg " "Generated suppressed messages file D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/output_files/lab_PD3_extra_task.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447458351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711447458476 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711447458476 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711447458503 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711447458503 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711447458503 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711447458503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711447458517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 13:04:18 2024 " "Processing ended: Tue Mar 26 13:04:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711447458517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711447458517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711447458517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711447458517 ""}
