# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:32:34 on Dec 29,2024
# vlog -reportprogress 300 -vlog01compat -work presynth D:/GDUT_EDA_Libero_verilog code/_74HC74/hdl/74HC74.v 
# -- Compiling module _74HC74
# 
# Top level modules:
# 	_74HC74
# End time: 15:32:34 on Dec 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:32:34 on Dec 29,2024
# vlog -reportprogress 300 "+incdir+D:/GDUT_EDA_Libero_verilog code/_74HC74/stimulus" -vlog01compat -work presynth D:/GDUT_EDA_Libero_verilog code/_74HC74/stimulus/test74.v 
# -- Compiling module test74
# 
# Top level modules:
# 	test74
# End time: 15:32:34 on Dec 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L presynth -t 1ps presynth.test74 
# Start time: 15:32:34 on Dec 29,2024
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading presynth.test74
# Loading presynth._74HC74
# Time = 0, Set = 0, Reset = 0, D = 0, Q = x, Qn = x
# Time = 5, Set = 0, Reset = 0, D = 0, Q = 0, Qn = 1
# Time = 10, Set = 0, Reset = 1, D = 0, Q = 0, Qn = 1
# Time = 20, Set = 0, Reset = 0, D = 0, Q = 0, Qn = 1
# Time = 30, Set = 1, Reset = 0, D = 0, Q = 0, Qn = 1
# Time = 35, Set = 1, Reset = 0, D = 0, Q = 1, Qn = 0
# Time = 40, Set = 0, Reset = 0, D = 0, Q = 1, Qn = 0
# Time = 45, Set = 0, Reset = 0, D = 0, Q = 0, Qn = 1
# Time = 50, Set = 0, Reset = 0, D = 1, Q = 0, Qn = 1
# Time = 55, Set = 0, Reset = 0, D = 1, Q = 1, Qn = 0
# Time = 60, Set = 0, Reset = 0, D = 0, Q = 1, Qn = 0
# Time = 65, Set = 0, Reset = 0, D = 0, Q = 0, Qn = 1
# Time = 70, Set = 0, Reset = 1, D = 0, Q = 0, Qn = 1
# Time = 80, Set = 0, Reset = 0, D = 0, Q = 0, Qn = 1
# Time = 90, Set = 1, Reset = 0, D = 0, Q = 0, Qn = 1
# Time = 95, Set = 1, Reset = 0, D = 0, Q = 1, Qn = 0
# Time = 100, Set = 0, Reset = 0, D = 0, Q = 1, Qn = 0
# Time = 105, Set = 0, Reset = 0, D = 0, Q = 0, Qn = 1
# Time = 110, Set = 0, Reset = 0, D = 1, Q = 0, Qn = 1
# Time = 115, Set = 0, Reset = 0, D = 1, Q = 1, Qn = 0
# Time = 120, Set = 0, Reset = 0, D = 0, Q = 1, Qn = 0
# Time = 125, Set = 0, Reset = 0, D = 0, Q = 0, Qn = 1
# Time = 130, Set = 0, Reset = 1, D = 0, Q = 0, Qn = 1
# Time = 140, Set = 0, Reset = 0, D = 0, Q = 0, Qn = 1
# Time = 150, Set = 1, Reset = 0, D = 0, Q = 0, Qn = 1
# Time = 155, Set = 1, Reset = 0, D = 0, Q = 1, Qn = 0
# Time = 160, Set = 0, Reset = 0, D = 0, Q = 1, Qn = 0
# Time = 165, Set = 0, Reset = 0, D = 0, Q = 0, Qn = 1
# Time = 170, Set = 0, Reset = 0, D = 1, Q = 0, Qn = 1
# Time = 175, Set = 0, Reset = 0, D = 1, Q = 1, Qn = 0
# Time = 180, Set = 0, Reset = 0, D = 0, Q = 1, Qn = 0
# Time = 185, Set = 0, Reset = 0, D = 0, Q = 0, Qn = 1
# ** Note: $finish    : D:/GDUT_EDA_Libero_verilog code/_74HC74/stimulus/test74.v(38)
#    Time: 190 ns  Iteration: 0  Instance: /test74
# 1
# Break in Module test74 at D:/GDUT_EDA_Libero_verilog code/_74HC74/stimulus/test74.v line 38
# End time: 15:35:44 on Dec 29,2024, Elapsed time: 0:03:10
# Errors: 0, Warnings: 0
