(pcb "C:\3ric\kicad\3ric\spectra-dsn\3ric_4.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "8.0.4")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer In1.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (layer In2.Cu
      (type signal)
      (property
        (index 2)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 3)
      )
    )
    (boundary
      (path pcb 0  330130 -293180  25130 -293180  25130 -49180  330130 -49180
            330130 -293180)
    )
    (plane GND (polygon In2.Cu 0  81170 -50900  328740 -50900  328960 -51120  328960 -66780
            328740 -67000  318670 -67000  318670 -282620  309513 -282616
            309420 -282510  309420 -67000  303740 -67000  303740 -282270
            294583 -282266  294490 -282160  294490 -67000  289020 -67000
            289020 -282280  279863 -282276  279770 -282170  279770 -67000
            275090 -67000  275090 -282730  265933 -282726  265840 -282620
            265840 -67000  260160 -67000  260160 -282380  251003 -282376
            250910 -282270  250910 -67000  245440 -67000  245440 -282390
            236283 -282386  236190 -282280  236190 -67000  231510 -67000
            231510 -282840  222353 -282836  222260 -282730  222260 -67000
            216580 -67000  216580 -282490  207423 -282486  207330 -282380
            207330 -67000  201860 -67000  201860 -282500  192703 -282496
            192610 -282390  192610 -67000  188040 -67000  188040 -282950
            178883 -282946  178790 -282840  178790 -67000  173110 -67000
            173110 -282600  163953 -282596  163860 -282490  163860 -67000
            158390 -67000  158390 -282610  149233 -282606  149140 -282500
            149140 -67000  142520 -67000  142520 -282630  133363 -282626
            133270 -282520  133270 -67000  127590 -67000  127590 -282280
            118433 -282276  118340 -282170  118340 -67000  112870 -67000
            112870 -282290  103713 -282286  103620 -282180  103620 -67000
            96110 -67000  96110 -282000  86952.8 -281996  86860 -281890
            86860 -67000  81180 -67000  81180 -281650  72022.8 -281646  71930 -281540
            71930 -67000  66460 -67000  66460 -281660  57302.8 -281656  57210 -281550
            57210 -67000  50650 -67000  50650 -282130  41492.8 -282126  41400 -282020
            41400 -67000  36160 -67000  36160 -291450  27010 -291450  26910 -291350
            26910 -67000  26640 -67000  26430 -66790  26430 -50930  26380 -50930
            26350 -50900  26910 -50900  26910 -50870  26930 -50850  36090 -50850
            36140 -50900  57210 -50900  57210 -50870  57230 -50850  66390 -50850
            66440 -50900  71930 -50900  71930 -50860  71950 -50840  81110 -50840
            81170 -50900))
    (plane VCC (polygon In2.Cu 0  132060 -283480  143590 -283480  143590 -68079.9  143549 -67937.4
            146743 -67897.3  146743 -67966.6  148280 -67947.3  148280 -283480
            159550 -283480  159550 -68380  159506 -68227.4  162700 -68187.3
            162700 -283480  174520 -283480  174520 -68570  174476 -68417.4
            177670 -68377.3  177670 -283480  188890 -283480  188890 -68900
            188846 -68747.4  192040 -68707.3  192040 -283480  202930 -283480
            202930 -68590  202886 -68437.4  206080 -68397.3  206080 -283480
            217730 -283480  217730 -69090  217686 -68937.4  220880 -68897.3
            220880 -283480  232400 -283480  232400 -68960  232356 -68807.4
            235550 -68767.3  235550 -283480  246580 -283480  246580 -68480
            246536 -68327.4  249730 -68287.3  249730 -283480  261470 -283480
            261470 -68730  261426 -68577.4  264620 -68537.3  264620 -283480
            275950 -283480  275950 -68600  275906 -68447.4  279100 -68407.3
            279100 -283480  290110 -283480  290110 -68580  290066 -68427.4
            293260 -68387.3  293260 -283480  305180 -283480  305180 -68710
            305136 -68557.4  308330 -68517.3  308330 -283480  319500 -283480
            319500 -67890  328250 -67890  328770 -68410  328479 -283480
            328980 -283480  329180 -283680  329180 -291910  328650 -292440
            305180 -292440  305180 -292680  305174 -292440  290110 -292440
            290110 -292550  290107 -292440  275950 -292440  275950 -292570
            275947 -292440  261470 -292440  261470 -292700  261464 -292440
            246580 -292440  246580 -292450  246580 -292440  233110 -292440
            232390 -292530  232393 -292440  220886 -292440  220880 -292480
            220880 -292440  202930 -292440  202930 -292560  202927 -292440
            188881 -292440  188880 -292470  188880 -292440  174520 -292440
            174520 -292540  174518 -292440  98070 -292440  98070 -292500
            98068.5 -292440  67210 -292440  67210 -292500  67208.5 -292440
            36930 -292440  36760 -292270  36760 -291550  36360 -291550  36760 -291500
            36760 -283500  36670 -283500  36690 -283480  36760 -283480  36760 -283180
            37410 -283180  37410 -67850  37366.4 -67697.4  40560 -67657.3
            40560 -283480  52000 -283480  52000 -67950  51956.4 -67797.4
            55150 -67757.3  55150 -283480  67210 -283480  67210 -68530  67166.4 -68377.4
            70360 -68337.3  70360 -283480  82350 -283480  82350 -68390  82306.4 -68237.4
            85500 -68197.3  85500 -283480  98070 -283480  98070 -68530  98026.4 -68377.4
            101220 -68337.3  101220 -283480  114130 -283480  114130 -68440
            114468 -68602.4  117280 -68567.1  117280 -283480  128910 -283480
            128910 -67780  128866 -67627.4  132060 -67587.3  132060 -283480))
    (keepout "" (polygon signal 0  209092 -53600.2  208962 -53659.7  208854 -53753.3  208776 -53873.7
            208736 -54010.9  208736 -54154  208776 -54291.2  208854 -54411.6
            208962 -54505.2  209092 -54564.7  209234 -54585  209375 -54564.7
            209505 -54505.2  209613 -54411.6  209691 -54291.2  209731 -54154
            209734 -54082.5  209731 -54010.9  209691 -53873.7  209613 -53753.3
            209505 -53659.7  209375 -53600.2  209234 -53579.9  209092 -53600.2))
    (keepout "" (polygon signal 0  217092 -53600.2  216962 -53659.7  216854 -53753.3  216776 -53873.7
            216736 -54010.9  216736 -54154  216776 -54291.2  216854 -54411.6
            216962 -54505.2  217092 -54564.7  217234 -54585  217375 -54564.7
            217505 -54505.2  217613 -54411.6  217691 -54291.2  217731 -54154
            217734 -54082.5  217731 -54010.9  217691 -53873.7  217613 -53753.3
            217505 -53659.7  217375 -53600.2  217234 -53579.9  217092 -53600.2))
    (keepout "" (polygon signal 0  178779 -53548.7  178649 -53608.1  178541 -53701.8  178463 -53822.1
            178423 -53959.4  178423 -54102.4  178463 -54239.7  178541 -54360
            178649 -54453.7  178779 -54513.1  178920 -54533.5  179062 -54513.1
            179192 -54453.7  179300 -54360  179378 -54239.7  179418 -54102.4
            179420 -54030.9  179418 -53959.4  179378 -53822.1  179300 -53701.8
            179192 -53608.1  179062 -53548.7  178920 -53528.3  178779 -53548.7))
    (keepout "" (polygon signal 0  186779 -53548.7  186649 -53608.1  186541 -53701.8  186463 -53822.1
            186423 -53959.4  186423 -54102.4  186463 -54239.7  186541 -54360
            186649 -54453.7  186779 -54513.1  186920 -54533.5  187062 -54513.1
            187192 -54453.7  187300 -54360  187378 -54239.7  187418 -54102.4
            187420 -54030.9  187418 -53959.4  187378 -53822.1  187300 -53701.8
            187192 -53608.1  187062 -53548.7  186920 -53528.3  186779 -53548.7))
    (via "Via[0-3]_800:400_um" "Via[0-3]_800:500_um")
    (rule
      (width 250)
      (clearance 200)
      (clearance 200 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_2x09_P2.54mm_Vertical
      (place J1 281090.000000 -188690.000000 front -90.000000 (PN Conn_02x09_Top_Bottom))
    )
    (component Resistor_SMD:R_0402_1005Metric_Pad0.72x0.64mm_HandSolder
      (place R44 283970.000000 -184910.000000 back 90.000000 (PN 1K))
      (place R43 255290.000000 -187500.000000 back 90.000000 (PN 1K))
      (place R42 255450.000000 -191130.000000 back 90.000000 (PN 1K))
      (place R41 260940.000000 -184947.500000 back 90.000000 (PN 1K))
      (place R40 265510.000000 -184870.000000 back 90.000000 (PN 1K))
      (place R39 269220.000000 -184990.000000 back 90.000000 (PN 1K))
      (place R33 272980.000000 -184870.000000 back 90.000000 (PN 1K))
      (place R32 276780.000000 -184870.000000 back 90.000000 (PN 1K))
      (place R25 280010.000000 -184842.500000 back 90.000000 (PN 1K))
    )
    (component Capacitor_SMD:C_1206_3216Metric_Pad1.33x1.80mm_HandSolder
      (place C105 151340.000000 -65065.000000 back 90.000000 (PN 0.1µ))
      (place C104 138490.000000 -70267.500000 back 90.000000 (PN 0.1µ))
      (place C103 80180.000000 -68177.500000 back 270.000000 (PN 0.1µ))
      (place C102 185867.500000 -82880.000000 back 180.000000 (PN 0.1µ))
      (place C101 178065.000000 -105315.000000 back 90.000000 (PN 0.1µ))
      (place C100 179030.000000 -126010.000000 back 0.000000 (PN 0.1µ))
      (place C99 142110.000000 -108630.000000 back 90.000000 (PN 0.1µ))
      (place C98 199250.000000 -152705.000000 back 90.000000 (PN 0.1µ))
      (place C97 228740.000000 -134907.500000 back 90.000000 (PN 0.1µ))
      (place C96 185890.000000 -153330.000000 back 90.000000 (PN 0.1µ))
      (place C90 55280.000000 -190485.000000 back 270.000000 (PN 0.1µ))
      (place C89 71177.500000 -190375.000000 back 270.000000 (PN 0.1µ))
      (place C88 86900.000000 -190880.000000 back 270.000000 (PN 0.1µ))
      (place C86 286420.000000 -134440.000000 back 90.000000 (PN 0.1µ))
      (place C78 300430.000000 -134090.000000 back 90.000000 (PN 0.1µ))
      (place C77 265070.000000 -108327.500000 back 90.000000 (PN 0.1µ))
      (place C76 250750.000000 -108440.000000 back 90.000000 (PN 0.1µ))
      (place C75 243250.000000 -135037.500000 back 90.000000 (PN 0.1µ))
      (place C74 235740.000000 -108380.000000 back 90.000000 (PN 0.1µ))
      (place C73 221280.000000 -108440.000000 back 90.000000 (PN 0.1µ))
      (place C69 279540.000000 -108160.000000 back 90.000000 (PN 0.1µF))
      (place C68 296340.000000 -159500.000000 back 90.000000 (PN 0.1µ))
      (place C67 309680.000000 -166070.000000 back 90.000000 (PN 0.1µF))
      (place C66 322120.000000 -166757.500000 back 90.000000 (PN 0.1µF))
      (place C65 308110.000000 -108217.500000 back 90.000000 (PN 0.1µF))
      (place C64 322610.000000 -108070.000000 back 90.000000 (PN 0.1µF))
      (place C63 293430.000000 -108290.000000 back 90.000000 (PN 0.1µ))
      (place C62 171047.500000 -166040.000000 back 90.000000 (PN 0.1µF))
      (place C56 209680.000000 -207247.500000 back 90.000000 (PN 0.1µF))
      (place C55 224640.000000 -206927.500000 back 90.000000 (PN 0.1µF))
      (place C54 156540.000000 -152330.000000 back 90.000000 (PN 0.1µF))
      (place C53 185720.000000 -180107.500000 back 90.000000 (PN 0.1µF))
      (place C52 110530.000000 -166742.500000 back 90.000000 (PN 0.1µF))
      (place C_RESET_1 41360.000000 -125217.500000 back 90.000000 (PN 0.1µF))
      (place C47 191690.000000 -208290.000000 back 90.000000 (PN 0.1µF))
      (place C46 176590.000000 -208135.000000 back 90.000000 (PN 0.1µF))
      (place C45 142700.000000 -188157.500000 back 90.000000 (PN 0.1µF))
      (place C43 230840.000000 -276010.000000 back 180.000000 (PN 0.1µF))
      (place C39 282540.000000 -256640.000000 back 0.000000 (PN 0.1µF))
      (place C35 40720.000000 -190485.000000 back 270.000000 (PN 0.1µF))
      (place C33 71330.000000 -214445.000000 back 90.000000 (PN 0.1µF))
      (place C32 56070.000000 -215227.500000 back 90.000000 (PN 0.1µF))
      (place C30 127600.000000 -238450.000000 back 90.000000 (PN 0.1µF))
      (place C29 111550.000000 -238720.000000 back 90.000000 (PN 0.1µF))
      (place C28 95640.000000 -238250.000000 back 90.000000 (PN 0.1µF))
      (place C27 79760.000000 -239100.000000 back 90.000000 (PN 0.1µF))
      (place C26 63380.000000 -237757.500000 back 90.000000 (PN 0.1µF))
      (place C25 47730.000000 -237977.500000 back 90.000000 (PN 0.1µF))
      (place C24 47510.000000 -265477.500000 back 90.000000 (PN 0.1µF))
      (place C23 63000.000000 -264980.000000 back 90.000000 (PN 0.1µF))
      (place C22 79600.000000 -266035.000000 back 90.000000 (PN 0.1µF))
      (place C16 95230.000000 -266185.000000 back 90.000000 (PN 0.1µF))
      (place C15 109120.000000 -267485.000000 back 90.000000 (PN 0.1µ))
      (place C14 121810.000000 -266895.000000 back 90.000000 (PN 0.1µF))
      (place C13 136080.000000 -266935.000000 back 90.000000 (PN 0.1µ))
      (place C12 257720.000000 -132260.000000 back 90.000000 (PN 0.1µF))
      (place C11 316230.000000 -134915.000000 back 90.000000 (PN 0.1µ))
      (place C10 280590.000000 -235700.000000 back 0.000000 (PN 0.1µ))
      (place C9 280892.500000 -213605.000000 back 0.000000 (PN 0.1µF))
      (place C8 272220.000000 -131390.000000 back 90.000000 (PN 0.1µ))
      (place C6 281877.500000 -279030.000000 back 180.000000 (PN 0.1µ))
    )
    (component Capacitor_SMD:C_1206_3216Metric_Pad1.33x1.80mm_HandSolder::1
      (place C95 40960.000000 -142402.500000 back 90.000000 (PN 0.1µ))
      (place C87 136175.000000 -154155.000000 back 90.000000 (PN 0.1µ))
      (place C85 102720.000000 -142577.500000 back 90.000000 (PN 0.1µ))
      (place C83 87020.000000 -142767.500000 back 90.000000 (PN 0.1µ))
      (place C82 48150.000000 -166952.500000 back 90.000000 (PN 0.1µ))
      (place C81 33080.000000 -166827.500000 back 90.000000 (PN 0.1µ))
      (place C80 71440.000000 -142455.000000 back 90.000000 (PN 0.1µ))
      (place C79 56680.000000 -142395.000000 back 90.000000 (PN 0.1µ))
      (place C72 79000.000000 -166787.500000 back 90.000000 (PN 0.1µF))
      (place C71 62940.000000 -166827.500000 back 90.000000 (PN 0.1µF))
      (place C70 118340.000000 -142465.000000 back 90.000000 (PN 0.1µF))
      (place C61 94690.000000 -166867.500000 back 90.000000 (PN 0.1µF))
      (place C60 240440.000000 -206922.500000 back 270.000000 (PN 0.1µF))
      (place C59 213160.000000 -151335.000000 back 90.000000 (PN 0.1µF))
      (place C57 156990.000000 -183130.000000 back 90.000000 (PN 0.1µ))
      (place C44 217580.000000 -181560.000000 back 180.000000 (PN 0.1µF))
      (place C42 205327.500000 -242360.000000 back 0.000000 (PN 0.1µF))
      (place C41 228315.000000 -242675.000000 back 90.000000 (PN 0.1µF))
      (place C40 192375.000000 -275355.000000 back 0.000000 (PN 0.1µF))
      (place C38 146750.000000 -211410.000000 back 0.000000 (PN 0.1µF))
      (place C37 113840.000000 -191660.000000 back 180.000000 (PN 0.1µF))
      (place C36 114377.500000 -214380.000000 back 180.000000 (PN 0.1µF))
      (place C34 87030.000000 -214327.500000 back 90.000000 (PN 0.1µF))
      (place C31 152337.500000 -237280.000000 back 180.000000 (PN 0.1µF))
      (place C21 158132.500000 -271460.000000 back 180.000000 (PN 0.1µF))
      (place C20 157325.000000 -255665.000000 back 180.000000 (PN 0.1µF))
      (place C19 183062.500000 -256340.000000 back 180.000000 (PN 0.1µF))
      (place C18 183222.500000 -243620.000000 back 180.000000 (PN 0.1µF))
      (place C17 183182.500000 -231050.000000 back 180.000000 (PN 0.1µF))
      (place C7 262530.000000 -161825.000000 back 180.000000 (PN 0.1µF))
    )
    (component Capacitor_SMD:C_0805_2012Metric_Pad1.18x1.45mm_HandSolder
      (place C3 296400.000000 -170632.500000 back 90.000000 (PN C30))
    )
    (component Resistor_SMD:R_0805_2012Metric_Pad1.20x1.40mm_HandSolder
      (place R_RESET_1 41830.000000 -116510.000000 back 90.000000 (PN 1K))
      (place R_RED_500 256570.000000 -78802.500000 back 0.000000 (PN 500))
      (place R_GREEN_500 268667.500000 -79802.500000 back 0.000000 (PN 500))
      (place R_BLUE_500 289167.500000 -79302.500000 back 0.000000 (PN 500))
      (place RM2 260480.000000 -65130.000000 back 0.000000 (PN R))
      (place RM1 255420.000000 -65100.000000 back 0.000000 (PN R))
      (place RKB2 238010.000000 -65130.000000 back 0.000000 (PN R))
      (place RKB1 233010.000000 -65130.000000 back 0.000000 (PN R))
      (place R38 312640.000000 -83970.000000 back 0.000000 (PN 2k2))
      (place R37 305997.500000 -83930.000000 back 180.000000 (PN 2k2))
      (place R31 204650.000000 -100240.000000 back 0.000000 (PN 1K))
      (place R30 257090.000000 -239200.000000 back 270.000000 (PN 1K))
      (place R29 256877.500000 -282627.500000 back 270.000000 (PN 1K))
      (place R28 204552.500000 -110740.000000 back 0.000000 (PN 1K))
      (place R27 162135.000000 -87370.000000 back 180.000000 (PN 1K))
      (place R26 166745.000000 -100385.000000 back 90.000000 (PN 1K))
    )
    (component Resistor_SMD:R_0603_1608Metric_Pad0.98x0.95mm_HandSolder
      (place R_RED_220 260570.000000 -74302.500000 back 0.000000 (PN 220))
      (place R_POWER1 41830.000000 -107607.500000 back 90.000000 (PN 330))
      (place R_GREEN_220 270990.000000 -74802.500000 back 0.000000 (PN 220))
      (place R_BLUE_220 281972.500000 -74302.500000 back 0.000000 (PN 220))
      (place R35 303122.500000 -180850.000000 back 180.000000 (PN R680K))
      (place R22 128860.000000 -121587.500000 back 270.000000 (PN R))
      (place R21 29855.000000 -181260.000000 back 180.000000 (PN R))
      (place R20 134810.000000 -289360.000000 back 0.000000 (PN R))
      (place R19 155160.000000 -289300.000000 back 180.000000 (PN R))
      (place R18 30602.500000 -278990.000000 back 180.000000 (PN R))
      (place R17 97067.500000 -284160.000000 back 180.000000 (PN R))
      (place R16 77467.500000 -288730.000000 back 0.000000 (PN R))
      (place R15 96870.000000 -287690.000000 back 180.000000 (PN R))
      (place R14 77462.500000 -284200.000000 back 180.000000 (PN R))
      (place R13 56582.500000 -288670.000000 back 0.000000 (PN R))
      (place R10 134797.500000 -285240.000000 back 180.000000 (PN R))
      (place R9 114610.000000 -289030.000000 back 180.000000 (PN R))
    )
    (component Resistor_SMD:R_0603_1608Metric_Pad0.98x0.95mm_HandSolder::1
      (place R12 31810.000000 -233940.000000 back 180.000000 (PN R))
      (place R11 28050.000000 -234080.000000 back 180.000000 (PN R))
      (place R8 32670.000000 -204740.000000 back 180.000000 (PN R))
      (place R7 28320.000000 -204530.000000 back 0.000000 (PN R))
    )
    (component Capacitor_SMD:C_0603_1608Metric_Pad1.08x0.95mm_HandSolder
      (place C51 318640.000000 -69550.000000 back 0.000000 (PN 106))
      (place C50 315340.000000 -77200.000000 back 180.000000 (PN 106))
      (place C49 311490.000000 -69590.000000 back 0.000000 (PN 106))
      (place C48 307530.000000 -77370.000000 back 0.000000 (PN 106))
      (place C4 308452.500000 -180960.000000 back 180.000000 (PN C106))
    )
    (component LED_THT:LED_D5.0mm
      (place LED_TEXT1 29040.000000 -211330.000000 front 0.000000 (PN LED))
      (place LED_GFX1 28840.000000 -197980.000000 front 0.000000 (PN LED))
    )
    (component LED_THT:LED_D5.0mm::1
      (place LED_RW1 61615.000000 -286630.000000 front 0.000000 (PN LED))
      (place LED_RROM1 90230.000000 -287120.000000 front 0.000000 (PN LED))
      (place LED_RRAM1 82470.000000 -287150.000000 front 0.000000 (PN LED))
      (place LED_RO1 69490.000000 -286790.000000 front 0.000000 (PN LED))
      (place LED_PG2 28745.000000 -241800.000000 front 0.000000 (PN LED))
      (place LED_PG1 28510.000000 -227930.000000 front 0.000000 (PN LED))
      (place LED_MIX1 127115.000000 -287390.000000 front 0.000000 (PN LED))
      (place LED_LGR1 147795.000000 -287570.000000 front 0.000000 (PN LED))
      (place LED_HGR1 139815.000000 -287560.000000 front 0.000000 (PN LED))
      (place LED_FULL1 119025.000000 -287400.000000 front 0.000000 (PN LED))
      (place LED_FF1 101800.000000 -287320.000000 front 0.000000 (PN LED))
      (place LED_BASIC1 28720.000000 -186650.000000 front 0.000000 (PN LED))
      (place LED_BANK1 28610.000000 -271880.000000 front 0.000000 (PN LED))
    )
    (component LED_THT:LED_D5.0mm::2
      (place LED_DISK1 121860.000000 -123160.000000 front 90.000000 (PN LED))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x01_P2.54mm_Vertical
      (place J_POWER_1 134915.000000 -128270.000000 front 0.000000 (PN Conn_01x02_Pin))
      (place J_RESET_1 31060.000000 -117760.000000 front 0.000000 (PN Conn_01x02_Pin))
      (place J_POWER_2 30950.000000 -125620.000000 front 0.000000 (PN Conn_01x02_Pin))
      (place J_BEEP1 30435.000000 -260520.000000 front 90.000000 (PN Conn_01x02_Pin))
    )
    (component MountingHole:MountingHole_4.3mm_M4
      (place H10 323610.000000 -81970.000000 front 0.000000 (PN MountingHole))
      (place H9 323610.000000 -214160.000000 front 0.000000 (PN MountingHole))
      (place H8 323610.000000 -286620.000000 front 0.000000 (PN MountingHole))
      (place H7 41620.000000 -286620.000000 front 0.000000 (PN MountingHole))
      (place H6 166170.000000 -286620.000000 front 0.000000 (PN MountingHole))
      (place H5 41510.000000 -214080.000000 front 0.000000 (PN MountingHole))
      (place H3 166250.000000 -59420.000000 front 0.000000 (PN MountingHole))
      (place H1 41680.000000 -59380.000000 front 0.000000 (PN MountingHole))
    )
    (component MountingHole:MountingHole_4.3mm_M4::1
      (place H4 166170.000000 -214180.000000 front 0.000000 (PN MountingHole))
      (place H2 120500.000000 -59410.000000 front 0.000000 (PN MountingHole))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket"
      (place M3_VBUS_HIGH1 153170.000000 -171520.000000 front 0.000000 (PN 74LS245))
      (place R2 134790.000000 -58270.000000 front 0.000000 (PN 74LS245))
      (place U2_PIXEL_LATCH1 239270.000000 -123770.000000 front 0.000000 (PN ~))
      (place L3_BUS_A_HIGH1 152610.000000 -140760.000000 front 0.000000 (PN 74LS245))
      (place U3_LOWRES_OUT1 282500.000000 -123310.000000 front 0.000000 (PN ~))
      (place V1_PALETTE_LATCH1 296450.000000 -123110.000000 front 0.000000 (PN ~))
      (place L2_BUS_A_LOW1 182040.000000 -140710.000000 front 0.000000 (PN 74LS245))
      (place U1_VID_SHIFT1 224800.000000 -123950.000000 front 0.000000 (PN ~))
      (place L4_BUS_DATA1 195320.000000 -140710.000000 front 0.000000 (PN 74LS245))
      (place V2_PHI16_LATCH1 312430.000000 -122990.000000 front 0.000000 (PN ~))
      (place M2_VBUS_LOW1 181910.000000 -169530.000000 front 0.000000 (PN 74LS245))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place B7 106640.000000 -158997.500000 front 0.000000 (PN 74LS00))
      (place B2 29220.000000 -159435.000000 front 0.000000 (PN 74LS00))
      (place B3 44230.000000 -159435.000000 front 0.000000 (PN 74LS32))
      (place A5 114450.000000 -134990.000000 front 0.000000 (PN 74LS08))
      (place A2 67490.000000 -134670.000000 front 0.000000 (PN 74LS32))
      (place B5 75140.000000 -159305.000000 front 0.000000 (PN 74LS08))
      (place N2_NOT_SIG1 138750.000000 -179422.500000 front 0.000000 (PN 74LS14))
      (place B6 90900.000000 -158985.000000 front 0.000000 (PN 74LS04))
      (place A1 52800.000000 -134670.000000 front 0.000000 (PN 74LS08))
      (place B4 59080.000000 -159305.000000 front 0.000000 (PN 74LS32))
      (place A3 83170.000000 -134940.000000 front 0.000000 (PN 74LS08))
      (place B1 37160.000000 -134710.000000 front 0.000000 (PN 74LS08))
      (place A4 98950.000000 -134990.000000 front 0.000000 (PN 74LS32))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (place W8 318930.000000 -100570.000000 front 0.000000 (PN 74LS32))
      (place W7 304280.000000 -100590.000000 front 0.000000 (PN 74LS32))
      (place E4 91640.000000 -230710.000000 front 0.000000 (PN 74LS32))
      (place W6 289520.000000 -100320.000000 front 0.000000 (PN 74LS32))
      (place Q2 318200.000000 -158847.500000 front 0.000000 (PN 74LS20))
      (place F6 117950.000000 -259080.000000 front 0.000000 (PN 74LS00))
      (place F5 105010.000000 -259450.000000 front 0.000000 (PN 74LS14))
      (place W4 261220.000000 -100560.000000 front 0.000000 (PN 74LS86))
      (place W5 275690.000000 -100190.000000 front 0.000000 (PN 74LS08))
      (place E1 43930.000000 -230352.500000 front 0.000000 (PN 74LS32))
      (place E3 75760.000000 -231400.000000 front 0.000000 (PN 74LS00))
      (place D2 67630.000000 -206320.000000 front 0.000000 (PN 74LS32))
      (place W3 246840.000000 -100650.000000 front 0.000000 (PN 74LS08))
      (place W1 217400.000000 -100930.000000 front 0.000000 (PN 74LS08))
      (place D3 83130.000000 -206247.500000 front 0.000000 (PN 74LS32))
      (place J1_AND1 200850.000000 -97615.000000 front 0.000000 (PN 74LS08))
      (place F7 131970.000000 -259120.000000 front 0.000000 (PN 74LS08))
      (place W2 231780.000000 -100740.000000 front 0.000000 (PN 74LS04))
      (place E6 123600.000000 -230750.000000 front 0.000000 (PN 74LS00))
      (place R1 147460.000000 -57580.000000 front 0.000000 (PN 74LS08))
      (place E5 108050.000000 -230640.000000 front 0.000000 (PN 74LS32))
      (place F2 59020.000000 -257270.000000 front 0.000000 (PN 74LS32))
      (place D1 51820.000000 -206447.500000 front 0.000000 (PN 74LS32))
      (place E2 59260.000000 -230057.500000 front 0.000000 (PN 74LS08))
      (place F1 43710.000000 -257352.500000 front 0.000000 (PN 74LS00))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket"
      (place K1_CPU1 203540.000000 -118210.000000 front -90.000000 (PN "6502-library_65C02S-2"))
      (place I1_VIA1 209760.000000 -75130.000000 front -90.000000 (PN 65C22S))
    )
    (component "Package_DIP:DIP-24_W15.24mm_Socket"
      (place D6 99962.500000 -199210.000000 front 90.000000 (PN 74LS154))
      (place D5 99742.500000 -221555.000000 front 90.000000 (PN 74LS154))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket"
      (place P5_VERT_CNT1 174217.500000 -234925.000000 front 90.000000 (PN 74LS590))
      (place P4_VERT_CNT1 174257.500000 -247745.000000 front 90.000000 (PN 74LS590))
      (place P3_HORIZ_CNT1 174097.500000 -260215.000000 front 90.000000 (PN 74LS590))
      (place P2_Clock_Div1 148360.000000 -259790.000000 front 90.000000 (PN 74LS161))
    )
    (component "PS2_mini_din_6:MINI-DIN-6-FULL-SHIELD"
      (place Y_PS2_KB1 236260.000000 -46990.000000 front 0.000000 (PN "PS/2 keyboard"))
      (place Y_PS2_MOUSE1 257930.000000 -46910.000000 front 0.000000 (PN "PS/2 Mouse"))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket::1"
      (place N6_ADDR_CNT1 205610.000000 -198195.000000 front 0.000000 (PN 74LS161))
      (place F4 91320.000000 -257010.000000 front 0.000000 (PN 74LS112))
      (place N4_ADDR_CNT1 187810.000000 -198940.000000 front 0.000000 (PN 74LS161))
      (place N3_ADDR_CNT1 173080.000000 -198930.000000 front 0.000000 (PN 74LS161))
      (place F3 75440.000000 -256360.000000 front 0.000000 (PN 74LS112))
      (place Q3 292530.000000 -156582.500000 front 0.000000 (PN 4046))
      (place M1_VID_TXTSHIFT1 268220.000000 -123810.000000 front 0.000000 (PN SN74LS166AN))
      (place U4_ODD_BIT1 253720.000000 -124180.000000 front 0.000000 (PN ~))
      (place Q1 305910.000000 -156560.000000 front 0.000000 (PN 74LS161))
    )
    (component "Package_DIP:DIP-24_W15.24mm_Socket::1"
      (place O1_DECODE_SIGS1 139095.000000 -245030.000000 front 90.000000 (PN 74LS154))
    )
    (component "Package_DIP:DIP-32_W15.24mm_Socket"
      (place K2_ROM1 198960.000000 -189300.000000 front 90.000000 (PN SST39SF040))
      (place M4_ROM_FONTS1 243750.000000 -169770.000000 front 90.000000 (PN SST39SF040))
    )
    (component "Package_DIP:DIP-32_W15.24mm_Socket::1"
      (place O3_ROM_VADDR_HIGH1 235670.000000 -261680.000000 front 180.000000 (PN SST39SF040))
      (place O2_ROM_VADDR_LOW1 213040.000000 -261480.000000 front 180.000000 (PN SST39SF040))
    )
    (component "Package_DIP:DIP-28_W15.24mm_Socket"
      (place J4_ACIA1 161720.000000 -112510.000000 front 90.000000 (PN "6502-library_65C51N"))
    )
    (component "Package_DIP:DIP-32_W15.24mm_Socket::2"
      (place P6_ROM_VGA1 211160.000000 -268240.000000 front -90.000000 (PN SST39SF040))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket::2"
      (place D4 44550.000000 -198180.000000 front 180.000000 (PN 74LS00))
      (place C5 59250.000000 -198030.000000 front 180.000000 (PN 74LS08))
      (place C2 75080.000000 -197800.000000 front 180.000000 (PN 74LS04))
      (place C1 90700.000000 -197880.000000 front 180.000000 (PN 74LS32))
    )
    (component audiojack:STX423533N
      (place J3 311800.000000 -52850.000000 front -90.000000 (PN "STX-4235-3_3-N"))
    )
    (component "Connector_Dsub:DSUB-15-HD_Female_Horizontal_P2.29x1.98mm_EdgePinOffset8.35mm_Housed_MountingHolesOffset10.89mm"
      (place Y_VGA1 283060.000000 -61910.000000 front 180.000000 (PN DB15_Female_HighDensity))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket::1"
      (place T2_VIA1 304457.500000 -271290.000000 front -90.000000 (PN 65C22S))
      (place S2 304720.000000 -248900.000000 front -90.000000 (PN "AY-3-8910"))
      (place S1 305017.500000 -205980.000000 front -90.000000 (PN "AY-3-8910"))
    )
    (component sdcard:microSD_Amazon2
      (place Y_MICRO_SD1 212510.000000 -57300.000000 front 180.000000 (PN Micro_SD_Card))
      (place Y_MICRO_SD2 182196.817000 -57248.454000 front 180.000000 (PN Micro_SD_Card))
    )
    (component "Package_SO:ETSSOP-20-1EP_4.4x6.5mm_P0.65mm_EP3x4.2mm"
      (place H1_LEVEL_SHIFT1 196850.000000 -63130.000000 front -90.000000 (PN ~))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x03_P2.54mm_Vertical
      (place Y_SERIAL_PINS1 148555.000000 -88385.000000 front 0.000000 (PN ~))
    )
    (component "Diode_SMD:D_SMA-SMB_Universal_Handsoldering"
      (place D7 313380.000000 -196760.000000 back 90.000000 (PN D))
    )
    (component snes:SNES_Controller_Socket
      (place Y_SNES_2 122060.000000 -109270.000000 front 180.000000 (PN SNES_Controller_Socket))
      (place Y_SNES_1 75990.000000 -109370.000000 front 180.000000 (PN SNES_Controller_Socket))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket::1"
      (place O4_VidSigLatch1 219720.000000 -279760.000000 front 90.000000 (PN 74LS574))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket::2"
      (place L5_VDATA_LATCH1 209480.000000 -140360.000000 front 0.000000 (PN 74LS574))
    )
    (component "atxplug:1-1775099-3"
      (place J_POWER_3 84150.000000 -119920.000000 front 180.000000 (PN "ATX-24"))
    )
    (component "Package_DIP:DIP-24_W15.24mm_Socket::2"
      (place J3_DEV_DECODE1 128250.000000 -140540.000000 front 0.000000 (PN 74LS154))
    )
    (component MCU_RaspberryPi_and_Boards:RPi_Pico_SMD_TH
      (place R3 81945.000000 -69130.000000 front -90.000000 (PN Pico))
    )
    (component "Package_DIP:DIP-32_W7.62mm"
      (place L1_RAM1 174850.000000 -184250.000000 front 180.000000 (PN "EB6502_isc61c1024-15n"))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket::3"
      (place N7_NOT1 244140.000000 -214060.000000 front 180.000000 (PN 74LS04))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket::2"
      (place T1_VIA1 304710.000000 -227460.000000 front -90.000000 (PN 65C22S))
    )
    (component "Oscillator:Oscillator_DIP-14"
      (place H2_ACIA_CLK1 138440.000000 -101460.000000 front -90.000000 (PN 1.8432MHz))
    )
    (component "Oscillator:Oscillator_DIP-14::1"
      (place P1_Clock1 150507.500000 -275195.000000 front 0.000000 (PN 25.175MHz))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket::2"
      (place N5_ADDR_CNT1 220740.000000 -198090.000000 front 0.000000 (PN 74LS161))
    )
    (component "Connector_IDC:IDC-Header_2x20_P2.54mm_Vertical"
      (place Y_DEVICE_PORT1 32320.000000 -105400.000000 front 180.000000 (PN Conn_02x20_Top_Bottom))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket::3"
      (place N1_SigLatch1 156010.000000 -207710.000000 front -90.000000 (PN SN74LS279AN))
    )
    (component "Diode_SMD:D_SMA-SMB_Universal_Handsoldering::1"
      (place D24 256070.000000 -88302.500000 back 90.000000 (PN D))
      (place D20 274070.000000 -88302.500000 back 90.000000 (PN D))
      (place D23 290570.000000 -88302.500000 back 90.000000 (PN D))
      (place D9 325360.000000 -196462.500000 back 90.000000 (PN D))
      (place D21 265070.000000 -88302.500000 back 90.000000 (PN D))
      (place D11 319960.000000 -234070.000000 back 90.000000 (PN D))
      (place D10 313670.000000 -233832.500000 back 90.000000 (PN D))
      (place D8 319580.000000 -196650.000000 back 90.000000 (PN D))
      (place D22 282570.000000 -88302.500000 back 90.000000 (PN D))
      (place D12 325900.000000 -233830.000000 back 90.000000 (PN D))
    )
    (component Resistor_SMD:R_0402_1005Metric_Pad0.72x0.64mm_HandSolder::1
      (place R34 296150.000000 -165622.500000 back 0.000000 (PN 30))
    )
    (component Resistor_SMD:R_0402_1005Metric_Pad0.72x0.64mm_HandSolder::2
      (place R5 198320.000000 -129710.000000 back 270.000000 (PN 1K))
      (place R6 193320.000000 -129710.000000 back 270.000000 (PN 1K))
    )
    (component Resistor_SMD:R_0402_1005Metric_Pad0.72x0.64mm_HandSolder::3
      (place R_DOWN1 306400.000000 -113670.000000 back 90.000000 (PN 100))
      (place R4 200820.000000 -121710.000000 back 90.000000 (PN 1K))
    )
    (component Resistor_SMD:R_0402_1005Metric_Pad0.72x0.64mm_HandSolder::4
      (place R36 298527.500000 -180920.000000 back 180.000000 (PN 51))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_2x09_P2.54mm_Vertical
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  -1330 -21650))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  -1330 -21650  3870 -21650))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  3870 1330  3870 -21650))
      (outline (path signal 50  -1800 1800  -1800 -22100))
      (outline (path signal 50  -1800 -22100  4350 -22100))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -22100  4350 1800))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -21590  -1270 0))
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -21590))
      (outline (path signal 100  3810 -21590  -1270 -21590))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
    )
    (image Resistor_SMD:R_0402_1005Metric_Pad0.72x0.64mm_HandSolder
      (outline (path signal 120  -167.621 380  167.621 380))
      (outline (path signal 120  -167.621 -380  167.621 -380))
      (outline (path signal 50  -1100 470  1100 470))
      (outline (path signal 50  -1100 -470  -1100 470))
      (outline (path signal 50  1100 470  1100 -470))
      (outline (path signal 50  1100 -470  -1100 -470))
      (outline (path signal 100  -525 270  525 270))
      (outline (path signal 100  -525 -270  -525 270))
      (outline (path signal 100  525 270  525 -270))
      (outline (path signal 100  525 -270  -525 -270))
      (pin RoundRect[T]Pad_715x640_160.609_um_0.000000_0 1 -597.5 0)
      (pin RoundRect[T]Pad_715x640_160.609_um_0.000000_0 2 597.5 0)
    )
    (image Capacitor_SMD:C_1206_3216Metric_Pad1.33x1.80mm_HandSolder
      (outline (path signal 120  -711.252 910  711.252 910))
      (outline (path signal 120  -711.252 -910  711.252 -910))
      (outline (path signal 50  -2480 1150  2480 1150))
      (outline (path signal 50  -2480 -1150  -2480 1150))
      (outline (path signal 50  2480 1150  2480 -1150))
      (outline (path signal 50  2480 -1150  -2480 -1150))
      (outline (path signal 100  -1600 800  1600 800))
      (outline (path signal 100  -1600 -800  -1600 800))
      (outline (path signal 100  1600 800  1600 -800))
      (outline (path signal 100  1600 -800  -1600 -800))
      (pin RoundRect[T]Pad_1325x1800_250.951_um_0.000000_0 1 -1562.5 0)
      (pin RoundRect[T]Pad_1325x1800_250.951_um_0.000000_0 2 1562.5 0)
    )
    (image Capacitor_SMD:C_1206_3216Metric_Pad1.33x1.80mm_HandSolder::1
      (outline (path signal 100  1600 -800  -1600 -800))
      (outline (path signal 100  1600 800  1600 -800))
      (outline (path signal 100  -1600 -800  -1600 800))
      (outline (path signal 100  -1600 800  1600 800))
      (outline (path signal 50  2480 -1150  -2480 -1150))
      (outline (path signal 50  2480 1150  2480 -1150))
      (outline (path signal 50  -2480 -1150  -2480 1150))
      (outline (path signal 50  -2480 1150  2480 1150))
      (outline (path signal 120  -711.252 -910  711.252 -910))
      (outline (path signal 120  -711.252 910  711.252 910))
      (pin RoundRect[T]Pad_1325x1800_250.951_um_0.000000_0 2 1562.5 0)
      (pin RoundRect[T]Pad_1325x1800_250.951_um_0.000000_0 1 -1562.5 0)
    )
    (image Capacitor_SMD:C_0805_2012Metric_Pad1.18x1.45mm_HandSolder
      (outline (path signal 120  -261.252 735  261.252 735))
      (outline (path signal 120  -261.252 -735  261.252 -735))
      (outline (path signal 50  -1880 980  1880 980))
      (outline (path signal 50  -1880 -980  -1880 980))
      (outline (path signal 50  1880 980  1880 -980))
      (outline (path signal 50  1880 -980  -1880 -980))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 100  -1000 -625  -1000 625))
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  1000 -625  -1000 -625))
      (pin RoundRect[T]Pad_1175x1450_250.951_um_0.000000_0 1 -1037.5 0)
      (pin RoundRect[T]Pad_1175x1450_250.951_um_0.000000_0 2 1037.5 0)
    )
    (image Resistor_SMD:R_0805_2012Metric_Pad1.20x1.40mm_HandSolder
      (outline (path signal 120  -227.064 735  227.064 735))
      (outline (path signal 120  -227.064 -735  227.064 -735))
      (outline (path signal 50  -1850 950  1850 950))
      (outline (path signal 50  -1850 -950  -1850 950))
      (outline (path signal 50  1850 950  1850 -950))
      (outline (path signal 50  1850 -950  -1850 -950))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 100  -1000 -625  -1000 625))
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  1000 -625  -1000 -625))
      (pin RoundRect[T]Pad_1200x1400_250.951_um_0.000000_0 1 -1000 0)
      (pin RoundRect[T]Pad_1200x1400_250.951_um_0.000000_0 2 1000 0)
    )
    (image Resistor_SMD:R_0603_1608Metric_Pad0.98x0.95mm_HandSolder
      (outline (path signal 120  -254.724 522.5  254.724 522.5))
      (outline (path signal 120  -254.724 -522.5  254.724 -522.5))
      (outline (path signal 50  -1650 730  1650 730))
      (outline (path signal 50  -1650 -730  -1650 730))
      (outline (path signal 50  1650 730  1650 -730))
      (outline (path signal 50  1650 -730  -1650 -730))
      (outline (path signal 100  -800 412.5  800 412.5))
      (outline (path signal 100  -800 -412.5  -800 412.5))
      (outline (path signal 100  800 412.5  800 -412.5))
      (outline (path signal 100  800 -412.5  -800 -412.5))
      (pin RoundRect[T]Pad_975x950_238.404_um_0.000000_0 1 -912.5 0)
      (pin RoundRect[T]Pad_975x950_238.404_um_0.000000_0 2 912.5 0)
    )
    (image Resistor_SMD:R_0603_1608Metric_Pad0.98x0.95mm_HandSolder::1
      (outline (path signal 100  800 -412.5  -800 -412.5))
      (outline (path signal 100  800 412.5  800 -412.5))
      (outline (path signal 100  -800 -412.5  -800 412.5))
      (outline (path signal 100  -800 412.5  800 412.5))
      (outline (path signal 50  1650 -730  -1650 -730))
      (outline (path signal 50  1650 730  1650 -730))
      (outline (path signal 50  -1650 -730  -1650 730))
      (outline (path signal 50  -1650 730  1650 730))
      (outline (path signal 120  -254.724 -522.5  254.724 -522.5))
      (outline (path signal 120  -254.724 522.5  254.724 522.5))
      (pin RoundRect[T]Pad_975x950_238.404_um_0.000000_0 2 912.5 0)
      (pin RoundRect[T]Pad_975x950_238.404_um_0.000000_0 1 -912.5 0)
    )
    (image Capacitor_SMD:C_0603_1608Metric_Pad1.08x0.95mm_HandSolder
      (outline (path signal 120  -146.267 510  146.267 510))
      (outline (path signal 120  -146.267 -510  146.267 -510))
      (outline (path signal 50  -1650 730  1650 730))
      (outline (path signal 50  -1650 -730  -1650 730))
      (outline (path signal 50  1650 730  1650 -730))
      (outline (path signal 50  1650 -730  -1650 -730))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  800 -400  -800 -400))
      (pin RoundRect[T]Pad_1075x950_238.404_um_0.000000_0 1 -862.5 0)
      (pin RoundRect[T]Pad_1075x950_238.404_um_0.000000_0 2 862.5 0)
    )
    (image LED_THT:LED_D5.0mm
      (outline (path signal 120  -1290 1545  -1290 -1545))
      (outline (path signal 0  1437.63 3045.39  1765.76 3009.44  2088.09 2938.23  2400.84 2832.61
            2700.35 2693.81  2983.09 2523.45  3245.77 2323.54  3485.31 2096.4
            3698.9 1844.71  3884.03 1571.41  4038.55 1279.71  4160.63 973.01
            4248.86 654.916  4302.19 329.15  4320 -0.471  4320 -0.47  4302.43 -42.888
            4260 -60.462  4217.57 -42.888  4200 -0.462  4200 -0.453  4200 -0.453
            4181.37 329.91  4125.6 656.065  4033.42 973.854  3906 1279.22
            3744.96 1568.28  3552.35 1837.33  3330.64 2082.95  3082.64 2302.01
            2811.53 2491.7  2520.76 2649.62  2214.04 2773.75  1895.27 2862.51
            1568.54 2914.75  1237.99 2929.82  907.856 2907.53  582.338 2848.16
            265.59 2752.47  -38.347 2621.66  -325.599 2457.43  -592.502 2261.86
            -835.651 2037.43  -1051.95 1787.03  -1238.63 1513.83  -1242 1515.86
            -1247.57 1502.4  -1290 1484.83  -1332.43 1502.4  -1350 1544.83
            -1338 1573.8  -1341.37 1575.83  -1155.77 1848.82  -941.762 2100.14
            -701.842 2326.87  -438.824 2526.34  -155.789 2696.22  143.947 2834.52
            456.873 2939.61  779.324 3010.27  1107.52 3045.67))
      (outline (path signal 0  4302.43 42.888  4320 0.471  4320 0.471  4302.19 -329.15
            4248.86 -654.916  4160.63 -973.01  4038.55 -1279.71  3884.03 -1571.41
            3698.9 -1844.71  3485.31 -2096.4  3245.77 -2323.54  2983.09 -2523.45
            2700.35 -2693.81  2400.84 -2832.61  2088.09 -2938.23  1765.76 -3009.44
            1437.63 -3045.39  1107.52 -3045.67  779.324 -3010.27  456.873 -2939.61
            143.947 -2834.52  -155.789 -2696.22  -438.824 -2526.34  -701.842 -2326.87
            -941.762 -2100.14  -1155.77 -1848.82  -1341.37 -1575.83  -1338 -1573.8
            -1350 -1544.83  -1332.43 -1502.4  -1290 -1484.83  -1247.57 -1502.4
            -1242 -1515.86  -1238.63 -1513.83  -1051.95 -1787.03  -835.651 -2037.43
            -592.502 -2261.86  -325.599 -2457.43  -38.347 -2621.66  265.59 -2752.47
            582.338 -2848.16  907.856 -2907.53  1237.99 -2929.82  1568.54 -2914.75
            1895.27 -2862.51  2214.04 -2773.75  2520.76 -2649.62  2811.53 -2491.7
            3082.64 -2302.01  3330.64 -2082.95  3552.35 -1837.33  3744.96 -1568.28
            3906 -1279.22  4033.42 -973.854  4125.6 -656.065  4181.37 -329.91
            4200 0.453  4200 0.454  4200 0.462  4217.57 42.888  4260 60.462))
      (outline (path signal 120  3770 0  3751.05 -307.221  3694.49 -609.784  3601.18 -903.104
            3472.53 -1182.73  3310.49 -1444.43  3117.52 -1684.24  2896.55 -1898.51
            2650.91 -2084.01  2384.35 -2237.91  2100.89 -2357.89  1804.83 -2442.12
            1500.67 -2489.34  1193.01 -2498.81  886.521 -2470.41  585.843 -2404.56
            295.535 -2302.26  20 -2165.06  -236.587 -1995.04  -470.335 -1794.78
            -677.701 -1567.31  -855.543 -1316.08  -1001.16 -1044.9  -1112.36 -757.882
            -1187.43 -459.374  -1225.26 -153.902  -1225.26 153.902  -1187.43 459.374
            -1112.36 757.882  -1001.16 1044.9  -855.543 1316.08  -677.701 1567.31
            -470.335 1794.78  -236.587 1995.04  20 2165.06  295.535 2302.26
            585.843 2404.56  886.521 2470.41  1193.01 2498.81  1500.67 2489.34
            1804.83 2442.12  2100.89 2357.89  2384.35 2237.91  2650.91 2084.01
            2896.55 1898.51  3117.52 1684.24  3310.49 1444.43  3472.53 1182.73
            3601.18 903.104  3694.49 609.784  3751.05 307.221  3770 0))
      (outline (path signal 50  -1950 3250  -1950 -3250))
      (outline (path signal 50  -1950 -3250  4500 -3250))
      (outline (path signal 50  4500 3250  -1950 3250))
      (outline (path signal 50  4500 -3250  4500 3250))
      (outline (path signal 100  -1230 1469.69  -1230 -1469.69))
      (outline (path signal 0  1551.31 2936.56  1882.04 2885.81  2204.9 2797.94  2515.72 2674.07
            2810.53 2515.81  3085.51 2325.17  3337.14 2104.63  3562.17 1857
            3757.71 1585.49  3921.25 1293.58  4050.69 985.031  4144.35 663.808
            4201.03 334.044  4220 -0.016  4201.02 -334.077  4144.34 -663.84
            4050.68 -985.062  3921.24 -1293.61  3757.7 -1585.52  3562.15 -1857.03
            3337.11 -2104.65  3085.48 -2325.19  2810.5 -2515.82  2515.69 -2674.09
            2204.86 -2797.95  1882.01 -2885.82  1551.28 -2936.56  1216.93 -2949.52
            883.267 -2924.54  554.577 -2861.93  235.091 -2762.51  -71.081 -2627.55
            -360.001 -2458.78  -627.95 -2258.38  -871.483 -2028.93  -1087.47 -1773.37
            -1273.12 -1495.01  -1270.22 -1493.3  -1280.02 -1469.67  -1265.37 -1434.31
            -1230.02 -1419.67  -1194.66 -1434.31  -1189.81 -1446.03  -1186.91 -1444.33
            -1003.22 -1719  -788.978 -1970.56  -547.054 -2195.64  -280.705 -2391.2
            6.49 -2554.61  310.669 -2683.69  627.743 -2776.69  953.451 -2832.37
            1283.41 -2849.97  1613.2 -2829.26  1938.37 -2770.52  2254.55 -2674.54
            2557.5 -2542.61  2843.14 -2376.49  3107.64 -2178.43  3347.44 -1951.09
            3559.3 -1697.52  3740.4 -1421.13  3888.29 -1125.64  4000.98 -815.021
            4076.96 -493.443  4115.21 -165.232  4115.21 165.2  4076.96 493.412
            4000.99 814.991  3888.3 1125.62  3740.42 1421.11  3559.32 1697.5
            3347.46 1951.07  3107.67 2178.41  2843.17 2376.47  2557.53 2542.59
            2254.58 2674.53  1938.4 2770.51  1613.23 2829.26  1283.45 2849.97
            953.483 2832.37  627.774 2776.7  310.698 2683.7  6.518 2554.63
            -280.678 2391.21  -547.029 2195.66  -788.956 1970.58  -1003.21 1719.02
            -1186.9 1444.35  -1189.79 1446.06  -1194.64 1434.34  -1230 1419.69
            -1265.36 1434.34  -1280 1469.69  -1270.21 1493.33  -1273.1 1495.03
            -1087.45 1773.4  -871.46 2028.95  -627.925 2258.4  -359.973 2458.8
            -71.052 2627.56  235.121 2762.52  554.609 2861.94  883.299 2924.55
            1216.96 2949.52))
      (outline (path signal 100  3770 0  3751.05 -307.221  3694.49 -609.784  3601.18 -903.104
            3472.53 -1182.73  3310.49 -1444.43  3117.52 -1684.24  2896.55 -1898.51
            2650.91 -2084.01  2384.35 -2237.91  2100.89 -2357.89  1804.83 -2442.12
            1500.67 -2489.34  1193.01 -2498.81  886.521 -2470.41  585.843 -2404.56
            295.535 -2302.26  20 -2165.06  -236.587 -1995.04  -470.335 -1794.78
            -677.701 -1567.31  -855.543 -1316.08  -1001.16 -1044.9  -1112.36 -757.882
            -1187.43 -459.374  -1225.26 -153.902  -1225.26 153.902  -1187.43 459.374
            -1112.36 757.882  -1001.16 1044.9  -855.543 1316.08  -677.701 1567.31
            -470.335 1794.78  -236.587 1995.04  20 2165.06  295.535 2302.26
            585.843 2404.56  886.521 2470.41  1193.01 2498.81  1500.67 2489.34
            1804.83 2442.12  2100.89 2357.89  2384.35 2237.91  2650.91 2084.01
            2896.55 1898.51  3117.52 1684.24  3310.49 1444.43  3472.53 1182.73
            3601.18 903.104  3694.49 609.784  3751.05 307.221  3770 0))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image LED_THT:LED_D5.0mm::1
      (outline (path signal 100  3770 0  3751.05 -307.221  3694.49 -609.784  3601.18 -903.104
            3472.53 -1182.73  3310.49 -1444.43  3117.52 -1684.24  2896.55 -1898.51
            2650.91 -2084.01  2384.35 -2237.91  2100.89 -2357.89  1804.83 -2442.12
            1500.67 -2489.34  1193.01 -2498.81  886.521 -2470.41  585.843 -2404.56
            295.535 -2302.26  20 -2165.06  -236.587 -1995.04  -470.335 -1794.78
            -677.701 -1567.31  -855.543 -1316.08  -1001.16 -1044.9  -1112.36 -757.882
            -1187.43 -459.374  -1225.26 -153.902  -1225.26 153.902  -1187.43 459.374
            -1112.36 757.882  -1001.16 1044.9  -855.543 1316.08  -677.701 1567.31
            -470.335 1794.78  -236.587 1995.04  20 2165.06  295.535 2302.26
            585.843 2404.56  886.521 2470.41  1193.01 2498.81  1500.67 2489.34
            1804.83 2442.12  2100.89 2357.89  2384.35 2237.91  2650.91 2084.01
            2896.55 1898.51  3117.52 1684.24  3310.49 1444.43  3472.53 1182.73
            3601.18 903.104  3694.49 609.784  3751.05 307.221  3770 0))
      (outline (path signal 0  1551.31 2936.56  1882.04 2885.81  2204.9 2797.94  2515.72 2674.07
            2810.53 2515.81  3085.51 2325.17  3337.14 2104.63  3562.17 1857
            3757.71 1585.49  3921.25 1293.58  4050.69 985.031  4144.35 663.808
            4201.03 334.044  4220 -0.016  4201.02 -334.077  4144.34 -663.84
            4050.68 -985.062  3921.24 -1293.61  3757.7 -1585.52  3562.15 -1857.03
            3337.11 -2104.65  3085.48 -2325.19  2810.5 -2515.82  2515.69 -2674.09
            2204.86 -2797.95  1882.01 -2885.82  1551.28 -2936.56  1216.93 -2949.52
            883.267 -2924.54  554.577 -2861.93  235.091 -2762.51  -71.081 -2627.55
            -360.001 -2458.78  -627.95 -2258.38  -871.483 -2028.93  -1087.47 -1773.37
            -1273.12 -1495.01  -1270.22 -1493.3  -1280.02 -1469.67  -1265.37 -1434.31
            -1230.02 -1419.67  -1194.66 -1434.31  -1189.81 -1446.03  -1186.91 -1444.33
            -1003.22 -1719  -788.978 -1970.56  -547.054 -2195.64  -280.705 -2391.2
            6.49 -2554.61  310.669 -2683.69  627.743 -2776.69  953.451 -2832.37
            1283.41 -2849.97  1613.2 -2829.26  1938.37 -2770.52  2254.55 -2674.54
            2557.5 -2542.61  2843.14 -2376.49  3107.64 -2178.43  3347.44 -1951.09
            3559.3 -1697.52  3740.4 -1421.13  3888.29 -1125.64  4000.98 -815.021
            4076.96 -493.443  4115.21 -165.232  4115.21 165.2  4076.96 493.412
            4000.99 814.991  3888.3 1125.62  3740.42 1421.11  3559.32 1697.5
            3347.46 1951.07  3107.67 2178.41  2843.17 2376.47  2557.53 2542.59
            2254.58 2674.53  1938.4 2770.51  1613.23 2829.26  1283.45 2849.97
            953.483 2832.37  627.774 2776.7  310.698 2683.7  6.518 2554.63
            -280.678 2391.21  -547.029 2195.66  -788.956 1970.58  -1003.21 1719.02
            -1186.9 1444.35  -1189.79 1446.06  -1194.64 1434.34  -1230 1419.69
            -1265.36 1434.34  -1280 1469.69  -1270.21 1493.33  -1273.1 1495.03
            -1087.45 1773.4  -871.46 2028.95  -627.925 2258.4  -359.973 2458.8
            -71.052 2627.56  235.121 2762.52  554.609 2861.94  883.299 2924.55
            1216.96 2949.52))
      (outline (path signal 100  -1230 1469.69  -1230 -1469.69))
      (outline (path signal 50  4500 -3250  4500 3250))
      (outline (path signal 50  4500 3250  -1950 3250))
      (outline (path signal 50  -1950 -3250  4500 -3250))
      (outline (path signal 50  -1950 3250  -1950 -3250))
      (outline (path signal 120  3770 0  3751.05 -307.221  3694.49 -609.784  3601.18 -903.104
            3472.53 -1182.73  3310.49 -1444.43  3117.52 -1684.24  2896.55 -1898.51
            2650.91 -2084.01  2384.35 -2237.91  2100.89 -2357.89  1804.83 -2442.12
            1500.67 -2489.34  1193.01 -2498.81  886.521 -2470.41  585.843 -2404.56
            295.535 -2302.26  20 -2165.06  -236.587 -1995.04  -470.335 -1794.78
            -677.701 -1567.31  -855.543 -1316.08  -1001.16 -1044.9  -1112.36 -757.882
            -1187.43 -459.374  -1225.26 -153.902  -1225.26 153.902  -1187.43 459.374
            -1112.36 757.882  -1001.16 1044.9  -855.543 1316.08  -677.701 1567.31
            -470.335 1794.78  -236.587 1995.04  20 2165.06  295.535 2302.26
            585.843 2404.56  886.521 2470.41  1193.01 2498.81  1500.67 2489.34
            1804.83 2442.12  2100.89 2357.89  2384.35 2237.91  2650.91 2084.01
            2896.55 1898.51  3117.52 1684.24  3310.49 1444.43  3472.53 1182.73
            3601.18 903.104  3694.49 609.784  3751.05 307.221  3770 0))
      (outline (path signal 0  4302.43 42.888  4320 0.471  4320 0.471  4302.19 -329.15
            4248.86 -654.916  4160.63 -973.01  4038.55 -1279.71  3884.03 -1571.41
            3698.9 -1844.71  3485.31 -2096.4  3245.77 -2323.54  2983.09 -2523.45
            2700.35 -2693.81  2400.84 -2832.61  2088.09 -2938.23  1765.76 -3009.44
            1437.63 -3045.39  1107.52 -3045.67  779.324 -3010.27  456.873 -2939.61
            143.947 -2834.52  -155.789 -2696.22  -438.824 -2526.34  -701.842 -2326.87
            -941.762 -2100.14  -1155.77 -1848.82  -1341.37 -1575.83  -1338 -1573.8
            -1350 -1544.83  -1332.43 -1502.4  -1290 -1484.83  -1247.57 -1502.4
            -1242 -1515.86  -1238.63 -1513.83  -1051.95 -1787.03  -835.651 -2037.43
            -592.502 -2261.86  -325.599 -2457.43  -38.347 -2621.66  265.59 -2752.47
            582.338 -2848.16  907.856 -2907.53  1237.99 -2929.82  1568.54 -2914.75
            1895.27 -2862.51  2214.04 -2773.75  2520.76 -2649.62  2811.53 -2491.7
            3082.64 -2302.01  3330.64 -2082.95  3552.35 -1837.33  3744.96 -1568.28
            3906 -1279.22  4033.42 -973.854  4125.6 -656.065  4181.37 -329.91
            4200 0.453  4200 0.454  4200 0.462  4217.57 42.888  4260 60.462))
      (outline (path signal 0  1437.63 3045.39  1765.76 3009.44  2088.09 2938.23  2400.84 2832.61
            2700.35 2693.81  2983.09 2523.45  3245.77 2323.54  3485.31 2096.4
            3698.9 1844.71  3884.03 1571.41  4038.55 1279.71  4160.63 973.01
            4248.86 654.916  4302.19 329.15  4320 -0.471  4320 -0.47  4302.43 -42.888
            4260 -60.462  4217.57 -42.888  4200 -0.462  4200 -0.453  4200 -0.453
            4181.37 329.91  4125.6 656.065  4033.42 973.854  3906 1279.22
            3744.96 1568.28  3552.35 1837.33  3330.64 2082.95  3082.64 2302.01
            2811.53 2491.7  2520.76 2649.62  2214.04 2773.75  1895.27 2862.51
            1568.54 2914.75  1237.99 2929.82  907.856 2907.53  582.338 2848.16
            265.59 2752.47  -38.347 2621.66  -325.599 2457.43  -592.502 2261.86
            -835.651 2037.43  -1051.95 1787.03  -1238.63 1513.83  -1242 1515.86
            -1247.57 1502.4  -1290 1484.83  -1332.43 1502.4  -1350 1544.83
            -1338 1573.8  -1341.37 1575.83  -1155.77 1848.82  -941.762 2100.14
            -701.842 2326.87  -438.824 2526.34  -155.789 2696.22  143.947 2834.52
            456.873 2939.61  779.324 3010.27  1107.52 3045.67))
      (outline (path signal 120  -1290 1545  -1290 -1545))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image LED_THT:LED_D5.0mm::2
      (outline (path signal 100  1270 -2500  962.779 -2481.05  660.216 -2424.49  366.896 -2331.18
            87.266 -2202.53  -174.435 -2040.49  -414.239 -1847.52  -628.512 -1626.55
            -814.006 -1380.91  -967.908 -1114.35  -1087.89 -830.887  -1172.12 -534.833
            -1219.34 -230.671  -1228.81 76.988  -1200.41 383.479  -1134.56 684.157
            -1032.26 974.465  -895.064 1250  -725.043 1506.59  -524.78 1740.34
            -297.31 1947.7  -46.08 2125.54  225.099 2271.16  512.118 2382.36
            810.626 2457.43  1116.1 2495.26  1423.9 2495.26  1729.37 2457.43
            2027.88 2382.36  2314.9 2271.16  2586.08 2125.54  2837.31 1947.7
            3064.78 1740.34  3265.04 1506.59  3435.06 1250  3572.26 974.465
            3674.56 684.157  3740.41 383.479  3768.81 76.988  3759.34 -230.671
            3712.12 -534.833  3627.89 -830.887  3507.91 -1114.35  3354.01 -1380.91
            3168.51 -1626.55  2954.24 -1847.52  2714.43 -2040.49  2452.73 -2202.53
            2173.1 -2331.18  1879.78 -2424.49  1577.22 -2481.05  1270 -2500))
      (outline (path signal 0  4201.02 -334.077  4144.34 -663.84  4050.68 -985.062  3921.24 -1293.61
            3757.7 -1585.52  3562.15 -1857.03  3337.11 -2104.65  3085.48 -2325.19
            2810.5 -2515.82  2515.69 -2674.09  2204.86 -2797.95  1882.01 -2885.82
            1551.28 -2936.56  1216.93 -2949.52  883.267 -2924.54  554.577 -2861.93
            235.091 -2762.51  -71.081 -2627.55  -360.001 -2458.78  -627.95 -2258.38
            -871.483 -2028.93  -1087.47 -1773.37  -1273.12 -1495.01  -1270.22 -1493.3
            -1280.02 -1469.67  -1265.37 -1434.31  -1230.02 -1419.67  -1194.66 -1434.31
            -1189.81 -1446.03  -1186.91 -1444.33  -1003.22 -1719  -788.978 -1970.56
            -547.054 -2195.64  -280.705 -2391.2  6.49 -2554.61  310.669 -2683.69
            627.743 -2776.69  953.451 -2832.37  1283.41 -2849.97  1613.2 -2829.26
            1938.37 -2770.52  2254.55 -2674.54  2557.5 -2542.61  2843.14 -2376.49
            3107.64 -2178.43  3347.44 -1951.09  3559.3 -1697.52  3740.4 -1421.13
            3888.29 -1125.64  4000.98 -815.021  4076.96 -493.443  4115.21 -165.232
            4115.21 165.2  4076.96 493.412  4000.99 814.991  3888.3 1125.62
            3740.42 1421.11  3559.32 1697.5  3347.46 1951.07  3107.67 2178.41
            2843.17 2376.47  2557.53 2542.59  2254.58 2674.53  1938.4 2770.51
            1613.23 2829.26  1283.45 2849.97  953.483 2832.37  627.774 2776.7
            310.698 2683.7  6.518 2554.63  -280.678 2391.21  -547.029 2195.66
            -788.956 1970.58  -1003.21 1719.02  -1186.9 1444.35  -1189.79 1446.06
            -1194.64 1434.34  -1230 1419.69  -1265.36 1434.34  -1280 1469.69
            -1270.21 1493.33  -1273.1 1495.03  -1087.45 1773.4  -871.46 2028.95
            -627.925 2258.4  -359.973 2458.8  -71.052 2627.56  235.121 2762.52
            554.609 2861.94  883.299 2924.55  1216.96 2949.52  1551.31 2936.56
            1882.04 2885.81  2204.9 2797.94  2515.72 2674.07  2810.53 2515.81
            3085.51 2325.17  3337.14 2104.63  3562.17 1857  3757.71 1585.49
            3921.25 1293.58  4050.69 985.031  4144.35 663.808  4201.03 334.044
            4220 -0.016))
      (outline (path signal 100  -1230 1469.69  -1230 -1469.69))
      (outline (path signal 50  4500 -3250  4500 3250))
      (outline (path signal 50  4500 3250  -1950 3250))
      (outline (path signal 50  -1950 -3250  4500 -3250))
      (outline (path signal 50  -1950 3250  -1950 -3250))
      (outline (path signal 120  1270 -2500  962.779 -2481.05  660.216 -2424.49  366.896 -2331.18
            87.266 -2202.53  -174.435 -2040.49  -414.239 -1847.52  -628.512 -1626.55
            -814.006 -1380.91  -967.908 -1114.35  -1087.89 -830.887  -1172.12 -534.833
            -1219.34 -230.671  -1228.81 76.988  -1200.41 383.479  -1134.56 684.157
            -1032.26 974.465  -895.064 1250  -725.043 1506.59  -524.78 1740.34
            -297.31 1947.7  -46.08 2125.54  225.099 2271.16  512.118 2382.36
            810.626 2457.43  1116.1 2495.26  1423.9 2495.26  1729.37 2457.43
            2027.88 2382.36  2314.9 2271.16  2586.08 2125.54  2837.31 1947.7
            3064.78 1740.34  3265.04 1506.59  3435.06 1250  3572.26 974.465
            3674.56 684.157  3740.41 383.479  3768.81 76.988  3759.34 -230.671
            3712.12 -534.833  3627.89 -830.887  3507.91 -1114.35  3354.01 -1380.91
            3168.51 -1626.55  2954.24 -1847.52  2714.43 -2040.49  2452.73 -2202.53
            2173.1 -2331.18  1879.78 -2424.49  1577.22 -2481.05  1270 -2500))
      (outline (path signal 0  4320 0.461  4302.19 -329.15  4248.86 -654.916  4160.63 -973.01
            4038.55 -1279.71  3884.03 -1571.41  3698.9 -1844.71  3485.31 -2096.4
            3245.77 -2323.54  2983.09 -2523.45  2700.35 -2693.81  2400.84 -2832.61
            2088.09 -2938.23  1765.76 -3009.44  1437.63 -3045.39  1107.52 -3045.67
            779.324 -3010.27  456.873 -2939.61  143.947 -2834.52  -155.789 -2696.22
            -438.824 -2526.34  -701.842 -2326.87  -941.762 -2100.14  -1155.77 -1848.82
            -1341.37 -1575.83  -1338 -1573.8  -1350 -1544.83  -1332.43 -1502.4
            -1290 -1484.83  -1247.57 -1502.4  -1242 -1515.86  -1238.63 -1513.83
            -1051.95 -1787.03  -835.651 -2037.43  -592.502 -2261.86  -325.599 -2457.43
            -38.347 -2621.66  265.59 -2752.47  582.338 -2848.16  907.856 -2907.53
            1237.99 -2929.82  1568.54 -2914.75  1895.27 -2862.51  2214.04 -2773.75
            2520.76 -2649.62  2811.53 -2491.7  3082.64 -2302.01  3330.64 -2082.95
            3552.35 -1837.33  3744.96 -1568.28  3906 -1279.22  4033.42 -973.854
            4125.6 -656.065  4181.37 -329.91  4200 0.453  4200 0.454  4200 0.462
            4217.57 42.888  4260 60.462  4302.43 42.888  4320 0.471  4320 0.471
            4320 0.464  4320 0.462))
      (outline (path signal 0  4320 -0.47  4302.43 -42.888  4260 -60.462  4217.57 -42.888
            4200 -0.462  4200 -0.453  4200 -0.453  4181.37 329.91  4125.6 656.065
            4033.42 973.854  3906 1279.22  3744.96 1568.28  3552.35 1837.33
            3330.64 2082.95  3082.64 2302.01  2811.53 2491.7  2520.76 2649.62
            2214.04 2773.75  1895.27 2862.51  1568.54 2914.75  1237.99 2929.82
            907.856 2907.53  582.338 2848.16  265.59 2752.47  -38.347 2621.66
            -325.599 2457.43  -592.502 2261.86  -835.651 2037.43  -1051.95 1787.03
            -1238.63 1513.83  -1242 1515.86  -1247.57 1502.4  -1290 1484.83
            -1332.43 1502.4  -1350 1544.83  -1338 1573.8  -1341.37 1575.83
            -1155.77 1848.82  -941.762 2100.14  -701.842 2326.87  -438.824 2526.34
            -155.789 2696.22  143.947 2834.52  456.873 2939.61  779.324 3010.27
            1107.52 3045.67  1437.63 3045.39  1765.76 3009.44  2088.09 2938.23
            2400.84 2832.61  2700.35 2693.81  2983.09 2523.45  3245.77 2323.54
            3485.31 2096.4  3698.9 1844.71  3884.03 1571.41  4038.55 1279.71
            4160.63 973.01  4248.86 654.916  4302.19 329.15  4320 -0.46
            4320 -0.462  4320 -0.463  4320 -0.471))
      (outline (path signal 120  -1290 1545  -1290 -1545))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x01_P2.54mm_Vertical
      (outline (path signal 100  3810 -1270  -1270 -1270))
      (outline (path signal 100  3810 1270  3810 -1270))
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  -1270 -1270  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 50  4350 -1800  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  -1800 -1800  4350 -1800))
      (outline (path signal 50  -1800 1800  -1800 -1800))
      (outline (path signal 120  3870 1330  3870 -1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 -1330  3870 -1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image MountingHole:MountingHole_4.3mm_M4
      (outline (path signal 50  4550 0  4530.59 -419.821  4472.53 -836.06  4376.31 -1245.17
            4242.75 -1643.65  4072.99 -2028.11  3868.49 -2395.27  3630.98 -2741.99
            3362.49 -3065.32  3065.32 -3362.49  2741.99 -3630.98  2395.27 -3868.49
            2028.11 -4072.99  1643.65 -4242.75  1245.17 -4376.31  836.06 -4472.53
            419.821 -4530.59  0 -4550  -419.821 -4530.59  -836.06 -4472.53
            -1245.17 -4376.31  -1643.65 -4242.75  -2028.11 -4072.99  -2395.27 -3868.49
            -2741.99 -3630.98  -3065.32 -3362.49  -3362.49 -3065.32  -3630.98 -2741.99
            -3868.49 -2395.27  -4072.99 -2028.11  -4242.75 -1643.65  -4376.31 -1245.17
            -4472.53 -836.06  -4530.59 -419.821  -4550 0  -4530.59 419.821
            -4472.53 836.06  -4376.31 1245.17  -4242.75 1643.65  -4072.99 2028.11
            -3868.49 2395.27  -3630.98 2741.99  -3362.49 3065.32  -3065.32 3362.49
            -2741.99 3630.98  -2395.27 3868.49  -2028.11 4072.99  -1643.65 4242.75
            -1245.17 4376.31  -836.06 4472.53  -419.821 4530.59  0 4550
            419.821 4530.59  836.06 4472.53  1245.17 4376.31  1643.65 4242.75
            2028.11 4072.99  2395.27 3868.49  2741.99 3630.98  3065.32 3362.49
            3362.49 3065.32  3630.98 2741.99  3868.49 2395.27  4072.99 2028.11
            4242.75 1643.65  4376.31 1245.17  4472.53 836.06  4530.59 419.821
            4550 0))
      (outline (path signal 150  4300 0  4280.53 -408.741  4222.29 -813.78  4125.82 -1211.45
            3991.98 -1598.15  3821.99 -1970.37  3617.39 -2324.76  3380.03 -2658.08
            3112.06 -2967.34  2815.9 -3249.72  2494.24 -3502.68  2150 -3723.91
            1786.29 -3911.42  1406.39 -4063.5  1013.76 -4178.79  611.954 -4256.23
            204.602 -4295.13  -204.602 -4295.13  -611.954 -4256.23  -1013.76 -4178.79
            -1406.39 -4063.5  -1786.29 -3911.42  -2150 -3723.91  -2494.24 -3502.68
            -2815.9 -3249.72  -3112.06 -2967.34  -3380.03 -2658.08  -3617.39 -2324.76
            -3821.99 -1970.37  -3991.98 -1598.15  -4125.82 -1211.45  -4222.29 -813.78
            -4280.53 -408.741  -4300 0  -4280.53 408.741  -4222.29 813.78
            -4125.82 1211.45  -3991.98 1598.15  -3821.99 1970.37  -3617.39 2324.76
            -3380.03 2658.08  -3112.06 2967.34  -2815.9 3249.72  -2494.24 3502.68
            -2150 3723.91  -1786.29 3911.42  -1406.39 4063.5  -1013.76 4178.79
            -611.954 4256.23  -204.602 4295.13  204.602 4295.13  611.954 4256.23
            1013.76 4178.79  1406.39 4063.5  1786.29 3911.42  2150 3723.91
            2494.24 3502.68  2815.9 3249.72  3112.06 2967.34  3380.03 2658.08
            3617.39 2324.76  3821.99 1970.37  3991.98 1598.15  4125.82 1211.45
            4222.29 813.78  4280.53 408.741  4300 0))
      (keepout "" (circle F.Cu 4800))
      (keepout "" (circle In1.Cu 4800))
      (keepout "" (circle In2.Cu 4800))
      (keepout "" (circle B.Cu 4800))
    )
    (image MountingHole:MountingHole_4.3mm_M4::1
      (outline (path signal 150  4300 0  4280.53 -408.741  4222.29 -813.78  4125.82 -1211.45
            3991.98 -1598.15  3821.99 -1970.37  3617.39 -2324.76  3380.03 -2658.08
            3112.06 -2967.34  2815.9 -3249.72  2494.24 -3502.68  2150 -3723.91
            1786.29 -3911.42  1406.39 -4063.5  1013.76 -4178.79  611.954 -4256.23
            204.602 -4295.13  -204.602 -4295.13  -611.954 -4256.23  -1013.76 -4178.79
            -1406.39 -4063.5  -1786.29 -3911.42  -2150 -3723.91  -2494.24 -3502.68
            -2815.9 -3249.72  -3112.06 -2967.34  -3380.03 -2658.08  -3617.39 -2324.76
            -3821.99 -1970.37  -3991.98 -1598.15  -4125.82 -1211.45  -4222.29 -813.78
            -4280.53 -408.741  -4300 0  -4280.53 408.741  -4222.29 813.78
            -4125.82 1211.45  -3991.98 1598.15  -3821.99 1970.37  -3617.39 2324.76
            -3380.03 2658.08  -3112.06 2967.34  -2815.9 3249.72  -2494.24 3502.68
            -2150 3723.91  -1786.29 3911.42  -1406.39 4063.5  -1013.76 4178.79
            -611.954 4256.23  -204.602 4295.13  204.602 4295.13  611.954 4256.23
            1013.76 4178.79  1406.39 4063.5  1786.29 3911.42  2150 3723.91
            2494.24 3502.68  2815.9 3249.72  3112.06 2967.34  3380.03 2658.08
            3617.39 2324.76  3821.99 1970.37  3991.98 1598.15  4125.82 1211.45
            4222.29 813.78  4280.53 408.741  4300 0))
      (outline (path signal 50  4550 0  4530.59 -419.821  4472.53 -836.06  4376.31 -1245.17
            4242.75 -1643.65  4072.99 -2028.11  3868.49 -2395.27  3630.98 -2741.99
            3362.49 -3065.32  3065.32 -3362.49  2741.99 -3630.98  2395.27 -3868.49
            2028.11 -4072.99  1643.65 -4242.75  1245.17 -4376.31  836.06 -4472.53
            419.821 -4530.59  0 -4550  -419.821 -4530.59  -836.06 -4472.53
            -1245.17 -4376.31  -1643.65 -4242.75  -2028.11 -4072.99  -2395.27 -3868.49
            -2741.99 -3630.98  -3065.32 -3362.49  -3362.49 -3065.32  -3630.98 -2741.99
            -3868.49 -2395.27  -4072.99 -2028.11  -4242.75 -1643.65  -4376.31 -1245.17
            -4472.53 -836.06  -4530.59 -419.821  -4550 0  -4530.59 419.821
            -4472.53 836.06  -4376.31 1245.17  -4242.75 1643.65  -4072.99 2028.11
            -3868.49 2395.27  -3630.98 2741.99  -3362.49 3065.32  -3065.32 3362.49
            -2741.99 3630.98  -2395.27 3868.49  -2028.11 4072.99  -1643.65 4242.75
            -1245.17 4376.31  -836.06 4472.53  -419.821 4530.59  0 4550
            419.821 4530.59  836.06 4472.53  1245.17 4376.31  1643.65 4242.75
            2028.11 4072.99  2395.27 3868.49  2741.99 3630.98  3065.32 3362.49
            3362.49 3065.32  3630.98 2741.99  3868.49 2395.27  4072.99 2028.11
            4242.75 1643.65  4376.31 1245.17  4472.53 836.06  4530.59 419.821
            4550 0))
      (keepout "" (circle F.Cu 4800))
      (keepout "" (circle In1.Cu 4800))
      (keepout "" (circle In2.Cu 4800))
      (keepout "" (circle B.Cu 4800))
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket"
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket"
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 0  6577.57 1372.43  6620 1390  6662.43 1372.43  6680 1330  6698.06 1146.62
            6751.55 970.278  6838.42 807.764  6955.32 665.32  7097.76 548.419
            7260.28 461.553  7436.61 408.062  7620 390  7803.39 408.062
            7979.72 461.553  8142.24 548.419  8284.68 665.32  8401.58 807.764
            8488.45 970.278  8541.94 1146.62  8560 1330  8577.57 1372.43
            8620 1390  8662.43 1372.43  8680 1330  8661.95 1135.23  8608.42 947.084
            8521.23 771.982  8403.35 615.883  8258.79 484.102  8092.48 381.127
            7910.08 310.465  7717.8 274.522  7522.2 274.522  7329.92 310.465
            7147.52 381.127  6981.21 484.102  6836.65 615.883  6718.77 771.982
            6631.58 947.084  6578.05 1135.23  6560 1330))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-24_W15.24mm_Socket"
      (outline (path signal 120  -1330 1390  -1330 -29330))
      (outline (path signal 120  -1330 -29330  16570 -29330))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  1160 -29270  14080 -29270))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -29270  14080 1330))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -29330  16570 1390))
      (outline (path signal 0  8661.95 1135.23  8608.42 947.084  8521.23 771.982  8403.35 615.883
            8258.79 484.102  8092.48 381.127  7910.08 310.465  7717.8 274.522
            7522.2 274.522  7329.92 310.465  7147.52 381.127  6981.21 484.102
            6836.65 615.883  6718.77 771.982  6631.58 947.084  6578.05 1135.23
            6560 1330  6577.57 1372.43  6620 1390  6662.43 1372.43  6680 1330
            6698.06 1146.62  6751.55 970.278  6838.42 807.764  6955.32 665.32
            7097.76 548.419  7260.28 461.553  7436.61 408.062  7620 390
            7803.39 408.062  7979.72 461.553  8142.24 548.419  8284.68 665.32
            8401.58 807.764  8488.45 970.278  8541.94 1146.62  8560 1330
            8577.57 1372.43  8620 1390  8662.43 1372.43  8680 1330))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 50  -1550 -29550  16800 -29550))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -29550  16800 1600))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  -1270 -29270  16510 -29270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -29210  255 270))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -29210))
      (outline (path signal 100  14985 -29210  255 -29210))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -29270  16510 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 14 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 24 15240 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 0  4851.95 1135.23  4798.42 947.084  4711.23 771.982  4593.35 615.883
            4448.79 484.102  4282.48 381.127  4100.08 310.465  3907.8 274.522
            3712.2 274.522  3519.92 310.465  3337.52 381.127  3171.21 484.102
            3026.65 615.883  2908.77 771.982  2821.58 947.084  2768.05 1135.23
            2750 1330  2767.57 1372.43  2810 1390  2852.43 1372.43  2870 1330
            2888.06 1146.62  2941.55 970.278  3028.42 807.764  3145.32 665.32
            3287.76 548.419  3450.28 461.553  3626.61 408.062  3810 390
            3993.39 408.062  4169.72 461.553  4332.24 548.419  4474.68 665.32
            4591.58 807.764  4678.45 970.278  4731.94 1146.62  4750 1330
            4767.57 1372.43  4810 1390  4852.43 1372.43  4870 1330))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -19110  8890 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "PS2_mini_din_6:MINI-DIN-6-FULL-SHIELD"
      (outline (path signal 150  9250 -13200  -9000 -13200))
      (outline (path signal 150  9250 0  9250 -13200))
      (outline (path signal 150  -9000 -13200  -9000 0))
      (outline (path signal 150  -9000 0  9250 0))
      (outline (path signal 150  8800 -13000  -8800 -13000))
      (outline (path signal 150  8800 -2500  8800 -13000))
      (outline (path signal 150  -8800 -13000  -8800 -2500))
      (outline (path signal 150  -8800 -2500  8800 -2500))
      (pin Round[A]Pad_3300_um 7 6750 -5500)
      (pin Round[A]Pad_3300_um 7@1 0 -4700)
      (pin Round[A]Pad_3300_um 7@2 -6750 -5500)
      (pin Round[A]Pad_1524_um 6 3400 -11000)
      (pin Round[A]Pad_1524_um 5 -3400 -11000)
      (pin Round[A]Pad_1524_um 4 3400 -8500)
      (pin Round[A]Pad_1524_um 3 -3400 -8500)
      (pin Round[A]Pad_1524_um 2 1300 -8500)
      (pin Round[A]Pad_1524_um 1 -1300 -8500)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket::1"
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-24_W15.24mm_Socket::1"
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  14985 1270  14985 -29210))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  14985 -29210  255 -29210))
      (outline (path signal 100  255 -29210  255 270))
      (outline (path signal 100  16510 -29270  16510 1330))
      (outline (path signal 100  -1270 -29270  16510 -29270))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 50  16800 -29550  16800 1600))
      (outline (path signal 50  -1550 -29550  16800 -29550))
      (outline (path signal 0  8661.95 1135.23  8608.42 947.084  8521.23 771.982  8403.35 615.883
            8258.79 484.102  8092.48 381.127  7910.08 310.465  7717.8 274.522
            7522.2 274.522  7329.92 310.465  7147.52 381.127  6981.21 484.102
            6836.65 615.883  6718.77 771.982  6631.58 947.084  6578.05 1135.23
            6560 1330  6577.57 1372.43  6620 1390  6662.43 1372.43  6680 1330
            6698.06 1146.62  6751.55 970.278  6838.42 807.764  6955.32 665.32
            7097.76 548.419  7260.28 461.553  7436.61 408.062  7620 390
            7803.39 408.062  7979.72 461.553  8142.24 548.419  8284.68 665.32
            8401.58 807.764  8488.45 970.278  8541.94 1146.62  8560 1330
            8577.57 1372.43  8620 1390  8662.43 1372.43  8680 1330))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  -1330 1390  -1330 -29330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  14080 -29270  14080 1330))
      (outline (path signal 120  1160 -29270  14080 -29270))
      (outline (path signal 120  16570 -29330  16570 1390))
      (outline (path signal 120  -1330 -29330  16570 -29330))
      (pin Oval[A]Pad_1600x1600_um 24 15240 0)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 14 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 13 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-32_W15.24mm_Socket"
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  -1330 1390  -1330 -39490))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -39430))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 120  16570 -39490  16570 1390))
      (outline (path signal 120  -1330 -39490  16570 -39490))
      (outline (path signal 0  8661.95 1135.23  8608.42 947.084  8521.23 771.982  8403.35 615.883
            8258.79 484.102  8092.48 381.127  7910.08 310.465  7717.8 274.522
            7522.2 274.522  7329.92 310.465  7147.52 381.127  6981.21 484.102
            6836.65 615.883  6718.77 771.982  6631.58 947.084  6578.05 1135.23
            6560 1330  6577.57 1372.43  6620 1390  6662.43 1372.43  6680 1330
            6698.06 1146.62  6751.55 970.278  6838.42 807.764  6955.32 665.32
            7097.76 548.419  7260.28 461.553  7436.61 408.062  7620 390
            7803.39 408.062  7979.72 461.553  8142.24 548.419  8284.68 665.32
            8401.58 807.764  8488.45 970.278  8541.94 1146.62  8560 1330
            8577.57 1372.43  8620 1390  8662.43 1372.43  8680 1330))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  -1550 1600  -1550 -39700))
      (outline (path signal 50  16800 -39700  16800 1600))
      (outline (path signal 50  -1550 -39700  16800 -39700))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  -1270 1330  -1270 -39430))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  16510 -39430  16510 1330))
      (outline (path signal 100  -1270 -39430  16510 -39430))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
    )
    (image "Package_DIP:DIP-32_W15.24mm_Socket::1"
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  -1330 1390  -1330 -39490))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -39430))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 120  16570 -39490  16570 1390))
      (outline (path signal 120  -1330 -39490  16570 -39490))
      (outline (path signal 0  7329.92 310.465  7147.52 381.127  6981.21 484.102  6836.65 615.883
            6718.77 771.982  6631.58 947.084  6578.05 1135.23  6560 1330
            6577.57 1372.43  6620 1390  6662.43 1372.43  6680 1330  6698.06 1146.62
            6751.55 970.278  6838.42 807.764  6955.32 665.32  7097.76 548.419
            7260.28 461.553  7436.61 408.062  7620 390  7803.39 408.062
            7979.72 461.553  8142.24 548.419  8284.68 665.32  8401.58 807.764
            8488.45 970.278  8541.94 1146.62  8560 1330  8577.57 1372.43
            8620 1390  8662.43 1372.43  8680 1330  8661.95 1135.23  8608.42 947.084
            8521.23 771.982  8403.35 615.883  8258.79 484.102  8092.48 381.127
            7910.08 310.465  7717.8 274.522  7522.2 274.522))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  -1550 1600  -1550 -39700))
      (outline (path signal 50  16800 -39700  16800 1600))
      (outline (path signal 50  -1550 -39700  16800 -39700))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  -1270 1330  -1270 -39430))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  16510 -39430  16510 1330))
      (outline (path signal 100  -1270 -39430  16510 -39430))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm_Socket"
      (outline (path signal 100  -1270 -34350  16510 -34350))
      (outline (path signal 100  16510 -34350  16510 1330))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 50  -1550 -34650  16800 -34650))
      (outline (path signal 50  16800 -34650  16800 1600))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 0  8661.95 1135.23  8608.42 947.084  8521.23 771.982  8403.35 615.883
            8258.79 484.102  8092.48 381.127  7910.08 310.465  7717.8 274.522
            7522.2 274.522  7329.92 310.465  7147.52 381.127  6981.21 484.102
            6836.65 615.883  6718.77 771.982  6631.58 947.084  6578.05 1135.23
            6560 1330  6577.57 1372.43  6620 1390  6662.43 1372.43  6680 1330
            6698.06 1146.62  6751.55 970.278  6838.42 807.764  6955.32 665.32
            7097.76 548.419  7260.28 461.553  7436.61 408.062  7620 390
            7803.39 408.062  7979.72 461.553  8142.24 548.419  8284.68 665.32
            8401.58 807.764  8488.45 970.278  8541.94 1146.62  8560 1330
            8577.57 1372.43  8620 1390  8662.43 1372.43  8680 1330))
      (outline (path signal 120  -1330 -34410  16570 -34410))
      (outline (path signal 120  16570 -34410  16570 1390))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  16570 1390  -1330 1390))
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-32_W15.24mm_Socket::2"
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  -1330 1390  -1330 -39490))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -39430))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 120  16570 -39490  16570 1390))
      (outline (path signal 120  -1330 -39490  16570 -39490))
      (outline (path signal 0  6577.57 1372.43  6620 1390  6662.43 1372.43  6680 1330  6698.06 1146.62
            6751.55 970.278  6838.42 807.764  6955.32 665.32  7097.76 548.419
            7260.28 461.553  7436.61 408.062  7620 390  7803.39 408.062
            7979.72 461.553  8142.24 548.419  8284.68 665.32  8401.58 807.764
            8488.45 970.278  8541.94 1146.62  8560 1330  8577.57 1372.43
            8620 1390  8662.43 1372.43  8680 1330  8661.95 1135.23  8608.42 947.084
            8521.23 771.982  8403.35 615.883  8258.79 484.102  8092.48 381.127
            7910.08 310.465  7717.8 274.522  7522.2 274.522  7329.92 310.465
            7147.52 381.127  6981.21 484.102  6836.65 615.883  6718.77 771.982
            6631.58 947.084  6578.05 1135.23  6560 1330))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  -1550 1600  -1550 -39700))
      (outline (path signal 50  16800 -39700  16800 1600))
      (outline (path signal 50  -1550 -39700  16800 -39700))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  -1270 1330  -1270 -39430))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  16510 -39430  16510 1330))
      (outline (path signal 100  -1270 -39430  16510 -39430))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket::2"
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 0  3519.92 310.465  3337.52 381.127  3171.21 484.102  3026.65 615.883
            2908.77 771.982  2821.58 947.084  2768.05 1135.23  2750 1330
            2767.57 1372.43  2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62
            2941.55 970.278  3028.42 807.764  3145.32 665.32  3287.76 548.419
            3450.28 461.553  3626.61 408.062  3810 390  3993.39 408.062
            4169.72 461.553  4332.24 548.419  4474.68 665.32  4591.58 807.764
            4678.45 970.278  4731.94 1146.62  4750 1330  4767.57 1372.43
            4810 1390  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image audiojack:STX423533N
      (outline (path signal 100  8500 -2000  -3500 -2000))
      (outline (path signal 100  8500 12000  8500 -2000))
      (outline (path signal 100  -3500 -2000  -3500 12000))
      (outline (path signal 100  -3500 8500  -3500 8500))
      (outline (path signal 100  -3500 8500  -6500 8500))
      (outline (path signal 100  -3500 12000  8500 12000))
      (outline (path signal 100  -6500 1500  -3500 1500))
      (outline (path signal 100  -6500 8500  -6500 1500))
      (outline (path signal 100  9625 -3375  -7500 -3375))
      (outline (path signal 100  9625 13375  9625 -3375))
      (outline (path signal 100  -7500 -3375  -7500 13375))
      (outline (path signal 100  -7500 13375  9625 13375))
      (outline (path signal 0  -86.603 -2600  -50 -2563.4  0 -2550  35.355 -2564.64  50 -2600
            35.355 -2635.36  0 -2650  35.355 -2664.64  50 -2700  35.355 -2735.36
            0 -2750  -50 -2736.6  -86.603 -2700  -100 -2650))
      (outline (path signal 0  -35.355 -2564.64  0 -2550  50 -2563.4  86.603 -2600  100 -2650
            86.603 -2700  50 -2736.6  0 -2750  -35.355 -2735.36  -50 -2700
            -35.355 -2664.64  0 -2650  -35.355 -2635.36  -50 -2600))
      (outline (path signal 200  8500 10000  8500 0))
      (outline (path signal 200  6000 -2000  -3500 -2000))
      (outline (path signal 100  0 -2700  0 -2700))
      (outline (path signal 100  0 -2600  0 -2600))
      (outline (path signal 200  -3500 -2000  -3500 12000))
      (outline (path signal 200  -3500 8500  -6500 8500))
      (outline (path signal 200  -3500 12000  6000 12000))
      (outline (path signal 200  -6500 1500  -3500 1500))
      (outline (path signal 200  -6500 8500  -6500 1500))
      (pin Round[A]Pad_2250_um B5 5000 0)
      (pin Round[A]Pad_2250_um B2 5000 10000)
      (pin Round[A]Pad_2250_um B1 0 10000)
      (pin Round[A]Pad_2250_um A5 7500 11250)
      (pin Round[A]Pad_2250_um A2 7500 -1250)
      (pin Rect[A]Pad_2250x2250_um A1 0 0)
      (keepout "" (circle F.Cu 3470 0 3000))
      (keepout "" (circle In1.Cu 3470 0 3000))
      (keepout "" (circle In2.Cu 3470 0 3000))
      (keepout "" (circle B.Cu 3470 0 3000))
      (keepout "" (circle F.Cu 3470 0 7000))
      (keepout "" (circle In1.Cu 3470 0 7000))
      (keepout "" (circle In2.Cu 3470 0 7000))
      (keepout "" (circle B.Cu 3470 0 7000))
    )
    (image "Connector_Dsub:DSUB-15-HD_Female_Horizontal_P2.29x1.98mm_EdgePinOffset8.35mm_Housed_MountingHolesOffset10.89mm"
      (outline (path signal 0  -18450.4 -1455.36  -18465 -1420  -18446.6 -1174.08  -18391.7 -933.654
            -18301.6 -704.092  -18178.3 -490.522  -18024.5 -297.715  -17843.8 -129.978
            -17640 8.942  -17417.8 115.942  -17182.2 188.631  -16938.3 225.386
            -16691.7 225.386  -16447.8 188.631  -16212.2 115.942  -15990 8.942
            -15786.2 -129.978  -15605.5 -297.715  -15451.7 -490.522  -15328.4 -704.092
            -15238.3 -933.654  -15183.4 -1174.08  -15165 -1420  -15179.6 -1455.36
            -15215 -1470  -15250.4 -1455.36  -15265 -1420  -15282.3 -1188.98
            -15333.9 -963.129  -15418.5 -747.48  -15534.3 -546.854  -15678.8 -365.732
            -15848.6 -208.161  -16040 -77.661  -16248.7 22.854  -16470.1 91.138
            -16699.2 125.666  -16930.8 125.666  -17159.9 91.138  -17381.3 22.854
            -17590 -77.661  -17781.4 -208.161  -17951.2 -365.732  -18095.7 -546.854
            -18211.5 -747.48  -18296.1 -963.129  -18347.7 -1188.98  -18365 -1420
            -18379.6 -1455.36  -18415 -1470))
      (outline (path signal 0  6549.65 -1455.36  6535 -1420  6553.43 -1174.08  6608.31 -933.654
            6698.4 -704.092  6821.71 -490.522  6975.46 -297.715  7156.24 -129.978
            7360 8.942  7582.19 115.942  7817.84 188.631  8061.69 225.386
            8308.31 225.386  8552.16 188.631  8787.81 115.942  9010 8.942
            9213.76 -129.978  9394.54 -297.715  9548.29 -490.522  9671.6 -704.092
            9761.69 -933.654  9816.57 -1174.08  9835 -1420  9820.35 -1455.36
            9785 -1470  9749.65 -1455.36  9735 -1420  9717.69 -1188.98  9666.14 -963.129
            9581.5 -747.48  9465.67 -546.854  9321.23 -365.732  9151.41 -208.161
            8960 -77.661  8751.28 22.854  8529.91 91.138  8300.83 125.666
            8069.17 125.666  7840.09 91.138  7618.72 22.854  7410 -77.661
            7218.59 -208.161  7048.77 -365.732  6904.33 -546.854  6788.5 -747.48
            6703.86 -963.129  6652.31 -1188.98  6635 -1420  6620.35 -1455.36
            6585 -1470))
      (outline (path signal 100  -19740 1580  -19740 -12310))
      (outline (path signal 100  -19740 -12310  -19740 -12710))
      (outline (path signal 100  -19740 -12310  11110 -12310))
      (outline (path signal 100  -19740 -12710  11110 -12710))
      (outline (path signal 100  -19315 -12710  -19315 -17710))
      (outline (path signal 100  -19315 -17710  -14315 -17710))
      (outline (path signal 100  -18415 -12310  -18415 -1420))
      (outline (path signal 100  -15215 -12310  -15215 -1420))
      (outline (path signal 100  -14315 -12710  -19315 -12710))
      (outline (path signal 100  -14315 -17710  -14315 -12710))
      (outline (path signal 100  -12465 -12710  -12465 -18710))
      (outline (path signal 100  -12465 -18710  3835 -18710))
      (outline (path signal 100  3835 -12710  -12465 -12710))
      (outline (path signal 100  3835 -18710  3835 -12710))
      (outline (path signal 100  5685 -12710  5685 -17710))
      (outline (path signal 100  5685 -17710  10685 -17710))
      (outline (path signal 100  6585 -12310  6585 -1420))
      (outline (path signal 100  9785 -12310  9785 -1420))
      (outline (path signal 100  10685 -12710  5685 -12710))
      (outline (path signal 100  10685 -17710  10685 -12710))
      (outline (path signal 100  11110 1580  -19740 1580))
      (outline (path signal 100  11110 -12310  -19740 -12310))
      (outline (path signal 100  11110 -12310  11110 1580))
      (outline (path signal 100  11110 -12710  11110 -12310))
      (outline (path signal 50  -20250 2100  -20250 -19250))
      (outline (path signal 50  -20250 -19250  11650 -19250))
      (outline (path signal 50  11650 2100  -20250 2100))
      (outline (path signal 50  11650 -19250  11650 2100))
      (outline (path signal 120  -19800 1640  11170 1640))
      (outline (path signal 120  -19800 -12250  -19800 1640))
      (outline (path signal 120  -250 2534.34  250 2534.34))
      (outline (path signal 120  0 2101.32  -250 2534.34))
      (outline (path signal 120  250 2534.34  0 2101.32))
      (outline (path signal 120  11170 1640  11170 -12250))
      (pin Round[A]Pad_1600_um 15 -9160 -3960)
      (pin Round[A]Pad_1600_um 14 -6870 -3960)
      (pin Round[A]Pad_1600_um 13 -4580 -3960)
      (pin Round[A]Pad_1600_um 12 -2290 -3960)
      (pin Round[A]Pad_1600_um 11 0 -3960)
      (pin Round[A]Pad_1600_um 10 -8015 -1980)
      (pin Round[A]Pad_1600_um 9 -5725 -1980)
      (pin Round[A]Pad_1600_um 8 -3435 -1980)
      (pin Round[A]Pad_1600_um 7 -1145 -1980)
      (pin Round[A]Pad_1600_um 6 1145 -1980)
      (pin Round[A]Pad_1600_um 5 -9160 0)
      (pin Round[A]Pad_1600_um 4 -6870 0)
      (pin Round[A]Pad_1600_um 3 -4580 0)
      (pin Round[A]Pad_1600_um 2 -2290 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_4000_um 0 8185 -1420)
      (pin Round[A]Pad_4000_um 0@1 -16815 -1420)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket::1"
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 0  6577.57 1372.43  6620 1390  6662.43 1372.43  6680 1330  6698.06 1146.62
            6751.55 970.278  6838.42 807.764  6955.32 665.32  7097.76 548.419
            7260.28 461.553  7436.61 408.062  7620 390  7803.39 408.062
            7979.72 461.553  8142.24 548.419  8284.68 665.32  8401.58 807.764
            8488.45 970.278  8541.94 1146.62  8560 1330  8577.57 1372.43
            8620 1390  8662.43 1372.43  8680 1330  8661.95 1135.23  8608.42 947.084
            8521.23 771.982  8403.35 615.883  8258.79 484.102  8092.48 381.127
            7910.08 310.465  7717.8 274.522  7522.2 274.522  7329.92 310.465
            7147.52 381.127  6981.21 484.102  6836.65 615.883  6718.77 771.982
            6631.58 947.084  6578.05 1135.23  6560 1330))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image sdcard:microSD_Amazon2
      (outline (path signal 120  2776.45 -3217.54  2794.99 -3082.64  2849.24 -2957.75  2935.17 -2852.12
            3046.42 -2773.6  3174.72 -2728  3310.57 -2718.71  3443.89 -2746.41
            3564.79 -2809.06  3664.31 -2902  3735.06 -3018.34  3771.79 -3149.46
            3771.79 -3285.62  3735.06 -3416.74  3664.31 -3533.09  3564.79 -3626.03
            3443.89 -3688.67  3310.57 -3716.38  3174.72 -3707.08  3046.42 -3661.48
            2935.17 -3582.96  2849.24 -3477.33  2794.99 -3352.44  2776.45 -3217.54))
      (outline (path signal 120  -5223.55 -3217.54  -5205.01 -3082.64  -5150.76 -2957.75
            -5064.83 -2852.12  -4953.58 -2773.6  -4825.28 -2728  -4689.43 -2718.71
            -4556.11 -2746.41  -4435.21 -2809.06  -4335.69 -2902  -4264.94 -3018.34
            -4228.21 -3149.46  -4228.21 -3285.62  -4264.94 -3416.74  -4335.69 -3533.09
            -4435.21 -3626.03  -4556.11 -3688.67  -4689.43 -3716.38  -4825.28 -3707.08
            -4953.58 -3661.48  -5064.83 -3582.96  -5150.76 -3477.33  -5205.01 -3352.44
            -5223.55 -3217.54))
      (outline (path signal 120  -8814.26 10174.3  8552.42 10174.3  8552.42 -8076.63  -8814.26 -8076.63))
      (outline (path signal 100  5075 -13225  5075 -8325))
      (outline (path signal 100  -5425 -13725  4575 -13725))
      (outline (path signal 100  -5425 -9725  4575 -9725))
      (outline (path signal 100  -5925 -8325  -5925 -13225))
      (outline (path signal 0  4539.65 -13760.4  4525 -13725  4539.65 -13689.6  4575 -13675
            4691.47 -13659.7  4800 -13614.7  4893.2 -13543.2  4964.71 -13450
            5009.67 -13341.5  5025 -13225  5039.65 -13189.6  5075 -13175
            5110.35 -13189.6  5125 -13225  5111.21 -13347.4  5070.53 -13463.6
            5005.01 -13567.9  4917.92 -13655  4813.64 -13720.5  4697.39 -13761.2
            4575 -13775))
      (outline (path signal 0  4539.65 -9760.35  4525 -9725  4539.65 -9689.65  4575 -9675
            4691.47 -9659.67  4800 -9614.71  4893.2 -9543.2  4964.71 -9450
            5009.67 -9341.47  5025 -9225  5039.65 -9189.65  5075 -9175  5110.35 -9189.65
            5125 -9225  5111.21 -9347.39  5070.53 -9463.64  5005.01 -9567.92
            4917.92 -9655.01  4813.64 -9720.53  4697.39 -9761.21  4575 -9775))
      (outline (path signal 0  -5547.39 -13761.2  -5663.64 -13720.5  -5767.92 -13655  -5855.01 -13567.9
            -5920.53 -13463.6  -5961.21 -13347.4  -5975 -13225  -5960.35 -13189.6
            -5925 -13175  -5889.65 -13189.6  -5875 -13225  -5859.67 -13341.5
            -5814.71 -13450  -5743.2 -13543.2  -5650 -13614.7  -5541.47 -13659.7
            -5425 -13675  -5389.65 -13689.6  -5375 -13725  -5389.65 -13760.4
            -5425 -13775))
      (outline (path signal 0  -5547.39 -9761.21  -5663.64 -9720.53  -5767.92 -9655.01
            -5855.01 -9567.92  -5920.53 -9463.64  -5961.21 -9347.39  -5975 -9225
            -5960.35 -9189.65  -5925 -9175  -5889.65 -9189.65  -5875 -9225
            -5859.67 -9341.47  -5814.71 -9450  -5743.2 -9543.2  -5650 -9614.71
            -5541.47 -9659.67  -5425 -9675  -5389.65 -9689.65  -5375 -9725
            -5389.65 -9760.35  -5425 -9775))
      (pin Rect[T]Pad_700x3000_um 1 2666.82 8500)
      (pin Rect[T]Pad_700x3000_um 2 1566.82 8516.91)
      (pin Rect[T]Pad_700x3000_um 3 466.817 8533.82)
      (pin Rect[T]Pad_700x3000_um 4 -633.183 8542.27)
      (pin Rect[T]Pad_700x3000_um 5 -1733.18 8533.82)
      (pin Rect[T]Pad_700x3000_um 6 -2833.18 8525.36)
      (pin Rect[T]Pad_700x3000_um 7 -3933.18 8491.55)
      (pin Rect[T]Pad_700x3000_um (rotate 180) 8 -5033.18 8491.55)
      (pin Rect[T]Pad_1532.12x2763.92_um 9 -7749.24 -1699.5)
      (pin Rect[T]Pad_1456.03x1466.4_um 9@1 -7711.2 7549.26)
      (pin Rect[T]Pad_700x3000_um 9@2 -6133.18 8500)
      (pin Rect[T]Pad_2200x1500_um 9@3 7000 7532.46)
      (pin Rect[T]Pad_1200x2800_um 9@4 7876.45 -1717.54)
      (keepout "" (polygon F.Cu 0  3275 1125  -5425 1125  -5425 2725  3275 2725  3275 1125))
      (keepout "" (polygon F.Cu 0  2925 -6475  5475 -6475  5475 -7825  2925 -7825  2925 -6475))
      (keepout "" (polygon F.Cu 0  -6125 1425  -5425 1425  -5425 -5581.02  -6125 -5581.02
            -6125 1425))
      (keepout "" (polygon F.Cu 0  -6475 -50.968  -7225 -50.968  -7225 2825  -6475 2825  -6475 -50.968))
      (keepout "" (polygon F.Cu 0  -6475 4025  -7225 4025  -7225 6243.61  -6475 6243.61  -6475 4025))
    )
    (image "Package_SO:ETSSOP-20-1EP_4.4x6.5mm_P0.65mm_EP3x4.2mm"
      (outline (path signal 150  -2225 -3450  2225 -3450))
      (outline (path signal 150  -2225 3450  2225 3450))
      (outline (path signal 50  -3950 -3550  3950 -3550))
      (outline (path signal 50  -3950 3550  -3950 -3550))
      (outline (path signal 50  -3950 3550  3950 3550))
      (outline (path signal 50  3950 3550  3950 -3550))
      (outline (path signal 150  -2200 -3250  -2200 2250))
      (outline (path signal 150  2200 -3250  -2200 -3250))
      (outline (path signal 150  -2200 2250  -1200 3250))
      (outline (path signal 150  -1200 3250  2200 3250))
      (outline (path signal 150  2200 3250  2200 -3250))
      (pin Rect[T]Pad_1450x450_um 1 -2950 2925)
      (pin Rect[T]Pad_1450x450_um 2 -2950 2275)
      (pin Rect[T]Pad_1450x450_um 3 -2950 1625)
      (pin Rect[T]Pad_1450x450_um 4 -2950 975)
      (pin Rect[T]Pad_1450x450_um 5 -2950 325)
      (pin Rect[T]Pad_1450x450_um 6 -2950 -325)
      (pin Rect[T]Pad_1450x450_um 7 -2950 -975)
      (pin Rect[T]Pad_1450x450_um 8 -2950 -1625)
      (pin Rect[T]Pad_1450x450_um 9 -2950 -2275)
      (pin Rect[T]Pad_1450x450_um 10 -2950 -2925)
      (pin Rect[T]Pad_1450x450_um 11 2950 -2925)
      (pin Rect[T]Pad_1450x450_um 12 2950 -2275)
      (pin Rect[T]Pad_1450x450_um 13 2950 -1625)
      (pin Rect[T]Pad_1450x450_um 14 2950 -975)
      (pin Rect[T]Pad_1450x450_um 15 2950 -325)
      (pin Rect[T]Pad_1450x450_um 16 2950 325)
      (pin Rect[T]Pad_1450x450_um 17 2950 975)
      (pin Rect[T]Pad_1450x450_um 18 2950 1625)
      (pin Rect[T]Pad_1450x450_um 19 2950 2275)
      (pin Rect[T]Pad_1450x450_um 20 2950 2925)
      (pin Rect[T]Pad_3000x4200_um 21 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x03_P2.54mm_Vertical
      (outline (path signal 100  3810 -6350  -1270 -6350))
      (outline (path signal 100  3810 1270  3810 -6350))
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  -1270 -6350  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 50  4350 -6850  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  -1800 -6850  4350 -6850))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 120  3870 1330  3870 -6410))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 -6410  3870 -6410))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Diode_SMD:D_SMA-SMB_Universal_Handsoldering"
      (outline (path signal 120  -4960 -2150  2700 -2150))
      (outline (path signal 120  -4960 2150  -4960 -2150))
      (outline (path signal 120  -4960 2150  2700 2150))
      (outline (path signal 50  -4950 -2250  -4950 2250))
      (outline (path signal 50  4950 -2250  -4950 -2250))
      (outline (path signal 50  -4950 2250  4950 2250))
      (outline (path signal 50  4950 2250  4950 -2250))
      (outline (path signal 100  -2300 -2000  -2300 2000))
      (outline (path signal 100  2300 -2000  -2300 -2000))
      (outline (path signal 100  -2300 -1500  -2300 1500))
      (outline (path signal 100  2300 -1500  -2300 -1500))
      (outline (path signal 100  501.18 -750.32  501.18 799.08))
      (outline (path signal 100  -649.44 -1.02  501.18 -750.32))
      (outline (path signal 100  -649.44 -1.02  -1551.14 -1.02))
      (outline (path signal 100  -649.44 -1.02  501.18 799.08))
      (outline (path signal 100  501.18 -1.02  1499.4 -1.02))
      (outline (path signal 100  -649.44 799.08  -649.44 -801.12))
      (outline (path signal 100  2300 1500  2300 -1500))
      (outline (path signal 100  2300 1500  -2300 1500))
      (outline (path signal 100  2300 2000  2300 -2000))
      (outline (path signal 100  2300 2000  -2300 2000))
      (pin Trapz[T]Pad_3600x1700_p600xp0_um 1 -2900 0)
      (pin Trapz[T]Pad_3600x1700_p600xp0_um (rotate 180) 2 2900 0)
    )
    (image snes:SNES_Controller_Socket
      (outline (path signal 50  -9250 2250  35750 2250  35750 -15000  -9250 -15000))
      (outline (path signal 100  -6250 -4000  -6250 -14250))
      (outline (path signal 100  -6250 -4000  32750 -4000))
      (outline (path signal 100  -6250 -14250  32750 -14250))
      (outline (path signal 100  -2250 -1000  -2250 -4000))
      (outline (path signal 100  -2250 -1000  -1500 -1000))
      (outline (path signal 100  1500 -1000  2500 -1000))
      (outline (path signal 100  5500 -1000  6500 -1000))
      (outline (path signal 100  9500 -1000  10500 -1000))
      (outline (path signal 100  13500 -1000  17000 -1000))
      (outline (path signal 100  20000 -1000  21000 -1000))
      (outline (path signal 100  24000 -1000  25000 -1000))
      (outline (path signal 100  28000 -1000  28750 -1000))
      (outline (path signal 100  28750 -1000  28750 -4000))
      (outline (path signal 100  32750 -4000  32750 -14250))
      (pin Oval[A]Pad_2500x3500_um 7 26500 0)
      (pin Oval[A]Pad_2500x3500_um 6 22500 0)
      (pin Oval[A]Pad_2500x3500_um 5 18500 0)
      (pin Oval[A]Pad_2500x3500_um 4 12000 0)
      (pin Oval[A]Pad_2500x3500_um 3 8000 0)
      (pin Oval[A]Pad_2500x3500_um 2 4000 0)
      (pin Oval[A]Pad_2500x3500_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket::1"
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 0  4851.95 1135.23  4798.42 947.084  4711.23 771.982  4593.35 615.883
            4448.79 484.102  4282.48 381.127  4100.08 310.465  3907.8 274.522
            3712.2 274.522  3519.92 310.465  3337.52 381.127  3171.21 484.102
            3026.65 615.883  2908.77 771.982  2821.58 947.084  2768.05 1135.23
            2750 1330  2767.57 1372.43  2810 1390  2852.43 1372.43  2870 1330
            2888.06 1146.62  2941.55 970.278  3028.42 807.764  3145.32 665.32
            3287.76 548.419  3450.28 461.553  3626.61 408.062  3810 390
            3993.39 408.062  4169.72 461.553  4332.24 548.419  4474.68 665.32
            4591.58 807.764  4678.45 970.278  4731.94 1146.62  4750 1330
            4767.57 1372.43  4810 1390  4852.43 1372.43  4870 1330))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  8950 1390  -1330 1390))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket::2"
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -24190  8890 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "atxplug:1-1775099-3"
      (outline (path signal 254  -25750 9600  25750 9600))
      (outline (path signal 254  -25750 0  -25750 9600))
      (outline (path signal 254  -1700 0  -1700 -1300))
      (outline (path signal 254  -1700 -1300  1700 -1300))
      (outline (path signal 254  1700 -1300  1700 0))
      (outline (path signal 254  25750 9600  25750 0))
      (outline (path signal 254  25750 0  -25750 0))
      (outline (path signal 254  -23272.2 10774  -23255.9 10845.2  -23210.3 10902.3  -23144.5 10934
            -23071.5 10934  -23005.7 10902.3  -22960.1 10845.2  -22943.8 10774
            -22960.1 10702.8  -23005.7 10645.7  -23071.5 10614  -23144.5 10614
            -23210.3 10645.7  -23255.9 10702.8  -23272.2 10774))
      (outline (path signal 254  -25750 9600  25750 9600))
      (outline (path signal 254  -25750 0  -25750 9600))
      (outline (path signal 254  -1700 0  -25750 0))
      (outline (path signal 254  -1700 -1300  -1700 0))
      (outline (path signal 254  1700 0  1700 -1300))
      (outline (path signal 254  1700 -1300  -1700 -1300))
      (outline (path signal 254  25750 9600  25750 0))
      (outline (path signal 254  25750 0  1700 0))
      (pin Round[A]Pad_2000_um 24 23100 2050)
      (pin Round[A]Pad_2000_um 23 23100 7550)
      (pin Round[A]Pad_2000_um 22 18900 2050)
      (pin Round[A]Pad_2000_um 21 18900 7550)
      (pin Round[A]Pad_2000_um 20 14700 2050)
      (pin Round[A]Pad_2000_um 19 14700 7550)
      (pin Round[A]Pad_2000_um 18 10500 2050)
      (pin Round[A]Pad_2000_um 17 10500 7550)
      (pin Round[A]Pad_2000_um 16 6300 2050)
      (pin Round[A]Pad_2000_um 15 6300 7550)
      (pin Round[A]Pad_2000_um 14 2100 2050)
      (pin Round[A]Pad_2000_um 13 2100 7550)
      (pin Round[A]Pad_2000_um 12 -2100 2050)
      (pin Round[A]Pad_2000_um 11 -2100 7550)
      (pin Round[A]Pad_2000_um 10 -6300 2050)
      (pin Round[A]Pad_2000_um 9 -6300 7550)
      (pin Round[A]Pad_2000_um 8 -10500 2050)
      (pin Round[A]Pad_2000_um 7 -10500 7550)
      (pin Round[A]Pad_2000_um 6 -14700 2050)
      (pin Round[A]Pad_2000_um 5 -14700 7550)
      (pin Round[A]Pad_2000_um 4 -18900 2050)
      (pin Round[A]Pad_2000_um 3 -18900 7550)
      (pin Round[A]Pad_2000_um 2 -23100 2050)
      (pin Round[A]Pad_2000_um 1 -23100 7550)
      (keepout "" (circle F.Cu 3500 -27800 2510))
      (keepout "" (circle In1.Cu 3500 -27800 2510))
      (keepout "" (circle In2.Cu 3500 -27800 2510))
      (keepout "" (circle B.Cu 3500 -27800 2510))
    )
    (image "Package_DIP:DIP-24_W15.24mm_Socket::2"
      (outline (path signal 120  -1330 1390  -1330 -29330))
      (outline (path signal 120  -1330 -29330  16570 -29330))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  1160 -29270  14080 -29270))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -29270  14080 1330))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -29330  16570 1390))
      (outline (path signal 0  8662.43 1372.43  8680 1330  8661.95 1135.23  8608.42 947.084
            8521.23 771.982  8403.35 615.883  8258.79 484.102  8092.48 381.127
            7910.08 310.465  7717.8 274.522  7522.2 274.522  7329.92 310.465
            7147.52 381.127  6981.21 484.102  6836.65 615.883  6718.77 771.982
            6631.58 947.084  6578.05 1135.23  6560 1330  6577.57 1372.43
            6620 1390  6662.43 1372.43  6680 1330  6698.06 1146.62  6751.55 970.278
            6838.42 807.764  6955.32 665.32  7097.76 548.419  7260.28 461.553
            7436.61 408.062  7620 390  7803.39 408.062  7979.72 461.553
            8142.24 548.419  8284.68 665.32  8401.58 807.764  8488.45 970.278
            8541.94 1146.62  8560 1330  8577.57 1372.43  8620 1390))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 50  -1550 -29550  16800 -29550))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -29550  16800 1600))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  -1270 -29270  16510 -29270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -29210  255 270))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -29210))
      (outline (path signal 100  14985 -29210  255 -29210))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -29270  16510 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 14 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 24 15240 0)
    )
    (image MCU_RaspberryPi_and_Boards:RPi_Pico_SMD_TH
      (outline (path signal 120  10500 -25500  -10500 -25500))
      (outline (path signal 120  10500 25500  10500 -25500))
      (outline (path signal 120  -10500 -25500  -10500 25500))
      (outline (path signal 120  -10500 24200  -9200 25500))
      (outline (path signal 120  -10500 25500  10500 25500))
      (outline (path signal 120  11000 -26000  -11000 -26000))
      (outline (path signal 120  11000 26000  11000 -26000))
      (outline (path signal 120  -11000 -26000  -11000 26000))
      (outline (path signal 120  -11000 26000  11000 26000))
      (outline (path signal 120  10500 -25500  3700 -25500))
      (outline (path signal 120  10500 -22700  10500 -23100))
      (outline (path signal 120  10500 -20100  10500 -20500))
      (outline (path signal 120  10500 -17600  10500 -18000))
      (outline (path signal 120  10500 -15100  10500 -15500))
      (outline (path signal 120  10500 -12500  10500 -12900))
      (outline (path signal 120  10500 -10000  10500 -10400))
      (outline (path signal 120  10500 -7400  10500 -7800))
      (outline (path signal 120  10500 -4900  10500 -5300))
      (outline (path signal 120  10500 -2300  10500 -2700))
      (outline (path signal 120  10500 200  10500 -200))
      (outline (path signal 120  10500 2700  10500 2300))
      (outline (path signal 120  10500 5300  10500 4900))
      (outline (path signal 120  10500 7800  10500 7400))
      (outline (path signal 120  10500 10400  10500 10000))
      (outline (path signal 120  10500 12900  10500 12500))
      (outline (path signal 120  10500 15400  10500 15000))
      (outline (path signal 120  10500 18000  10500 17600))
      (outline (path signal 120  10500 20500  10500 20100))
      (outline (path signal 120  10500 23100  10500 22700))
      (outline (path signal 120  10500 25500  10500 25200))
      (outline (path signal 120  1100 -25500  1500 -25500))
      (outline (path signal 120  -1500 -25500  -1100 -25500))
      (outline (path signal 120  -3700 -25500  -10500 -25500))
      (outline (path signal 120  -7493 22833  -7493 25500))
      (outline (path signal 120  -10500 -22700  -10500 -23100))
      (outline (path signal 120  -10500 -20100  -10500 -20500))
      (outline (path signal 120  -10500 -17600  -10500 -18000))
      (outline (path signal 120  -10500 -15100  -10500 -15500))
      (outline (path signal 120  -10500 -12500  -10500 -12900))
      (outline (path signal 120  -10500 -10000  -10500 -10400))
      (outline (path signal 120  -10500 -7400  -10500 -7800))
      (outline (path signal 120  -10500 -4900  -10500 -5300))
      (outline (path signal 120  -10500 -2300  -10500 -2700))
      (outline (path signal 120  -10500 200  -10500 -200))
      (outline (path signal 120  -10500 2700  -10500 2300))
      (outline (path signal 120  -10500 5300  -10500 4900))
      (outline (path signal 120  -10500 7800  -10500 7400))
      (outline (path signal 120  -10500 10400  -10500 10000))
      (outline (path signal 120  -10500 12900  -10500 12500))
      (outline (path signal 120  -10500 15400  -10500 15000))
      (outline (path signal 120  -10500 18000  -10500 17600))
      (outline (path signal 120  -10500 20500  -10500 20100))
      (outline (path signal 120  -10500 22833  -7493 22833))
      (outline (path signal 120  -10500 23100  -10500 22700))
      (outline (path signal 120  -10500 25500  10500 25500))
      (outline (path signal 120  -10500 25500  -10500 25200))
      (pin "Rect[T][-900,0]Pad_3500x1700_um" (rotate 90) 43 2540 -23900)
      (pin Oval[A]Pad_1700x1700_um 43@1 2540 -23900)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" (rotate 90) 42 0 -23900)
      (pin Rect[A]Pad_1700x1700_um 42@1 0 -23900)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" (rotate 90) 41 -2540 -23900)
      (pin Oval[A]Pad_1700x1700_um 41@1 -2540 -23900)
      (pin Rect[T][900,0]Pad_3500x1700_um 40 8890 24130)
      (pin Oval[A]Pad_1700x1700_um 40@1 8890 24130)
      (pin Rect[T][900,0]Pad_3500x1700_um 39 8890 21590)
      (pin Oval[A]Pad_1700x1700_um 39@1 8890 21590)
      (pin Rect[T][900,0]Pad_3500x1700_um 38 8890 19050)
      (pin Rect[A]Pad_1700x1700_um 38@1 8890 19050)
      (pin Rect[T][900,0]Pad_3500x1700_um 37 8890 16510)
      (pin Oval[A]Pad_1700x1700_um 37@1 8890 16510)
      (pin Rect[T][900,0]Pad_3500x1700_um 36 8890 13970)
      (pin Oval[A]Pad_1700x1700_um 36@1 8890 13970)
      (pin Rect[T][900,0]Pad_3500x1700_um 35 8890 11430)
      (pin Oval[A]Pad_1700x1700_um 35@1 8890 11430)
      (pin Rect[T][900,0]Pad_3500x1700_um 34 8890 8890)
      (pin Oval[A]Pad_1700x1700_um 34@1 8890 8890)
      (pin Rect[T][900,0]Pad_3500x1700_um 33 8890 6350)
      (pin Rect[A]Pad_1700x1700_um 33@1 8890 6350)
      (pin Rect[T][900,0]Pad_3500x1700_um 32 8890 3810)
      (pin Oval[A]Pad_1700x1700_um 32@1 8890 3810)
      (pin Rect[T][900,0]Pad_3500x1700_um 31 8890 1270)
      (pin Oval[A]Pad_1700x1700_um 31@1 8890 1270)
      (pin Rect[T][900,0]Pad_3500x1700_um 30 8890 -1270)
      (pin Oval[A]Pad_1700x1700_um 30@1 8890 -1270)
      (pin Rect[T][900,0]Pad_3500x1700_um 29 8890 -3810)
      (pin Oval[A]Pad_1700x1700_um 29@1 8890 -3810)
      (pin Rect[T][900,0]Pad_3500x1700_um 28 8890 -6350)
      (pin Rect[A]Pad_1700x1700_um 28@1 8890 -6350)
      (pin Rect[T][900,0]Pad_3500x1700_um 27 8890 -8890)
      (pin Oval[A]Pad_1700x1700_um 27@1 8890 -8890)
      (pin Rect[T][900,0]Pad_3500x1700_um 26 8890 -11430)
      (pin Oval[A]Pad_1700x1700_um 26@1 8890 -11430)
      (pin Rect[T][900,0]Pad_3500x1700_um 25 8890 -13970)
      (pin Oval[A]Pad_1700x1700_um 25@1 8890 -13970)
      (pin Rect[T][900,0]Pad_3500x1700_um 24 8890 -16510)
      (pin Oval[A]Pad_1700x1700_um 24@1 8890 -16510)
      (pin Rect[T][900,0]Pad_3500x1700_um 23 8890 -19050)
      (pin Rect[A]Pad_1700x1700_um 23@1 8890 -19050)
      (pin Rect[T][900,0]Pad_3500x1700_um 22 8890 -21590)
      (pin Oval[A]Pad_1700x1700_um 22@1 8890 -21590)
      (pin Rect[T][900,0]Pad_3500x1700_um 21 8890 -24130)
      (pin Oval[A]Pad_1700x1700_um 21@1 8890 -24130)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 20 -8890 -24130)
      (pin Oval[A]Pad_1700x1700_um 20@1 -8890 -24130)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 19 -8890 -21590)
      (pin Oval[A]Pad_1700x1700_um 19@1 -8890 -21590)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 18 -8890 -19050)
      (pin Rect[A]Pad_1700x1700_um 18@1 -8890 -19050)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 17 -8890 -16510)
      (pin Oval[A]Pad_1700x1700_um 17@1 -8890 -16510)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 16 -8890 -13970)
      (pin Oval[A]Pad_1700x1700_um 16@1 -8890 -13970)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 15 -8890 -11430)
      (pin Oval[A]Pad_1700x1700_um 15@1 -8890 -11430)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 14 -8890 -8890)
      (pin Oval[A]Pad_1700x1700_um 14@1 -8890 -8890)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 13 -8890 -6350)
      (pin Rect[A]Pad_1700x1700_um 13@1 -8890 -6350)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 12 -8890 -3810)
      (pin Oval[A]Pad_1700x1700_um 12@1 -8890 -3810)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 11 -8890 -1270)
      (pin Oval[A]Pad_1700x1700_um 11@1 -8890 -1270)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 10 -8890 1270)
      (pin Oval[A]Pad_1700x1700_um 10@1 -8890 1270)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 9 -8890 3810)
      (pin Oval[A]Pad_1700x1700_um 9@1 -8890 3810)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 8 -8890 6350)
      (pin Rect[A]Pad_1700x1700_um 8@1 -8890 6350)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 7 -8890 8890)
      (pin Oval[A]Pad_1700x1700_um 7@1 -8890 8890)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 6 -8890 11430)
      (pin Oval[A]Pad_1700x1700_um 6@1 -8890 11430)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 5 -8890 13970)
      (pin Oval[A]Pad_1700x1700_um 5@1 -8890 13970)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 4 -8890 16510)
      (pin Oval[A]Pad_1700x1700_um 4@1 -8890 16510)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 3 -8890 19050)
      (pin Rect[A]Pad_1700x1700_um 3@1 -8890 19050)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 2 -8890 21590)
      (pin Oval[A]Pad_1700x1700_um 2@1 -8890 21590)
      (pin "Rect[T][-900,0]Pad_3500x1700_um" 1 -8890 24130)
      (pin Oval[A]Pad_1700x1700_um 1@1 -8890 24130)
      (pin Oval[A]Pad_1800x1800_um @1 2725 24000)
      (pin Oval[A]Pad_1500x1500_um @2 2425 20970)
      (pin Oval[A]Pad_1500x1500_um @3 -2425 20970)
      (pin Oval[A]Pad_1800x1800_um @4 -2725 24000)
    )
    (image "Package_DIP:DIP-32_W7.62mm"
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  1255 1270  7365 1270))
      (outline (path signal 100  7365 1270  7365 -39370))
      (outline (path signal 100  7365 -39370  255 -39370))
      (outline (path signal 50  -1100 1600  -1100 -39700))
      (outline (path signal 50  -1100 -39700  8680 -39700))
      (outline (path signal 50  8680 1600  -1100 1600))
      (outline (path signal 50  8680 -39700  8680 1600))
      (outline (path signal 0  3519.92 370.465  3337.52 441.127  3171.21 544.102  3026.65 675.883
            2908.77 831.982  2821.58 1007.08  2768.05 1195.23  2750 1390
            2767.57 1432.43  2810 1450  2852.43 1432.43  2870 1390  2888.06 1206.62
            2941.55 1030.28  3028.42 867.764  3145.32 725.32  3287.76 608.419
            3450.28 521.553  3626.61 468.062  3810 450  3993.39 468.062
            4169.72 521.553  4332.24 608.419  4474.68 725.32  4591.58 867.764
            4678.45 1030.28  4731.94 1206.62  4750 1390  4767.57 1432.43
            4810 1450  4852.43 1432.43  4870 1390  4851.95 1195.23  4798.42 1007.08
            4711.23 831.982  4593.35 675.883  4448.79 544.102  4282.48 441.127
            4100.08 370.465  3907.8 334.522  3712.2 334.522))
      (outline (path signal 120  1040 1390  1040 -39490))
      (outline (path signal 120  1040 -39490  6580 -39490))
      (outline (path signal 120  2810 1390  1040 1390))
      (outline (path signal 120  6580 1390  4810 1390))
      (outline (path signal 120  6580 -39490  6580 1390))
      (pin Oval[A]Pad_1600x1600_um 32 7620 0)
      (pin Oval[A]Pad_1600x1600_um 31 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 30 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 29 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 28 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 27 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 26 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 25 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 24 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -27940)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -30480)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -33020)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -35560)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -38100)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket::3"
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 0  3519.92 310.465  3337.52 381.127  3171.21 484.102  3026.65 615.883
            2908.77 771.982  2821.58 947.084  2768.05 1135.23  2750 1330
            2767.57 1372.43  2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62
            2941.55 970.278  3028.42 807.764  3145.32 665.32  3287.76 548.419
            3450.28 461.553  3626.61 408.062  3810 390  3993.39 408.062
            4169.72 461.553  4332.24 548.419  4474.68 665.32  4591.58 807.764
            4678.45 970.278  4731.94 1146.62  4750 1330  4767.57 1372.43
            4810 1390  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket::2"
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 0  6577.57 1372.43  6620 1390  6662.43 1372.43  6680 1330  6698.06 1146.62
            6751.55 970.278  6838.42 807.764  6955.32 665.32  7097.76 548.419
            7260.28 461.553  7436.61 408.062  7620 390  7803.39 408.062
            7979.72 461.553  8142.24 548.419  8284.68 665.32  8401.58 807.764
            8488.45 970.278  8541.94 1146.62  8560 1330  8577.57 1372.43
            8620 1390  8662.43 1372.43  8680 1330  8661.95 1135.23  8608.42 947.084
            8521.23 771.982  8403.35 615.883  8258.79 484.102  8092.48 381.127
            7910.08 310.465  7717.8 274.522  7522.2 274.522  7329.92 310.465
            7147.52 381.127  6981.21 484.102  6836.65 615.883  6718.77 771.982
            6631.58 947.084  6578.05 1135.23  6560 1330))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -49590  16510 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
    )
    (image "Oscillator:Oscillator_DIP-14"
      (outline (path signal 0  17284.6 10195.4  17320 10210  17456.6 10196.5  17587.9 10156.7
            17708.9 10092  17815 10005  17902 9898.9  17966.7 9777.88  18006.5 9646.56
            18020 9510  18005.4 9474.65  17970 9460  17934.6 9474.65  17920 9510
            17905 9643.51  17860.6 9770.33  17789.1 9884.09  17694.1 9979.1
            17580.3 10050.6  17453.5 10095  17320 10110  17284.6 10124.6
            17270 10160))
      (outline (path signal 0  -2766.55 9646.56  -2726.72 9777.88  -2662.03 9898.9  -2574.97 10005
            -2468.9 10092  -2347.88 10156.7  -2216.56 10196.5  -2080 10210
            -2044.64 10195.4  -2030 10160  -2044.64 10124.6  -2080 10110
            -2213.51 10095  -2340.33 10050.6  -2454.09 9979.1  -2549.1 9884.09
            -2620.58 9770.33  -2664.96 9643.51  -2680 9510  -2694.64 9474.65
            -2730 9460  -2765.36 9474.65  -2780 9510))
      (outline (path signal 0  16584.6 9195.35  16620 9210  16723.5 9196.37  16820 9156.41
            16902.8 9092.84  16966.4 9010  17006.4 8913.53  17020 8810  17005.4 8774.65
            16970 8760  16934.6 8774.65  16920 8810  16905.3 8902.7  16862.7 8986.34
            16796.3 9052.7  16712.7 9095.32  16620 9110  16584.6 9124.65
            16570 9160))
      (outline (path signal 0  -1766.37 8913.53  -1726.41 9010  -1662.84 9092.84  -1580 9156.41
            -1483.53 9196.37  -1380 9210  -1344.64 9195.35  -1330 9160  -1344.64 9124.65
            -1380 9110  -1472.7 9095.32  -1556.34 9052.7  -1622.7 8986.33
            -1665.32 8902.7  -1680 8810  -1694.64 8774.65  -1730 8760  -1765.36 8774.65
            -1780 8810))
      (outline (path signal 0  16584.6 -1504.64  16620 -1490  16712.7 -1475.32  16796.3 -1432.7
            16862.7 -1366.34  16905.3 -1282.7  16920 -1190  16934.6 -1154.64
            16970 -1140  17005.4 -1154.64  17020 -1190  17006.4 -1293.53
            16966.4 -1390  16902.8 -1472.84  16820 -1536.41  16723.5 -1576.37
            16620 -1590  16584.6 -1575.36  16570 -1540))
      (outline (path signal 0  17284.6 -2504.64  17320 -2490  17453.5 -2474.96  17580.3 -2430.58
            17694.1 -2359.1  17789.1 -2264.09  17860.6 -2150.33  17905 -2023.51
            17920 -1890  17934.6 -1854.64  17970 -1840  18005.4 -1854.64
            18020 -1890  18006.5 -2026.56  17966.7 -2157.88  17902 -2278.9
            17815 -2384.97  17708.9 -2472.03  17587.9 -2536.72  17456.6 -2576.55
            17320 -2590  17284.6 -2575.36  17270 -2540))
      (outline (path signal 100  -2080 10160  17320 10160))
      (outline (path signal 100  17970 9510  17970 -1890))
      (outline (path signal 100  -1380 9160  16620 9160))
      (outline (path signal 100  16970 -1190  16970 8810))
      (outline (path signal 100  -1730 -1540  -1730 8810))
      (outline (path signal 100  -1730 -1540  16620 -1540))
      (outline (path signal 100  -2730 -2540  -2730 9510))
      (outline (path signal 100  -2730 -2540  17320 -2540))
      (outline (path signal 50  18220 10410  -2980 10410))
      (outline (path signal 50  -2980 10410  -2980 -2790))
      (outline (path signal 50  18220 -2790  18220 10410))
      (outline (path signal 50  -2980 -2790  18220 -2790))
      (outline (path signal 0  17277.6 10302.4  17320 10320  17478 10304.4  17630 10258.3
            17770 10183.5  17892.8 10082.8  17993.5 9960.01  18068.3 9819.97
            18114.4 9668.02  18130 9510  18112.4 9467.57  18070 9450  18027.6 9467.57
            18010 9510  17996.7 9644.61  17957.5 9774.05  17893.7 9893.34
            17807.9 9997.9  17703.3 10083.7  17584.1 10147.5  17454.6 10186.7
            17320 10200  17277.6 10217.6  17260 10260))
      (outline (path signal 0  -2874.44 9668.02  -2828.34 9819.97  -2753.49 9960.01  -2652.76 10082.8
            -2530.01 10183.5  -2389.97 10258.3  -2238.02 10304.4  -2080 10320
            -2037.57 10302.4  -2020 10260  -2037.57 10217.6  -2080 10200
            -2214.61 10186.7  -2344.05 10147.5  -2463.34 10083.7  -2567.9 9997.9
            -2653.71 9893.34  -2717.48 9774.05  -2756.74 9644.61  -2770 9510
            -2787.57 9467.57  -2830 9450  -2872.43 9467.57  -2890 9510))
      (outline (path signal 0  17277.6 -2597.57  17320 -2580  17454.6 -2566.74  17584.1 -2527.48
            17703.3 -2463.71  17807.9 -2377.9  17893.7 -2273.34  17957.5 -2154.05
            17996.7 -2024.61  18010 -1890  18027.6 -1847.57  18070 -1830
            18112.4 -1847.57  18130 -1890  18114.4 -2048.02  18068.3 -2199.97
            17993.5 -2340.01  17892.8 -2462.76  17770 -2563.49  17630 -2638.34
            17478 -2684.44  17320 -2700  17277.6 -2682.43  17260 -2640))
      (outline (path signal 120  17320 10260  -2080 10260))
      (outline (path signal 120  -2830 9510  -2830 -2640))
      (outline (path signal 120  18070 -1890  18070 9510))
      (outline (path signal 120  -2830 -2640  17320 -2640))
      (pin Round[A]Pad_1600_um 14 0 7620)
      (pin Round[A]Pad_1600_um 8 15240 7620)
      (pin Round[A]Pad_1600_um 7 15240 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Oscillator:Oscillator_DIP-14::1"
      (outline (path signal 0  18005.4 -1854.64  18020 -1890  18006.5 -2026.56  17966.7 -2157.88
            17902 -2278.9  17815 -2384.97  17708.9 -2472.03  17587.9 -2536.72
            17456.6 -2576.55  17320 -2590  17284.6 -2575.36  17270 -2540
            17284.6 -2504.64  17320 -2490  17453.5 -2474.96  17580.3 -2430.58
            17694.1 -2359.1  17789.1 -2264.09  17860.6 -2150.33  17905 -2023.51
            17920 -1890  17934.6 -1854.64  17970 -1840))
      (outline (path signal 0  17456.6 10196.5  17587.9 10156.7  17708.9 10092  17815 10005
            17902 9898.9  17966.7 9777.88  18006.5 9646.56  18020 9510  18005.4 9474.65
            17970 9460  17934.6 9474.65  17920 9510  17905 9643.51  17860.6 9770.33
            17789.1 9884.09  17694.1 9979.1  17580.3 10050.6  17453.5 10095
            17320 10110  17284.6 10124.6  17270 10160  17284.6 10195.4  17320 10210))
      (outline (path signal 0  17005.4 -1154.64  17020 -1190  17006.4 -1293.53  16966.4 -1390
            16902.8 -1472.84  16820 -1536.41  16723.5 -1576.37  16620 -1590
            16584.6 -1575.36  16570 -1540  16584.6 -1504.64  16620 -1490
            16712.7 -1475.32  16796.3 -1432.7  16862.7 -1366.34  16905.3 -1282.7
            16920 -1190  16934.6 -1154.64  16970 -1140))
      (outline (path signal 0  16723.5 9196.37  16820 9156.41  16902.8 9092.84  16966.4 9010
            17006.4 8913.53  17020 8810  17005.4 8774.65  16970 8760  16934.6 8774.65
            16920 8810  16905.3 8902.7  16862.7 8986.34  16796.3 9052.7
            16712.7 9095.32  16620 9110  16584.6 9124.65  16570 9160  16584.6 9195.35
            16620 9210))
      (outline (path signal 0  -1344.64 9195.35  -1330 9160  -1344.64 9124.65  -1380 9110
            -1472.7 9095.32  -1556.34 9052.7  -1622.7 8986.33  -1665.32 8902.7
            -1680 8810  -1694.64 8774.65  -1730 8760  -1765.36 8774.65  -1780 8810
            -1766.37 8913.53  -1726.41 9010  -1662.84 9092.84  -1580 9156.41
            -1483.53 9196.37  -1380 9210))
      (outline (path signal 0  -2044.64 10195.4  -2030 10160  -2044.64 10124.6  -2080 10110
            -2213.51 10095  -2340.33 10050.6  -2454.09 9979.1  -2549.1 9884.09
            -2620.58 9770.33  -2664.96 9643.51  -2680 9510  -2694.64 9474.65
            -2730 9460  -2765.36 9474.65  -2780 9510  -2766.55 9646.56  -2726.72 9777.88
            -2662.03 9898.9  -2574.97 10005  -2468.9 10092  -2347.88 10156.7
            -2216.56 10196.5  -2080 10210))
      (outline (path signal 100  17970 9510  17970 -1890))
      (outline (path signal 100  16970 -1190  16970 8810))
      (outline (path signal 100  -1380 9160  16620 9160))
      (outline (path signal 100  -1730 -1540  16620 -1540))
      (outline (path signal 100  -1730 -1540  -1730 8810))
      (outline (path signal 100  -2080 10160  17320 10160))
      (outline (path signal 100  -2730 -2540  17320 -2540))
      (outline (path signal 100  -2730 -2540  -2730 9510))
      (outline (path signal 50  18220 -2790  18220 10410))
      (outline (path signal 50  18220 10410  -2980 10410))
      (outline (path signal 50  -2980 -2790  18220 -2790))
      (outline (path signal 50  -2980 10410  -2980 -2790))
      (outline (path signal 0  18112.4 -1847.57  18130 -1890  18114.4 -2048.02  18068.3 -2199.97
            17993.5 -2340.01  17892.8 -2462.76  17770 -2563.49  17630 -2638.34
            17478 -2684.44  17320 -2700  17277.6 -2682.43  17260 -2640  17277.6 -2597.57
            17320 -2580  17454.6 -2566.74  17584.1 -2527.48  17703.3 -2463.71
            17807.9 -2377.9  17893.7 -2273.34  17957.5 -2154.05  17996.7 -2024.61
            18010 -1890  18027.6 -1847.57  18070 -1830))
      (outline (path signal 0  17478 10304.4  17630 10258.3  17770 10183.5  17892.8 10082.8
            17993.5 9960.01  18068.3 9819.97  18114.4 9668.02  18130 9510
            18112.4 9467.57  18070 9450  18027.6 9467.57  18010 9510  17996.7 9644.61
            17957.5 9774.05  17893.7 9893.34  17807.9 9997.9  17703.3 10083.7
            17584.1 10147.5  17454.6 10186.7  17320 10200  17277.6 10217.6
            17260 10260  17277.6 10302.4  17320 10320))
      (outline (path signal 0  -2037.57 10302.4  -2020 10260  -2037.57 10217.6  -2080 10200
            -2214.61 10186.7  -2344.05 10147.5  -2463.34 10083.7  -2567.9 9997.9
            -2653.71 9893.34  -2717.48 9774.05  -2756.74 9644.61  -2770 9510
            -2787.57 9467.57  -2830 9450  -2872.43 9467.57  -2890 9510  -2874.44 9668.02
            -2828.34 9819.97  -2753.49 9960.01  -2652.76 10082.8  -2530.01 10183.5
            -2389.97 10258.3  -2238.02 10304.4  -2080 10320))
      (outline (path signal 120  18070 -1890  18070 9510))
      (outline (path signal 120  17320 10260  -2080 10260))
      (outline (path signal 120  -2830 -2640  17320 -2640))
      (outline (path signal 120  -2830 9510  -2830 -2640))
      (pin Round[A]Pad_1600_um 14 0 7620)
      (pin Round[A]Pad_1600_um 8 15240 7620)
      (pin Round[A]Pad_1600_um 7 15240 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket::2"
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -19110  8890 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Connector_IDC:IDC-Header_2x20_P2.54mm_Vertical"
      (outline (path signal 100  5720 -53360  -3180 -53360))
      (outline (path signal 100  5720 5100  5720 -53360))
      (outline (path signal 100  4520 -52170  -1980 -52170))
      (outline (path signal 100  4520 3910  4520 -52170))
      (outline (path signal 100  -1980 -52170  -1980 -26180))
      (outline (path signal 100  -1980 -26180  -1980 -26180))
      (outline (path signal 100  -1980 -26180  -3180 -26180))
      (outline (path signal 100  -1980 -22080  -1980 3910))
      (outline (path signal 100  -1980 3910  4520 3910))
      (outline (path signal 100  -2180 5100  5720 5100))
      (outline (path signal 100  -3180 -53360  -3180 4100))
      (outline (path signal 100  -3180 -22080  -1980 -22080))
      (outline (path signal 100  -3180 4100  -2180 5100))
      (outline (path signal 50  6220 -53860  6220 5600))
      (outline (path signal 50  6220 5600  -3680 5600))
      (outline (path signal 50  -3680 -53860  6220 -53860))
      (outline (path signal 50  -3680 5600  -3680 -53860))
      (outline (path signal 120  5830 -53470  -3290 -53470))
      (outline (path signal 120  5830 5210  5830 -53470))
      (outline (path signal 120  4520 -52170  -1980 -52170))
      (outline (path signal 120  4520 3910  4520 -52170))
      (outline (path signal 120  -1980 -52170  -1980 -26180))
      (outline (path signal 120  -1980 -26180  -1980 -26180))
      (outline (path signal 120  -1980 -26180  -3290 -26180))
      (outline (path signal 120  -1980 -22080  -1980 3910))
      (outline (path signal 120  -1980 3910  4520 3910))
      (outline (path signal 120  -3290 -53470  -3290 5210))
      (outline (path signal 120  -3290 -22080  -1980 -22080))
      (outline (path signal 120  -3290 5210  5830 5210))
      (outline (path signal 120  -3680 0  -4680 500))
      (outline (path signal 120  -4680 -500  -3680 0))
      (outline (path signal 120  -4680 500  -4680 -500))
      (pin Round[A]Pad_1700_um 40 2540 -48260)
      (pin Round[A]Pad_1700_um 39 0 -48260)
      (pin Round[A]Pad_1700_um 38 2540 -45720)
      (pin Round[A]Pad_1700_um 37 0 -45720)
      (pin Round[A]Pad_1700_um 36 2540 -43180)
      (pin Round[A]Pad_1700_um 35 0 -43180)
      (pin Round[A]Pad_1700_um 34 2540 -40640)
      (pin Round[A]Pad_1700_um 33 0 -40640)
      (pin Round[A]Pad_1700_um 32 2540 -38100)
      (pin Round[A]Pad_1700_um 31 0 -38100)
      (pin Round[A]Pad_1700_um 30 2540 -35560)
      (pin Round[A]Pad_1700_um 29 0 -35560)
      (pin Round[A]Pad_1700_um 28 2540 -33020)
      (pin Round[A]Pad_1700_um 27 0 -33020)
      (pin Round[A]Pad_1700_um 26 2540 -30480)
      (pin Round[A]Pad_1700_um 25 0 -30480)
      (pin Round[A]Pad_1700_um 24 2540 -27940)
      (pin Round[A]Pad_1700_um 23 0 -27940)
      (pin Round[A]Pad_1700_um 22 2540 -25400)
      (pin Round[A]Pad_1700_um 21 0 -25400)
      (pin Round[A]Pad_1700_um 20 2540 -22860)
      (pin Round[A]Pad_1700_um 19 0 -22860)
      (pin Round[A]Pad_1700_um 18 2540 -20320)
      (pin Round[A]Pad_1700_um 17 0 -20320)
      (pin Round[A]Pad_1700_um 16 2540 -17780)
      (pin Round[A]Pad_1700_um 15 0 -17780)
      (pin Round[A]Pad_1700_um 14 2540 -15240)
      (pin Round[A]Pad_1700_um 13 0 -15240)
      (pin Round[A]Pad_1700_um 12 2540 -12700)
      (pin Round[A]Pad_1700_um 11 0 -12700)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket::3"
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 0  2767.57 1372.43  2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62
            2941.55 970.278  3028.42 807.764  3145.32 665.32  3287.76 548.419
            3450.28 461.553  3626.61 408.062  3810 390  3993.39 408.062
            4169.72 461.553  4332.24 548.419  4474.68 665.32  4591.58 807.764
            4678.45 970.278  4731.94 1146.62  4750 1330  4767.57 1372.43
            4810 1390  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -19110  8890 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Diode_SMD:D_SMA-SMB_Universal_Handsoldering::1"
      (outline (path signal 120  -4960 2150  2700 2150))
      (outline (path signal 120  -4960 2150  -4960 -2150))
      (outline (path signal 120  -4960 -2150  2700 -2150))
      (outline (path signal 50  -4950 -2250  -4950 2250))
      (outline (path signal 50  -4950 2250  4950 2250))
      (outline (path signal 50  4950 -2250  -4950 -2250))
      (outline (path signal 50  4950 2250  4950 -2250))
      (outline (path signal 100  2300 2000  -2300 2000))
      (outline (path signal 100  -2300 -2000  -2300 2000))
      (outline (path signal 100  2300 1500  -2300 1500))
      (outline (path signal 100  -2300 -1500  -2300 1500))
      (outline (path signal 100  -649.44 -1.02  501.18 799.08))
      (outline (path signal 100  501.18 -750.32  501.18 799.08))
      (outline (path signal 100  -649.44 -1.02  -1551.14 -1.02))
      (outline (path signal 100  501.18 -1.02  1499.4 -1.02))
      (outline (path signal 100  -649.44 -1.02  501.18 -750.32))
      (outline (path signal 100  -649.44 799.08  -649.44 -801.12))
      (outline (path signal 100  2300 -1500  -2300 -1500))
      (outline (path signal 100  2300 1500  2300 -1500))
      (outline (path signal 100  2300 -2000  -2300 -2000))
      (outline (path signal 100  2300 2000  2300 -2000))
      (pin Trapz[T]Pad_3600x1700_p600xp0_um 1 -2900 0)
      (pin Trapz[T]Pad_3600x1700_p600xp0_um (rotate 180) 2 2900 0)
    )
    (image Resistor_SMD:R_0402_1005Metric_Pad0.72x0.64mm_HandSolder::1
      (outline (path signal 120  -167.621 380  167.621 380))
      (outline (path signal 120  -167.621 -380  167.621 -380))
      (outline (path signal 50  -1100 470  1100 470))
      (outline (path signal 50  1100 470  1100 -470))
      (outline (path signal 50  -1100 -470  -1100 470))
      (outline (path signal 50  1100 -470  -1100 -470))
      (outline (path signal 100  -525 270  525 270))
      (outline (path signal 100  525 270  525 -270))
      (outline (path signal 100  -525 -270  -525 270))
      (outline (path signal 100  525 -270  -525 -270))
      (pin RoundRect[T]Pad_715x640_160.609_um_0.000000_0 1 -597.5 0)
      (pin RoundRect[T]Pad_715x640_160.609_um_0.000000_0 2 597.5 0)
    )
    (image Resistor_SMD:R_0402_1005Metric_Pad0.72x0.64mm_HandSolder::2
      (outline (path signal 120  -167.621 -380  167.621 -380))
      (outline (path signal 120  -167.621 380  167.621 380))
      (outline (path signal 50  1100 470  1100 -470))
      (outline (path signal 50  1100 -470  -1100 -470))
      (outline (path signal 50  -1100 470  1100 470))
      (outline (path signal 50  -1100 -470  -1100 470))
      (outline (path signal 100  525 270  525 -270))
      (outline (path signal 100  525 -270  -525 -270))
      (outline (path signal 100  -525 270  525 270))
      (outline (path signal 100  -525 -270  -525 270))
      (pin RoundRect[T]Pad_715x640_160.609_um_0.000000_0 1 -597.5 0)
      (pin RoundRect[T]Pad_715x640_160.609_um_0.000000_0 2 597.5 0)
    )
    (image Resistor_SMD:R_0402_1005Metric_Pad0.72x0.64mm_HandSolder::3
      (outline (path signal 120  -167.621 380  167.621 380))
      (outline (path signal 120  -167.621 -380  167.621 -380))
      (outline (path signal 50  -1100 -470  -1100 470))
      (outline (path signal 50  -1100 470  1100 470))
      (outline (path signal 50  1100 -470  -1100 -470))
      (outline (path signal 50  1100 470  1100 -470))
      (outline (path signal 100  -525 -270  -525 270))
      (outline (path signal 100  -525 270  525 270))
      (outline (path signal 100  525 -270  -525 -270))
      (outline (path signal 100  525 270  525 -270))
      (pin RoundRect[T]Pad_715x640_160.609_um_0.000000_0 1 -597.5 0)
      (pin RoundRect[T]Pad_715x640_160.609_um_0.000000_0 2 597.5 0)
    )
    (image Resistor_SMD:R_0402_1005Metric_Pad0.72x0.64mm_HandSolder::4
      (outline (path signal 120  -167.621 -380  167.621 -380))
      (outline (path signal 120  -167.621 380  167.621 380))
      (outline (path signal 50  1100 -470  -1100 -470))
      (outline (path signal 50  -1100 -470  -1100 470))
      (outline (path signal 50  1100 470  1100 -470))
      (outline (path signal 50  -1100 470  1100 470))
      (outline (path signal 100  525 -270  -525 -270))
      (outline (path signal 100  -525 -270  -525 270))
      (outline (path signal 100  525 270  525 -270))
      (outline (path signal 100  -525 270  525 270))
      (pin RoundRect[T]Pad_715x640_160.609_um_0.000000_0 1 -597.5 0)
      (pin RoundRect[T]Pad_715x640_160.609_um_0.000000_0 2 597.5 0)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle In1.Cu 1524))
      (shape (circle In2.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle In1.Cu 1600))
      (shape (circle In2.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1700_um
      (shape (circle F.Cu 1700))
      (shape (circle In1.Cu 1700))
      (shape (circle In2.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle In1.Cu 1800))
      (shape (circle In2.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle In1.Cu 2000))
      (shape (circle In2.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_2250_um
      (shape (circle F.Cu 2250))
      (shape (circle In1.Cu 2250))
      (shape (circle In2.Cu 2250))
      (shape (circle B.Cu 2250))
      (attach off)
    )
    (padstack Round[A]Pad_3300_um
      (shape (circle F.Cu 3300))
      (shape (circle In1.Cu 3300))
      (shape (circle In2.Cu 3300))
      (shape (circle B.Cu 3300))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle In1.Cu 4000))
      (shape (circle In2.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Oval[A]Pad_1500x1500_um
      (shape (path F.Cu 1500  0 0  0 0))
      (shape (path In1.Cu 1500  0 0  0 0))
      (shape (path In2.Cu 1500  0 0  0 0))
      (shape (path B.Cu 1500  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path In1.Cu 1600  0 0  0 0))
      (shape (path In2.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path In1.Cu 1700  0 0  0 0))
      (shape (path In2.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x1800_um
      (shape (path F.Cu 1800  0 0  0 0))
      (shape (path In1.Cu 1800  0 0  0 0))
      (shape (path In2.Cu 1800  0 0  0 0))
      (shape (path B.Cu 1800  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2500x3500_um
      (shape (path F.Cu 2500  0 -500  0 500))
      (shape (path In1.Cu 2500  0 -500  0 500))
      (shape (path In2.Cu 2500  0 -500  0 500))
      (shape (path B.Cu 2500  0 -500  0 500))
      (attach off)
    )
    (padstack Trapz[T]Pad_3600x1700_p600xp0_um
      (shape (polygon F.Cu 0  -1800 -1150  -1800 1150  1800 550  1800 -550))
      (attach off)
    )
    (padstack RoundRect[T]Pad_715x640_160.609_um_0.000000_0
      (shape (polygon F.Cu 0  -358.109 160  -345.883 221.462  -311.068 273.568  -258.962 308.383
            -197.499 320.608  197.5 320.609  258.962 308.383  311.068 273.568
            345.883 221.462  358.108 159.999  358.109 -160  345.883 -221.462
            311.068 -273.568  258.962 -308.383  197.499 -320.608  -197.5 -320.609
            -258.962 -308.383  -311.068 -273.568  -345.883 -221.462  -358.108 -159.999
            -358.109 160))
      (attach off)
    )
    (padstack RoundRect[T]Pad_975x950_238.404_um_0.000000_0
      (shape (polygon F.Cu 0  -488.404 237.5  -470.257 328.733  -418.577 406.077  -341.233 457.757
            -250 475.904  250 475.904  341.233 457.757  418.577 406.077
            470.257 328.733  488.404 237.5  488.404 -237.5  470.257 -328.733
            418.577 -406.077  341.233 -457.757  250 -475.904  -250 -475.904
            -341.233 -457.757  -418.577 -406.077  -470.257 -328.733  -488.404 -237.5
            -488.404 237.5))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1075x950_238.404_um_0.000000_0
      (shape (polygon F.Cu 0  -538.404 237.5  -520.257 328.733  -468.577 406.077  -391.233 457.757
            -300 475.904  300 475.904  391.233 457.757  468.577 406.077
            520.257 328.733  538.404 237.5  538.404 -237.5  520.257 -328.733
            468.577 -406.077  391.233 -457.757  300 -475.904  -300 -475.904
            -391.233 -457.757  -468.577 -406.077  -520.257 -328.733  -538.404 -237.5
            -538.404 237.5))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1175x1450_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -588.451 475  -569.348 571.035  -514.949 652.449  -433.535 706.848
            -337.499 725.95  337.5 725.951  433.535 706.848  514.949 652.449
            569.348 571.035  588.45 474.999  588.451 -475  569.348 -571.035
            514.949 -652.449  433.535 -706.848  337.499 -725.95  -337.5 -725.951
            -433.535 -706.848  -514.949 -652.449  -569.348 -571.035  -588.45 -474.999
            -588.451 475))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1200x1400_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -600.951 450  -581.848 546.035  -527.449 627.449  -446.035 681.848
            -349.999 700.95  350 700.951  446.035 681.848  527.449 627.449
            581.848 546.035  600.95 449.999  600.951 -450  581.848 -546.035
            527.449 -627.449  446.035 -681.848  349.999 -700.95  -350 -700.951
            -446.035 -681.848  -527.449 -627.449  -581.848 -546.035  -600.95 -449.999
            -600.951 450))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1325x1800_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -663.451 650  -644.348 746.035  -589.949 827.449  -508.535 881.848
            -412.499 900.95  412.5 900.951  508.535 881.848  589.949 827.449
            644.348 746.035  663.45 649.999  663.451 -650  644.348 -746.035
            589.949 -827.449  508.535 -881.848  412.499 -900.95  -412.5 -900.951
            -508.535 -881.848  -589.949 -827.449  -644.348 -746.035  -663.45 -649.999
            -663.451 650))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -850.951 600  -831.848 696.035  -777.449 777.449  -696.035 831.848
            -599.999 850.95  600 850.951  696.035 831.848  777.449 777.449
            831.848 696.035  850.95 599.999  850.951 -600  831.848 -696.035
            777.449 -777.449  696.035 -831.848  599.999 -850.95  -600 -850.951
            -696.035 -831.848  -777.449 -777.449  -831.848 -696.035  -850.95 -599.999
            -850.951 600))
      (shape (polygon In1.Cu 0  -850.951 600  -831.848 696.035  -777.449 777.449  -696.035 831.848
            -599.999 850.95  600 850.951  696.035 831.848  777.449 777.449
            831.848 696.035  850.95 599.999  850.951 -600  831.848 -696.035
            777.449 -777.449  696.035 -831.848  599.999 -850.95  -600 -850.951
            -696.035 -831.848  -777.449 -777.449  -831.848 -696.035  -850.95 -599.999
            -850.951 600))
      (shape (polygon In2.Cu 0  -850.951 600  -831.848 696.035  -777.449 777.449  -696.035 831.848
            -599.999 850.95  600 850.951  696.035 831.848  777.449 777.449
            831.848 696.035  850.95 599.999  850.951 -600  831.848 -696.035
            777.449 -777.449  696.035 -831.848  599.999 -850.95  -600 -850.951
            -696.035 -831.848  -777.449 -777.449  -831.848 -696.035  -850.95 -599.999
            -850.951 600))
      (shape (polygon B.Cu 0  -850.951 600  -831.848 696.035  -777.449 777.449  -696.035 831.848
            -599.999 850.95  600 850.951  696.035 831.848  777.449 777.449
            831.848 696.035  850.95 599.999  850.951 -600  831.848 -696.035
            777.449 -777.449  696.035 -831.848  599.999 -850.95  -600 -850.951
            -696.035 -831.848  -777.449 -777.449  -831.848 -696.035  -850.95 -599.999
            -850.951 600))
      (attach off)
    )
    (padstack Rect[T]Pad_2200x1500_um
      (shape (rect F.Cu -1100 -750 1100 750))
      (attach off)
    )
    (padstack Rect[A]Pad_2250x2250_um
      (shape (rect F.Cu -1125 -1125 1125 1125))
      (shape (rect In1.Cu -1125 -1125 1125 1125))
      (shape (rect In2.Cu -1125 -1125 1125 1125))
      (shape (rect B.Cu -1125 -1125 1125 1125))
      (attach off)
    )
    (padstack Rect[T]Pad_3000x4200_um
      (shape (rect F.Cu -1500 -2100 1500 2100))
      (attach off)
    )
    (padstack "Rect[T][-900,0]Pad_3500x1700_um"
      (shape (rect F.Cu -2650 -850 850 850))
      (attach off)
    )
    (padstack Rect[T]Pad_700x3000_um
      (shape (rect F.Cu -350 -1500 350 1500))
      (attach off)
    )
    (padstack Rect[T]Pad_1200x2800_um
      (shape (rect F.Cu -600 -1400 600 1400))
      (attach off)
    )
    (padstack Rect[T]Pad_1450x450_um
      (shape (rect F.Cu -725 -225 725 225))
      (attach off)
    )
    (padstack Rect[T]Pad_1456.03x1466.4_um
      (shape (rect F.Cu -728.015 -733.199 728.015 733.199))
      (attach off)
    )
    (padstack Rect[T]Pad_1532.12x2763.92_um
      (shape (rect F.Cu -766.058 -1381.96 766.058 1381.96))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect In1.Cu -800 -800 800 800))
      (shape (rect In2.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[T][900,0]Pad_3500x1700_um
      (shape (rect F.Cu -850 -850 2650 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect In1.Cu -850 -850 850 850))
      (shape (rect In2.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect In1.Cu -900 -900 900 900))
      (shape (rect In2.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-3]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle In1.Cu 800))
      (shape (circle In2.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
    (padstack "Via[0-3]_800:500_um"
      (shape (circle F.Cu 800))
      (shape (circle In1.Cu 800))
      (shape (circle In2.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(A1-Pad3)"
      (pins A2-1 A1-3)
    )
    (net GND
      (pins R44-1 R43-1 R42-1 R41-1 R40-1 R39-1 R33-1 R32-1 R25-1 C105-2 C104-2 C103-2
        C102-2 C101-2 C100-2 C99-2 C98-2 C97-2 C96-2 C95-2 C90-2 C89-2 C88-2 C87-2
        C86-2 C85-2 C83-2 C82-2 C81-2 C80-2 C79-2 C78-2 C77-2 C76-2 C75-2 C74-2 C73-2
        C72-2 C71-2 C70-2 C69-2 C68-2 C67-2 C66-2 C65-2 C64-2 C63-2 C62-2 C61-2 C60-2
        C59-2 C57-2 C56-2 C55-2 C54-2 C53-2 C52-2 R38-1 R37-1 R35-2 R22-2 R21-2 R20-2
        R19-2 R18-2 R17-2 R16-2 R15-2 R14-2 R13-2 R12-2 R11-2 R10-2 R9-2 R8-2 R7-2
        C_RESET_1-2 C47-2 C46-2 C45-2 C44-2 C43-2 C42-2 C41-2 C40-2 C39-2 C38-2 C37-2
        C36-2 C35-2 C34-2 C33-2 C32-2 C31-2 C30-2 C29-2 C28-2 C27-2 C26-2 C25-2 C24-2
        C23-2 C22-2 C21-2 C20-2 C19-2 C18-2 C17-2 C16-2 C15-2 C14-2 C13-2 C12-2 C11-2
        C10-2 C9-2 C8-2 C7-2 C6-2 C4-2 J_POWER_1-1 J_RESET_1-2 J_POWER_2-2 J_BEEP1-2
        M3_VBUS_HIGH1-10 B7-7 W8-7 K1_CPU1-21 I1_VIA1-1 D6-12 D6-18 P5_VERT_CNT1-8
        P5_VERT_CNT1-12 P5_VERT_CNT1-14 Y_PS2_KB1-3 N6_ADDR_CNT1-8 B2-7 B3-7 W7-7
        E4-7 O1_DECODE_SIGS1-19 O1_DECODE_SIGS1-18 O1_DECODE_SIGS1-12 F4-8 F4-2 W6-7
        K2_ROM1-16 A5-7 Q2-13 Q2-12 Q2-10 Q2-9 Q2-7 O3_ROM_VADDR_HIGH1-1 O3_ROM_VADDR_HIGH1-2
        O3_ROM_VADDR_HIGH1-3 O3_ROM_VADDR_HIGH1-16 O3_ROM_VADDR_HIGH1-22 O3_ROM_VADDR_HIGH1-24
        O3_ROM_VADDR_HIGH1-28 O3_ROM_VADDR_HIGH1-29 O3_ROM_VADDR_HIGH1-30 J4_ACIA1-1
        R2-10 P6_ROM_VGA1-1 P6_ROM_VGA1-2 P6_ROM_VGA1-16 P6_ROM_VGA1-22 P6_ROM_VGA1-24
        P6_ROM_VGA1-30 F6-7 M4_ROM_FONTS1-16 M4_ROM_FONTS1-22 M4_ROM_FONTS1-24 D4-7
        F5-7 J3-B5 J3-A5 Y_VGA1-10 Y_VGA1-8 Y_VGA1-7 Y_VGA1-6 Y_VGA1-5 A2-7 P4_VERT_CNT1-8
        P4_VERT_CNT1-12 P4_VERT_CNT1-14 W4-7 W5-7 T2_VIA1-1 Y_MICRO_SD1-6 Y_MICRO_SD1-9
        Y_MICRO_SD1-9@1 Y_MICRO_SD1-9@2 Y_MICRO_SD1-9@3 Y_MICRO_SD1-9@4 B5-7 E1-7
        U2_PIXEL_LATCH1-10 U2_PIXEL_LATCH1-9 U2_PIXEL_LATCH1-8 U2_PIXEL_LATCH1-7 U2_PIXEL_LATCH1-1
        E3-7 D2-7 P3_HORIZ_CNT1-8 P3_HORIZ_CNT1-12 P3_HORIZ_CNT1-14 Y_MICRO_SD2-6
        Y_MICRO_SD2-9 Y_MICRO_SD2-9@1 Y_MICRO_SD2-9@2 Y_MICRO_SD2-9@3 Y_MICRO_SD2-9@4
        P2_Clock_Div1-3 P2_Clock_Div1-4 P2_Clock_Div1-5 P2_Clock_Div1-6 P2_Clock_Div1-8
        W3-7 W1-7 S2-24 S2-1 N4_ADDR_CNT1-8 N2_NOT_SIG1-7 N3_ADDR_CNT1-8 N3_ADDR_CNT1-5
        N3_ADDR_CNT1-4 N3_ADDR_CNT1-3 D3-7 B6-7 H1_LEVEL_SHIFT1-11 F3-8 Q3-8 Q3-5
        Y_SERIAL_PINS1-2 J1_AND1-7 A1-7 Y_SNES_2-7 C5-7 B4-7 O4_VidSigLatch1-10 O4_VidSigLatch1-1
        F7-7 C2-7 M1_VID_TXTSHIFT1-8 L3_BUS_A_HIGH1-10 L3_BUS_A_HIGH1-1 A3-7 L5_VDATA_LATCH1-1
        L5_VDATA_LATCH1-10 S1-24 S1-1 W2-7 J_POWER_3-24 J_POWER_3-19 J_POWER_3-18
        J_POWER_3-17 J_POWER_3-15 J_POWER_3-7 J_POWER_3-5 J_POWER_3-3 E6-7 J3_DEV_DECODE1-12
        U3_LOWRES_OUT1-10 U4_ODD_BIT1-8 U4_ODD_BIT1-6 U4_ODD_BIT1-5 U4_ODD_BIT1-4
        U4_ODD_BIT1-3 R3-42 R3-42@1 R3-38 R3-38@1 R3-33 R3-33@1 R3-28 R3-28@1 R3-23
        R3-23@1 R3-18 R3-18@1 R3-13 R3-13@1 R3-8 R3-8@1 R3-3 R3-3@1 R1-7 E5-7 L1_RAM1-16
        V1_PALETTE_LATCH1-10 V1_PALETTE_LATCH1-1 Q1-8 N7_NOT1-7 T1_VIA1-1 H2_ACIA_CLK1-7
        L2_BUS_A_LOW1-10 L2_BUS_A_LOW1-1 P1_Clock1-7 N5_ADDR_CNT1-8 F2-7 Y_PS2_MOUSE1-3
        B1-7 Y_DEVICE_PORT1-21 Y_DEVICE_PORT1-17 D5-12 D5-18 D1-7 C1-7 E2-7 O2_ROM_VADDR_LOW1-1
        O2_ROM_VADDR_LOW1-2 O2_ROM_VADDR_LOW1-3 O2_ROM_VADDR_LOW1-16 O2_ROM_VADDR_LOW1-22
        O2_ROM_VADDR_LOW1-24 O2_ROM_VADDR_LOW1-28 O2_ROM_VADDR_LOW1-29 O2_ROM_VADDR_LOW1-30
        A4-7 Y_SNES_1-7 U1_VID_SHIFT1-18 U1_VID_SHIFT1-11 U1_VID_SHIFT1-10 L4_BUS_DATA1-10
        N1_SigLatch1-8 V2_PHI16_LATCH1-10 F1-7 M2_VBUS_LOW1-10 R34-2 R_DOWN1-2)
    )
    (net "Net-(A1-Pad12)"
      (pins A2-3 A2-4 A1-12)
    )
    (net "Net-(A1-Pad9)"
      (pins B6-8 A1-9)
    )
    (net "Net-(A1-Pad10)"
      (pins A1-10 A1-11)
    )
    (net "!R~{W}"
      (pins A1-4 C2-12 A3-2)
    )
    (net "Net-(A1-Pad6)"
      (pins A2-2 A1-6)
    )
    (net "Net-(A1-Pad8)"
      (pins A1-8 A3-13)
    )
    (net RAMWRITE
      (pins LED_RW1-2 F3-5 A1-5)
    )
    (net "R~{W}"
      (pins K1_CPU1-34 I1_VIA1-22 J4_ACIA1-28 R2-1 T2_VIA1-22 A1-1 C2-13 R3-21 R3-21@1
        T1_VIA1-22 Y_DEVICE_PORT1-22 A4-1 L4_BUS_DATA1-1)
    )
    (net RAMREAD
      (pins LED_RRAM1-2 F3-7 A1-2)
    )
    (net VCC
      (pins J1-2 J1-4 J1-6 J1-8 J1-10 J1-12 J1-14 J1-16 J1-18 C105-1 C104-1 C103-1
        C102-1 C101-1 C100-1 C99-1 C98-1 C97-1 C96-1 C95-1 C90-1 C89-1 C88-1 C87-1
        C86-1 C85-1 C83-1 C82-1 C81-1 C80-1 C79-1 C78-1 C77-1 C76-1 C75-1 C74-1 C73-1
        C72-1 C71-1 C70-1 C69-1 C68-1 C67-1 C66-1 C65-1 C64-1 C63-1 C62-1 C61-1 C60-1
        C59-1 C57-1 C56-1 C55-1 C54-1 C53-1 C52-1 R_RESET_1-1 R_POWER1-2 RM2-2 RM1-1
        RKB2-2 RKB1-1 R31-2 R30-2 R29-2 R28-2 R27-2 R26-2 C47-1 C46-1 C45-1 C44-1
        C43-1 C42-1 C41-1 C40-1 C39-1 C38-1 C37-1 C36-1 C35-1 C34-1 C33-1 C32-1 C31-1
        C30-1 C29-1 C28-1 C27-1 C26-1 C25-1 C24-1 C23-1 C22-1 C21-1 C20-1 C19-1 C18-1
        C17-1 C16-1 C15-1 C14-1 C13-1 C12-1 C11-1 C10-1 C9-1 C8-1 C7-1 C6-1 M3_VBUS_HIGH1-20
        M3_VBUS_HIGH1-1 B7-14 W8-14 K1_CPU1-8 I1_VIA1-24 I1_VIA1-20 D6-24 P5_VERT_CNT1-16
        Y_PS2_KB1-4 N6_ADDR_CNT1-16 N6_ADDR_CNT1-1 B2-14 B3-14 W7-14 E4-14 O1_DECODE_SIGS1-24
        F4-16 F4-14 F4-12 F4-11 F4-10 F4-4 W6-14 K2_ROM1-31 K2_ROM1-32 A5-14 Q2-14
        O3_ROM_VADDR_HIGH1-31 O3_ROM_VADDR_HIGH1-32 J4_ACIA1-15 J4_ACIA1-2 R2-20 P6_ROM_VGA1-31
        P6_ROM_VGA1-32 F6-14 M4_ROM_FONTS1-31 M4_ROM_FONTS1-32 D4-14 F5-14 A2-14 P4_VERT_CNT1-16
        W4-14 W5-14 T2_VIA1-20 B5-14 E1-14 U2_PIXEL_LATCH1-20 E3-14 D2-14 P3_HORIZ_CNT1-16
        P2_Clock_Div1-1 P2_Clock_Div1-7 P2_Clock_Div1-9 P2_Clock_Div1-10 P2_Clock_Div1-16
        W3-14 W1-14 S2-40 S2-28 S2-25 N4_ADDR_CNT1-16 N4_ADDR_CNT1-1 N2_NOT_SIG1-14
        N3_ADDR_CNT1-16 N3_ADDR_CNT1-1 D3-14 B6-14 H1_LEVEL_SHIFT1-10 H1_LEVEL_SHIFT1-19
        F3-16 F3-14 F3-4 Q3-16 Y_SERIAL_PINS1-1 J1_AND1-14 A1-14 Y_SNES_2-1 C5-14
        B4-14 O4_VidSigLatch1-20 F7-14 C2-14 M1_VID_TXTSHIFT1-16 M1_VID_TXTSHIFT1-1
        L3_BUS_A_HIGH1-20 A3-14 L5_VDATA_LATCH1-20 S1-40 S1-28 S1-25 W2-14 J_POWER_3-23
        J_POWER_3-22 J_POWER_3-21 J_POWER_3-6 J_POWER_3-4 E6-14 J3_DEV_DECODE1-24
        U3_LOWRES_OUT1-20 U4_ODD_BIT1-16 U4_ODD_BIT1-10 U4_ODD_BIT1-9 U4_ODD_BIT1-7
        R1-14 E5-14 L1_RAM1-32 L1_RAM1-30 V1_PALETTE_LATCH1-20 Q1-16 Q1-10 Q1-9 Q1-7
        N7_NOT1-14 T1_VIA1-20 H2_ACIA_CLK1-14 L2_BUS_A_LOW1-20 P1_Clock1-14 N5_ADDR_CNT1-1
        N5_ADDR_CNT1-16 F2-14 Y_PS2_MOUSE1-4 B1-14 Y_DEVICE_PORT1-19 D5-24 D1-14 C1-14
        E2-14 O2_ROM_VADDR_LOW1-31 O2_ROM_VADDR_LOW1-32 A4-14 Y_SNES_1-1 U1_VID_SHIFT1-20
        U1_VID_SHIFT1-3 U1_VID_SHIFT1-2 U1_VID_SHIFT1-1 L4_BUS_DATA1-20 N1_SigLatch1-16
        V2_PHI16_LATCH1-20 F1-14 M2_VBUS_LOW1-20 M2_VBUS_LOW1-1 R5-2 R4-2 R6-2)
    )
    (net B2
      (pins R_BLUE_500-1 F6-6 F6-2 A1-13 U3_LOWRES_OUT1-15 D23-1)
    )
    (net "~{ROM}"
      (pins B2-4 A2-12 B1-3)
    )
    (net "Net-(A2-Pad6)"
      (pins A2-6 B1-2)
    )
    (net "Net-(A2-Pad5)"
      (pins B3-6 A2-5)
    )
    (net !VIDENABLE
      (pins A5-4 A2-10 A2-13 N2_NOT_SIG1-1 N2_NOT_SIG1-11 A4-13 N1_SigLatch1-9)
    )
    (net "~{CS_DEVICE}"
      (pins A2-8 J3_DEV_DECODE1-18 J3_DEV_DECODE1-19)
    )
    (net "~{DEVICE2}"
      (pins B2-5 A2-9 C5-11)
    )
    (net "~{CS_ROM}"
      (pins A5-5 A2-11)
    )
    (net "unconnected-(A3-Pad6)"
      (pins A3-6)
    )
    (net "~{OE}"
      (pins K2_ROM1-24 A3-3 L1_RAM1-24 Y_DEVICE_PORT1-26)
    )
    (net "unconnected-(A3-Pad8)"
      (pins A3-8)
    )
    (net "unconnected-(A3-Pad4)"
      (pins A3-4)
    )
    (net A16
      (pins A3-11 L1_RAM1-2)
    )
    (net VIDENABLE
      (pins N6_ADDR_CNT1-2 N4_ADDR_CNT1-2 N2_NOT_SIG1-10 N3_ADDR_CNT1-2 A3-1 V1_PALETTE_LATCH1-11
        N5_ADDR_CNT1-2)
    )
    (net "unconnected-(A3-Pad10)"
      (pins A3-10)
    )
    (net "unconnected-(A3-Pad5)"
      (pins A3-5)
    )
    (net "unconnected-(A3-Pad9)"
      (pins A3-9)
    )
    (net PHI2
      (pins K1_CPU1-37 I1_VIA1-25 P5_VERT_CNT1-13 O1_DECODE_SIGS1-20 F4-1 J4_ACIA1-27
        P4_VERT_CNT1-13 T2_VIA1-25 P3_HORIZ_CNT1-11 P2_Clock_Div1-11 S2-22 F3-13 Q3-14
        F7-12 C2-11 A3-12 S1-22 R3-20 R3-20@1 T1_VIA1-25 Y_DEVICE_PORT1-39)
    )
    (net "~{WE}"
      (pins L1_RAM1-29 Y_DEVICE_PORT1-24 A4-3)
    )
    (net "~{RAM}"
      (pins B2-6 A5-13 A4-12)
    )
    (net "unconnected-(A4-Pad5)"
      (pins A4-5)
    )
    (net "~{CS_CPUBUS}"
      (pins L3_BUS_A_HIGH1-19 L2_BUS_A_LOW1-19 A4-11 L4_BUS_DATA1-19)
    )
    (net SS_WRITE_SIGNAL
      (pins A4-2 N1_SigLatch1-7)
    )
    (net "unconnected-(A4-Pad8)"
      (pins A4-8)
    )
    (net "unconnected-(A4-Pad9)"
      (pins A4-9)
    )
    (net "unconnected-(A4-Pad4)"
      (pins A4-4)
    )
    (net "unconnected-(A4-Pad6)"
      (pins A4-6)
    )
    (net "unconnected-(A4-Pad10)"
      (pins A4-10)
    )
    (net "unconnected-(A5-Pad9)"
      (pins A5-9)
    )
    (net "Net-(A5-Pad1)"
      (pins A5-1 A5-6)
    )
    (net VIDBUS
      (pins M3_VBUS_HIGH1-19 A5-12 N2_NOT_SIG1-12 M2_VBUS_LOW1-19)
    )
    (net C6XX
      (pins A5-2 J3_DEV_DECODE1-7)
    )
    (net "unconnected-(A5-Pad8)"
      (pins A5-8)
    )
    (net "~{CS_ROM2}"
      (pins K2_ROM1-22 A5-3)
    )
    (net "~{CS_RAM}"
      (pins A5-11 L1_RAM1-22)
    )
    (net "unconnected-(A5-Pad10)"
      (pins A5-10)
    )
    (net BB
      (pins LED_BASIC1-2 D4-6 D4-2 B1-10)
    )
    (net A13|A12
      (pins B3-9 B4-8 B1-13)
    )
    (net "Net-(B1-Pad11)"
      (pins B1-9 B1-11)
    )
    (net "unconnected-(B1-Pad4)"
      (pins B1-4)
    )
    (net "unconnected-(B1-Pad5)"
      (pins B1-5)
    )
    (net CA15
      (pins B7-5 K1_CPU1-25 K2_ROM1-3 B5-9 L3_BUS_A_HIGH1-11 B1-12 Y_DEVICE_PORT1-1)
    )
    (net "Net-(B1-Pad1)"
      (pins B2-3 B1-1)
    )
    (net "Net-(B1-Pad8)"
      (pins B2-1 B1-8)
    )
    (net "unconnected-(B1-Pad6)"
      (pins B1-6)
    )
    (net "Net-(B2-Pad2)"
      (pins B2-2 C2-8)
    )
    (net "unconnected-(B2-Pad12)"
      (pins B2-12)
    )
    (net "unconnected-(B2-Pad8)"
      (pins B2-8)
    )
    (net "unconnected-(B2-Pad13)"
      (pins B2-13)
    )
    (net "unconnected-(B2-Pad9)"
      (pins B2-9)
    )
    (net "unconnected-(B2-Pad10)"
      (pins B2-10)
    )
    (net "unconnected-(B2-Pad11)"
      (pins B2-11)
    )
    (net "Net-(B3-Pad13)"
      (pins B3-8 B3-13)
    )
    (net !CA12&!CA13
      (pins B3-5 D4-10 B5-1 B5-11)
    )
    (net CA11
      (pins K1_CPU1-20 B3-10 K2_ROM1-25 B4-5 L3_BUS_A_HIGH1-15 J3_DEV_DECODE1-20 Y_DEVICE_PORT1-9)
    )
    (net "Net-(B3-Pad1)"
      (pins B3-1 B3-11)
    )
    (net "Net-(B3-Pad12)"
      (pins B7-6 B3-4 B3-12)
    )
    (net "Net-(B3-Pad2)"
      (pins B3-2 C2-2)
    )
    (net "~{DEVICE}"
      (pins B3-3 C5-12)
    )
    (net CA12
      (pins K1_CPU1-22 K2_ROM1-4 B5-2 B6-3 B4-9 L3_BUS_A_HIGH1-14 Y_DEVICE_PORT1-7)
    )
    (net CA9
      (pins K1_CPU1-18 K2_ROM1-26 B4-2 L3_BUS_A_HIGH1-17 J3_DEV_DECODE1-22 Y_DEVICE_PORT1-13)
    )
    (net X0XX
      (pins B4-11 C1-13)
    )
    (net CA10|CA11
      (pins B4-6 B4-12)
    )
    (net "Net-(B4-Pad13)"
      (pins B4-3 B4-13)
    )
    (net CA13
      (pins K1_CPU1-23 K2_ROM1-28 B6-5 B4-10 L3_BUS_A_HIGH1-13 Y_DEVICE_PORT1-5)
    )
    (net CA8
      (pins K1_CPU1-17 K2_ROM1-27 B4-1 L3_BUS_A_HIGH1-18 J3_DEV_DECODE1-23 Y_DEVICE_PORT1-15)
    )
    (net CA10
      (pins K1_CPU1-19 K2_ROM1-23 B4-4 L3_BUS_A_HIGH1-16 J3_DEV_DECODE1-21 Y_DEVICE_PORT1-11)
    )
    (net !CA13
      (pins B5-13 B6-6)
    )
    (net "unconnected-(B5-Pad4)"
      (pins B5-4)
    )
    (net CA14
      (pins B7-4 K1_CPU1-24 K2_ROM1-29 B5-10 C2-9 L3_BUS_A_HIGH1-12 Y_DEVICE_PORT1-3)
    )
    (net CA14&CA15
      (pins B7-13 D4-9 B5-8)
    )
    (net "Net-(B5-Pad3)"
      (pins B7-12 B5-3)
    )
    (net "unconnected-(B5-Pad5)"
      (pins B5-5)
    )
    (net !CA12
      (pins B5-12 B6-4)
    )
    (net "unconnected-(B5-Pad6)"
      (pins B5-6)
    )
    (net "unconnected-(B6-Pad1)"
      (pins B6-1)
    )
    (net "unconnected-(B6-Pad10)"
      (pins B6-10)
    )
    (net "unconnected-(B6-Pad13)"
      (pins B6-13)
    )
    (net "unconnected-(B6-Pad12)"
      (pins B6-12)
    )
    (net DXXX
      (pins B7-11 B6-9)
    )
    (net "unconnected-(B6-Pad11)"
      (pins B6-11)
    )
    (net "unconnected-(B6-Pad2)"
      (pins B6-2)
    )
    (net "unconnected-(B7-Pad10)"
      (pins B7-10)
    )
    (net "unconnected-(B7-Pad1)"
      (pins B7-1)
    )
    (net "unconnected-(B7-Pad3)"
      (pins B7-3)
    )
    (net "unconnected-(B7-Pad9)"
      (pins B7-9)
    )
    (net "unconnected-(B7-Pad2)"
      (pins B7-2)
    )
    (net "unconnected-(B7-Pad8)"
      (pins B7-8)
    )
    (net "unconnected-(C1-Pad5)"
      (pins C1-5)
    )
    (net "Net-(C1-Pad10)"
      (pins D4-8 C1-10)
    )
    (net !PHI2
      (pins D6-19 C2-10 D5-19 C1-9)
    )
    (net "Net-(C1-Pad12)"
      (pins C1-12 C1-8)
    )
    (net SS
      (pins D2-13 D2-1 D3-1 C2-1 D1-13 C1-11 C1-2)
    )
    (net "unconnected-(C1-Pad6)"
      (pins C1-6)
    )
    (net "unconnected-(C1-Pad4)"
      (pins C1-4)
    )
    (net DISKSS
      (pins C5-13 C1-3)
    )
    (net XXEX
      (pins D6-16 C1-1)
    )
    (net "unconnected-(C2-Pad4)"
      (pins C2-4)
    )
    (net "unconnected-(C2-Pad5)"
      (pins C2-5)
    )
    (net "unconnected-(C2-Pad6)"
      (pins C2-6)
    )
    (net "unconnected-(C2-Pad3)"
      (pins C2-3)
    )
    (net "Net-(Q3-C2)"
      (pins C3-2 Q3-7)
    )
    (net "Net-(Q3-C1)"
      (pins C3-1 Q3-6)
    )
    (net "Net-(C4-Pad1)"
      (pins C4-1 R36-2)
    )
    (net "unconnected-(C5-Pad9)"
      (pins C5-9)
    )
    (net "unconnected-(C5-Pad4)"
      (pins C5-4)
    )
    (net "unconnected-(C5-Pad8)"
      (pins C5-8)
    )
    (net "unconnected-(C5-Pad1)"
      (pins C5-1)
    )
    (net "unconnected-(C5-Pad3)"
      (pins C5-3)
    )
    (net "unconnected-(C5-Pad5)"
      (pins C5-5)
    )
    (net "unconnected-(C5-Pad6)"
      (pins C5-6)
    )
    (net "unconnected-(C5-Pad2)"
      (pins C5-2)
    )
    (net "unconnected-(C5-Pad10)"
      (pins C5-10)
    )
    (net "Net-(C48-Pad2)"
      (pins C49-1 C48-2)
    )
    (net "Net-(D7-K)"
      (pins R37-2 C48-1 D7-1 D9-1 D8-1)
    )
    (net "Net-(D10-K)"
      (pins R38-2 C50-1 D11-1 D10-1 D12-1)
    )
    (net "Net-(C50-Pad2)"
      (pins C51-1 C50-2)
    )
    (net "Net-(J_POWER_1-Pin_2)"
      (pins J_POWER_1-2 J_POWER_3-16)
    )
    (net "unconnected-(J_POWER_3-PWR_OK-Pad8)"
      (pins J_POWER_3-8)
    )
    (net "~{RESET}"
      (pins R_RESET_1-2 C_RESET_1-1 J_RESET_1-1 K1_CPU1-40 I1_VIA1-34 J4_ACIA1-4 T2_VIA1-34
        F3-10 T1_VIA1-34 Y_DEVICE_PORT1-34)
    )
    (net BSS
      (pins F5-11 E1-13 E1-10 E1-4 E1-1 D1-11)
    )
    (net C070
      (pins I1_VIA1-19 D1-6)
    )
    (net C030
      (pins F4-13 D1-8)
    )
    (net "Net-(D1-Pad1)"
      (pins D2-11 D1-10 D1-4 D1-1)
    )
    (net XX8X
      (pins D6-9 D1-12)
    )
    (net XX7X
      (pins D6-8 D1-5)
    )
    (net XX1X
      (pins D6-2 D1-2)
    )
    (net XX3X
      (pins D6-4 D1-9)
    )
    (net C010
      (pins I1_VIA1-18 D1-3)
    )
    (net XXX6
      (pins D2-9 E5-9 D5-7)
    )
    (net XX0X
      (pins D6-1 D2-2 D3-4)
    )
    (net "Net-(D2-Pad10)"
      (pins D2-10 D2-4 D2-3)
    )
    (net "Net-(D2-Pad8)"
      (pins D4-5 D2-8)
    )
    (net XXX7
      (pins D2-5 E5-12 D5-8)
    )
    (net XXX0
      (pins D2-12 D3-5 E5-2 D5-1 E2-2)
    )
    (net "Net-(D2-Pad6)"
      (pins D4-1 D2-6)
    )
    (net "unconnected-(D3-Pad8)"
      (pins D3-8)
    )
    (net GFXSS
      (pins E4-13 E4-10 E4-4 E4-1 D3-3 E5-13 E5-10 E5-4 E5-1)
    )
    (net XX5X
      (pins D6-6 D3-2)
    )
    (net "unconnected-(D3-Pad12)"
      (pins D3-12)
    )
    (net "unconnected-(D3-Pad11)"
      (pins D3-11)
    )
    (net "unconnected-(D3-Pad9)"
      (pins D3-9)
    )
    (net "unconnected-(D3-Pad10)"
      (pins D3-10)
    )
    (net LOW0
      (pins D3-6)
    )
    (net "unconnected-(D3-Pad13)"
      (pins D3-13)
    )
    (net "Net-(D4-Pad3)"
      (pins D4-4 D4-3)
    )
    (net "unconnected-(D4-Pad11)"
      (pins D4-11)
    )
    (net "unconnected-(D4-Pad12)"
      (pins D4-12)
    )
    (net "unconnected-(D4-Pad13)"
      (pins D4-13)
    )
    (net "unconnected-(D5-S15-Pad17)"
      (pins D5-17)
    )
    (net XXX4
      (pins E4-12 D5-5)
    )
    (net CA2
      (pins K1_CPU1-11 I1_VIA1-36 K2_ROM1-10 T2_VIA1-36 R3-26 R3-26@1 T1_VIA1-36 L2_BUS_A_LOW1-16
        Y_DEVICE_PORT1-27 D5-21)
    )
    (net XXX2
      (pins E4-2 D5-3 E2-13)
    )
    (net XXX8
      (pins D5-9 E2-1)
    )
    (net XXX9
      (pins D5-10 E2-9)
    )
    (net "unconnected-(D5-S13-Pad15)"
      (pins D5-15)
    )
    (net XXXA
      (pins D5-11 E2-12)
    )
    (net "unconnected-(D5-S12-Pad14)"
      (pins D5-14)
    )
    (net XXXB
      (pins D5-13 E2-4)
    )
    (net CA0
      (pins K1_CPU1-9 I1_VIA1-38 K2_ROM1-12 J4_ACIA1-13 T2_VIA1-38 R3-24 R3-24@1 T1_VIA1-38
        L2_BUS_A_LOW1-18 Y_DEVICE_PORT1-23 D5-23)
    )
    (net CA1
      (pins K1_CPU1-10 I1_VIA1-37 K2_ROM1-11 J4_ACIA1-14 T2_VIA1-37 R3-25 R3-25@1
        T1_VIA1-37 L2_BUS_A_LOW1-17 Y_DEVICE_PORT1-25 D5-22)
    )
    (net CA3
      (pins K1_CPU1-12 I1_VIA1-35 K2_ROM1-9 F6-12 F5-9 T2_VIA1-35 R3-27 R3-27@1 T1_VIA1-35
        L2_BUS_A_LOW1-15 Y_DEVICE_PORT1-29 D5-20)
    )
    (net XXX3
      (pins E4-5 D5-4 E2-5)
    )
    (net XXX1
      (pins E5-5 D5-2 E2-10)
    )
    (net "unconnected-(D5-S14-Pad16)"
      (pins D5-16)
    )
    (net XXX5
      (pins E4-9 D5-6)
    )
    (net CA7
      (pins K1_CPU1-16 D6-20 K2_ROM1-5 T2_VIA1-24 N7_NOT1-11 L2_BUS_A_LOW1-11 Y_DEVICE_PORT1-37)
    )
    (net "unconnected-(D6-S4-Pad5)"
      (pins D6-5)
    )
    (net "unconnected-(D6-S12-Pad14)"
      (pins D6-14)
    )
    (net "unconnected-(D6-S15-Pad17)"
      (pins D6-17)
    )
    (net "unconnected-(D6-S9-Pad10)"
      (pins D6-10)
    )
    (net CA4
      (pins K1_CPU1-13 D6-23 K2_ROM1-8 L2_BUS_A_LOW1-14 Y_DEVICE_PORT1-31)
    )
    (net "unconnected-(D6-S10-Pad11)"
      (pins D6-11)
    )
    (net CA6
      (pins K1_CPU1-15 D6-21 K2_ROM1-6 L2_BUS_A_LOW1-12 Y_DEVICE_PORT1-35)
    )
    (net "unconnected-(D6-S13-Pad15)"
      (pins D6-15)
    )
    (net CA5
      (pins K1_CPU1-14 D6-22 K2_ROM1-7 L2_BUS_A_LOW1-13 Y_DEVICE_PORT1-33)
    )
    (net "unconnected-(D6-S6-Pad7)"
      (pins D6-7)
    )
    (net "unconnected-(D6-S11-Pad13)"
      (pins D6-13)
    )
    (net "unconnected-(D6-S2-Pad3)"
      (pins D6-3)
    )
    (net "Net-(D7-A)"
      (pins D7-2 S1-4)
    )
    (net "Net-(D8-A)"
      (pins S1-3 D8-2)
    )
    (net "Net-(D9-A)"
      (pins S1-38 D9-2)
    )
    (net "Net-(D10-A)"
      (pins S2-4 D10-2)
    )
    (net "Net-(D11-A)"
      (pins S2-3 D11-2)
    )
    (net "Net-(D12-A)"
      (pins S2-38 D12-2)
    )
    (net G1
      (pins R_GREEN_220-1 U3_LOWRES_OUT1-16 D20-1)
    )
    (net HGR_G1
      (pins W8-6 D20-2)
    )
    (net G2
      (pins R_GREEN_500-1 U3_LOWRES_OUT1-17 D21-1)
    )
    (net HGR_G2
      (pins W8-8 D21-2)
    )
    (net B1
      (pins R_BLUE_220-1 LED_BANK1-2 F6-4 F6-3 U3_LOWRES_OUT1-14 D22-1)
    )
    (net HGR_B1
      (pins W8-11 D22-2)
    )
    (net HGR_B2
      (pins W8-3 D23-2)
    )
    (net HGR_R1
      (pins W7-8 D24-2)
    )
    (net R1
      (pins R_RED_220-1 U3_LOWRES_OUT1-18 D24-1)
    )
    (net "unconnected-(J_POWER_3-NC-Pad20)"
      (pins J_POWER_3-20)
    )
    (net "Net-(E1-Pad6)"
      (pins E1-6 F1-5 F1-2)
    )
    (net "Net-(E1-Pad5)"
      (pins E1-5 E2-6)
    )
    (net "Net-(E1-Pad3)"
      (pins E1-3 F1-12 F1-1)
    )
    (net "Net-(E1-Pad2)"
      (pins E1-2 E2-3)
    )
    (net "Net-(E1-Pad11)"
      (pins E1-11 F1-13 F1-10)
    )
    (net "Net-(E1-Pad8)"
      (pins E1-8 F1-9 F1-4)
    )
    (net "Net-(E1-Pad9)"
      (pins E1-9 E2-8)
    )
    (net "Net-(E1-Pad12)"
      (pins E1-12 E2-11)
    )
    (net "Net-(E3-Pad5)"
      (pins E4-6 E3-5)
    )
    (net PAGE1
      (pins LED_PG1-2 O3_ROM_VADDR_HIGH1-23 E3-12 E3-8 O2_ROM_VADDR_LOW1-23)
    )
    (net MIXEDMODE
      (pins LED_MIX1-2 E3-4 E3-3)
    )
    (net PAGE2
      (pins LED_PG2-2 E3-11 E3-10)
    )
    (net "Net-(E3-Pad9)"
      (pins E4-8 E3-9)
    )
    (net FULLMODE
      (pins LED_FULL1-2 O3_ROM_VADDR_HIGH1-25 E3-6 E3-1 O2_ROM_VADDR_LOW1-25)
    )
    (net "Net-(E3-Pad13)"
      (pins E4-11 E3-13)
    )
    (net "Net-(E3-Pad2)"
      (pins E4-3 E3-2)
    )
    (net "Net-(E5-Pad8)"
      (pins E6-9 E5-8)
    )
    (net "Net-(E5-Pad3)"
      (pins E6-2 E5-3)
    )
    (net "Net-(E5-Pad6)"
      (pins E6-5 E5-6)
    )
    (net "Net-(E5-Pad11)"
      (pins E6-12 E5-11)
    )
    (net GFXMODE
      (pins LED_GFX1-2 O3_ROM_VADDR_HIGH1-26 E6-6 E6-1 O2_ROM_VADDR_LOW1-26)
    )
    (net TEXTMODE
      (pins LED_TEXT1-2 E6-4 E6-3)
    )
    (net HIRES
      (pins LED_HGR1-2 O3_ROM_VADDR_HIGH1-4 E6-13 E6-8 O2_ROM_VADDR_LOW1-4)
    )
    (net LORES
      (pins LED_LGR1-2 E6-11 E6-10)
    )
    (net "Net-(F4A-J)"
      (pins F4-3 F1-6)
    )
    (net "Net-(F1-Pad11)"
      (pins F5-13 F1-11)
    )
    (net "Net-(F3B-J)"
      (pins F3-11 F2-10 F1-8)
    )
    (net "Net-(F3B-K)"
      (pins F3-12 F2-9 F1-3)
    )
    (net "unconnected-(F2-Pad2)"
      (pins F2-2)
    )
    (net "unconnected-(F2-Pad12)"
      (pins F2-12)
    )
    (net "unconnected-(F2-Pad1)"
      (pins F2-1)
    )
    (net "unconnected-(F2-Pad3)"
      (pins F2-3)
    )
    (net "unconnected-(F2-Pad5)"
      (pins F2-5)
    )
    (net "Net-(F2-Pad8)"
      (pins F5-1 F2-8)
    )
    (net "unconnected-(F2-Pad11)"
      (pins F2-11)
    )
    (net "unconnected-(F2-Pad6)"
      (pins F2-6)
    )
    (net "unconnected-(F2-Pad13)"
      (pins F2-13)
    )
    (net "unconnected-(F2-Pad4)"
      (pins F2-4)
    )
    (net FF
      (pins LED_FF1-2 F4-5 F3-3)
    )
    (net ROMREAD
      (pins LED_RROM1-2 F3-9)
    )
    (net "Net-(F3A-~{R})"
      (pins F4-15 F5-12 F3-15)
    )
    (net "Net-(F3A-C)"
      (pins F5-2 F3-1)
    )
    (net NOWRITE
      (pins LED_RO1-2 F3-6 F3-2)
    )
    (net "unconnected-(F4A-~{Q}-Pad6)"
      (pins F4-6)
    )
    (net "unconnected-(F4B-~{Q}-Pad7)"
      (pins F4-7)
    )
    (net "unconnected-(F5-Pad5)"
      (pins F5-5)
    )
    (net "unconnected-(F5-Pad6)"
      (pins F5-6)
    )
    (net "unconnected-(F5-Pad3)"
      (pins F5-3)
    )
    (net "Net-(F5-Pad8)"
      (pins F6-9 F5-8)
    )
    (net "unconnected-(F5-Pad4)"
      (pins F5-4)
    )
    (net "Net-(F5-Pad10)"
      (pins F5-10 F7-13)
    )
    (net "Net-(F6-Pad5)"
      (pins F6-8 F6-5)
    )
    (net "Net-(F6-Pad1)"
      (pins F6-11 F6-1)
    )
    (net "Net-(F6-Pad10)"
      (pins F6-13 F6-10 F7-11)
    )
    (net "unconnected-(F7-Pad6)"
      (pins F7-6)
    )
    (net "unconnected-(F7-Pad9)"
      (pins F7-9)
    )
    (net "unconnected-(F7-Pad5)"
      (pins F7-5)
    )
    (net "unconnected-(F7-Pad3)"
      (pins F7-3)
    )
    (net "unconnected-(F7-Pad1)"
      (pins F7-1)
    )
    (net "unconnected-(F7-Pad10)"
      (pins F7-10)
    )
    (net "unconnected-(F7-Pad8)"
      (pins F7-8)
    )
    (net "unconnected-(F7-Pad4)"
      (pins F7-4)
    )
    (net "unconnected-(F7-Pad2)"
      (pins F7-2)
    )
    (net "Net-(H1_LEVEL_SHIFT1-A1)"
      (pins Y_MICRO_SD1-7 H1_LEVEL_SHIFT1-1)
    )
    (net "unconnected-(H1_LEVEL_SHIFT1-A7-Pad8)"
      (pins H1_LEVEL_SHIFT1-8)
    )
    (net "unconnected-(H1_LEVEL_SHIFT1-B7-Pad13)"
      (pins H1_LEVEL_SHIFT1-13)
    )
    (net "Net-(H1_LEVEL_SHIFT1-B3)"
      (pins I1_VIA1-5 H1_LEVEL_SHIFT1-17)
    )
    (net "Net-(H1_LEVEL_SHIFT1-A3)"
      (pins Y_MICRO_SD1-5 H1_LEVEL_SHIFT1-4)
    )
    (net "Net-(H1_LEVEL_SHIFT1-B4)"
      (pins I1_VIA1-6 H1_LEVEL_SHIFT1-16)
    )
    (net "unconnected-(H1_LEVEL_SHIFT1-B5-Pad15)"
      (pins H1_LEVEL_SHIFT1-15)
    )
    (net "unconnected-(H1_LEVEL_SHIFT1-A5-Pad6)"
      (pins H1_LEVEL_SHIFT1-6)
    )
    (net "Net-(H1_LEVEL_SHIFT1-A4)"
      (pins Y_MICRO_SD1-2 H1_LEVEL_SHIFT1-5)
    )
    (net "Net-(H1_LEVEL_SHIFT1-B2)"
      (pins I1_VIA1-4 H1_LEVEL_SHIFT1-18)
    )
    (net "Net-(H1_LEVEL_SHIFT1-A2)"
      (pins Y_MICRO_SD1-3 H1_LEVEL_SHIFT1-3)
    )
    (net "unconnected-(H1_LEVEL_SHIFT1-B8-Pad12)"
      (pins H1_LEVEL_SHIFT1-12)
    )
    (net "unconnected-(H1_LEVEL_SHIFT1-B6-Pad14)"
      (pins H1_LEVEL_SHIFT1-14)
    )
    (net "unconnected-(H1_LEVEL_SHIFT1-A8-Pad9)"
      (pins H1_LEVEL_SHIFT1-9)
    )
    (net 3.3V
      (pins Y_MICRO_SD1-4 Y_MICRO_SD2-4 H1_LEVEL_SHIFT1-2 J_POWER_3-13 J_POWER_3-12
        J_POWER_3-2 J_POWER_3-1 Y_DEVICE_PORT1-20)
    )
    (net "unconnected-(H1_LEVEL_SHIFT1-A6-Pad7)"
      (pins H1_LEVEL_SHIFT1-7)
    )
    (net "Net-(H1_LEVEL_SHIFT1-B1)"
      (pins I1_VIA1-3 H1_LEVEL_SHIFT1-20)
    )
    (net "Net-(H2_ACIA_CLK1-OUT)"
      (pins J4_ACIA1-6 H2_ACIA_CLK1-8)
    )
    (net "unconnected-(H2_ACIA_CLK1-NC-Pad1)"
      (pins H2_ACIA_CLK1-1)
    )
    (net CD0
      (pins K1_CPU1-33 I1_VIA1-33 K2_ROM1-13 J4_ACIA1-18 R2-18 T2_VIA1-33 T1_VIA1-33
        Y_DEVICE_PORT1-2 L4_BUS_DATA1-18)
    )
    (net CD3
      (pins K1_CPU1-30 I1_VIA1-30 K2_ROM1-17 J4_ACIA1-21 R2-15 T2_VIA1-30 T1_VIA1-30
        Y_DEVICE_PORT1-8 L4_BUS_DATA1-15)
    )
    (net CD2
      (pins K1_CPU1-31 I1_VIA1-31 K2_ROM1-15 J4_ACIA1-20 R2-16 T2_VIA1-31 T1_VIA1-31
        Y_DEVICE_PORT1-6 L4_BUS_DATA1-16)
    )
    (net CD1
      (pins K1_CPU1-32 I1_VIA1-32 K2_ROM1-14 J4_ACIA1-19 R2-17 T2_VIA1-32 T1_VIA1-32
        Y_DEVICE_PORT1-4 L4_BUS_DATA1-17)
    )
    (net CD5
      (pins K1_CPU1-28 I1_VIA1-28 K2_ROM1-19 J4_ACIA1-23 R2-13 T2_VIA1-28 T1_VIA1-28
        Y_DEVICE_PORT1-12 L4_BUS_DATA1-13)
    )
    (net CD7
      (pins K1_CPU1-26 I1_VIA1-26 K2_ROM1-21 J4_ACIA1-25 R2-11 T2_VIA1-26 T1_VIA1-26
        Y_DEVICE_PORT1-16 L4_BUS_DATA1-11)
    )
    (net CD4
      (pins K1_CPU1-29 I1_VIA1-29 K2_ROM1-18 J4_ACIA1-22 R2-14 T2_VIA1-29 T1_VIA1-29
        Y_DEVICE_PORT1-10 L4_BUS_DATA1-14)
    )
    (net CD6
      (pins K1_CPU1-27 I1_VIA1-27 K2_ROM1-20 J4_ACIA1-24 R2-12 T2_VIA1-27 T1_VIA1-27
        Y_DEVICE_PORT1-14 L4_BUS_DATA1-12)
    )
    (net DATA_MOUSE
      (pins RM2-1 I1_VIA1-10 Y_PS2_MOUSE1-1)
    )
    (net CLK_MOUSE
      (pins RM1-2 I1_VIA1-40 I1_VIA1-11 Y_PS2_MOUSE1-5)
    )
    (net DATA_KB
      (pins RKB2-1 I1_VIA1-9 Y_PS2_KB1-1)
    )
    (net GC_DATA1
      (pins I1_VIA1-15 Y_SNES_1-4)
    )
    (net GC_LATCH
      (pins I1_VIA1-16 Y_SNES_2-3 Y_SNES_1-3)
    )
    (net GC_CLOCK
      (pins I1_VIA1-17 Y_SNES_2-2 Y_SNES_1-2)
    )
    (net V1_A0
      (pins I1_VIA1-2 Y_DEVICE_PORT1-36)
    )
    (net "~{IRQ_VIA1}"
      (pins R27-1 I1_VIA1-21 J1_AND1-2)
    )
    (net V1_B3
      (pins I1_VIA1-13 Y_DEVICE_PORT1-40)
    )
    (net CLK_KB
      (pins RKB1-2 I1_VIA1-39 I1_VIA1-8 Y_PS2_KB1-5)
    )
    (net "~{CS_VIA1}"
      (pins I1_VIA1-23 J3_DEV_DECODE1-3)
    )
    (net GC_DATA2
      (pins I1_VIA1-14 Y_SNES_2-4)
    )
    (net "unconnected-(I1_VIA1-PA5-Pad7)"
      (pins I1_VIA1-7)
    )
    (net V1_B2
      (pins I1_VIA1-12 Y_DEVICE_PORT1-38)
    )
    (net "unconnected-(J_POWER_3--12V-Pad14)"
      (pins J_POWER_3-14)
    )
    (net "unconnected-(J_POWER_3-+5VSB-Pad9)"
      (pins J_POWER_3-9)
    )
    (net "~{IRQ_ACIA}"
      (pins R26-1 J4_ACIA1-26 J1_AND1-1)
    )
    (net "Net-(J1_AND1-Pad12)"
      (pins J1_AND1-12 J1_AND1-8)
    )
    (net "~{NMIEXT}"
      (pins R28-1 J1_AND1-5 Y_DEVICE_PORT1-32)
    )
    (net "Net-(J1_AND1-Pad3)"
      (pins J1_AND1-4 J1_AND1-3)
    )
    (net "~{NMI}"
      (pins K1_CPU1-6 J1_AND1-6)
    )
    (net "~{IRQ_MB2}"
      (pins R29-1 T2_VIA1-21 J1_AND1-10)
    )
    (net "~{IRQ}"
      (pins K1_CPU1-4 J1_AND1-11)
    )
    (net "~{IRQ_MB1}"
      (pins R30-1 J1_AND1-9 T1_VIA1-21)
    )
    (net "~{IRQEXT}"
      (pins R31-1 J1_AND1-13 Y_DEVICE_PORT1-30)
    )
    (net "~{CS_IO7}"
      (pins J3_DEV_DECODE1-8 Y_DEVICE_PORT1-28)
    )
    (net "unconnected-(J3_DEV_DECODE1-S14-Pad16)"
      (pins J3_DEV_DECODE1-16)
    )
    (net "~{CS_ACIA}"
      (pins J4_ACIA1-3 J3_DEV_DECODE1-2)
    )
    (net "unconnected-(J3_DEV_DECODE1-S12-Pad14)"
      (pins J3_DEV_DECODE1-14)
    )
    (net "unconnected-(J3_DEV_DECODE1-S13-Pad15)"
      (pins J3_DEV_DECODE1-15)
    )
    (net "unconnected-(J3_DEV_DECODE1-S8-Pad9)"
      (pins J3_DEV_DECODE1-9)
    )
    (net "unconnected-(J3_DEV_DECODE1-S9-Pad10)"
      (pins J3_DEV_DECODE1-10)
    )
    (net "~{CS_MB}"
      (pins T2_VIA1-23 J3_DEV_DECODE1-5 T1_VIA1-23)
    )
    (net "~{CS_IO5}"
      (pins J3_DEV_DECODE1-6 Y_DEVICE_PORT1-18)
    )
    (net "unconnected-(J3_DEV_DECODE1-S0-Pad1)"
      (pins J3_DEV_DECODE1-1)
    )
    (net "unconnected-(J3_DEV_DECODE1-S10-Pad11)"
      (pins J3_DEV_DECODE1-11)
    )
    (net "unconnected-(J3_DEV_DECODE1-S15-Pad17)"
      (pins J3_DEV_DECODE1-17)
    )
    (net "unconnected-(J3_DEV_DECODE1-S11-Pad13)"
      (pins J3_DEV_DECODE1-13)
    )
    (net "unconnected-(J4_ACIA1-~{DCD}-Pad16)"
      (pins J4_ACIA1-16)
    )
    (net "unconnected-(J4_ACIA1-~{DSR}-Pad17)"
      (pins J4_ACIA1-17)
    )
    (net "~{RTS}"
      (pins J4_ACIA1-8 Y_SERIAL_PINS1-3)
    )
    (net "~{CTS}"
      (pins J4_ACIA1-9 Y_SERIAL_PINS1-4)
    )
    (net "unconnected-(J4_ACIA1-RxC-Pad5)"
      (pins J4_ACIA1-5)
    )
    (net "unconnected-(J4_ACIA1-XTLO-Pad7)"
      (pins J4_ACIA1-7)
    )
    (net "unconnected-(J4_ACIA1-~{DTR}-Pad11)"
      (pins J4_ACIA1-11)
    )
    (net TXD
      (pins J4_ACIA1-10 Y_SERIAL_PINS1-6)
    )
    (net RXD
      (pins J4_ACIA1-12 Y_SERIAL_PINS1-5)
    )
    (net "unconnected-(K1_CPU1-~{ML}-Pad5)"
      (pins K1_CPU1-5)
    )
    (net READY
      (pins K1_CPU1-2 R3-1 R3-1@1 R4-1)
    )
    (net "Net-(K1_CPU1-BE)"
      (pins K1_CPU1-36 R6-1)
    )
    (net "unconnected-(K1_CPU1-NC-Pad35)"
      (pins K1_CPU1-35)
    )
    (net "unconnected-(K1_CPU1-~{VP}-Pad1)"
      (pins K1_CPU1-1)
    )
    (net "unconnected-(K1_CPU1-PHI1O-Pad3)"
      (pins K1_CPU1-3)
    )
    (net "unconnected-(K1_CPU1-PHI2O-Pad39)"
      (pins K1_CPU1-39)
    )
    (net "Net-(K1_CPU1-~{SO})"
      (pins K1_CPU1-38 R5-1)
    )
    (net "unconnected-(K1_CPU1-SYNC-Pad7)"
      (pins K1_CPU1-7)
    )
    (net ROM1
      (pins J1-13 R41-2 K2_ROM1-1)
    )
    (net ROM2
      (pins J1-15 R42-2 K2_ROM1-30)
    )
    (net VD2
      (pins L5_VDATA_LATCH1-4 L1_RAM1-15 L4_BUS_DATA1-4)
    )
    (net VA12
      (pins M3_VBUS_HIGH1-14 L3_BUS_A_HIGH1-6 L1_RAM1-4)
    )
    (net VA7
      (pins L1_RAM1-5 L2_BUS_A_LOW1-9 M2_VBUS_LOW1-11)
    )
    (net VA8
      (pins M3_VBUS_HIGH1-18 L3_BUS_A_HIGH1-2 L1_RAM1-27)
    )
    (net VA13
      (pins M3_VBUS_HIGH1-13 L3_BUS_A_HIGH1-7 L1_RAM1-28)
    )
    (net VD1
      (pins L5_VDATA_LATCH1-3 L1_RAM1-14 L4_BUS_DATA1-3)
    )
    (net VA11
      (pins M3_VBUS_HIGH1-15 L3_BUS_A_HIGH1-5 L1_RAM1-25)
    )
    (net VA5
      (pins L1_RAM1-7 L2_BUS_A_LOW1-7 M2_VBUS_LOW1-13)
    )
    (net VA9
      (pins M3_VBUS_HIGH1-17 L3_BUS_A_HIGH1-3 L1_RAM1-26)
    )
    (net "unconnected-(L1_RAM1-NC-Pad1)"
      (pins L1_RAM1-1)
    )
    (net VD4
      (pins L5_VDATA_LATCH1-6 L1_RAM1-18 L4_BUS_DATA1-6)
    )
    (net VA1
      (pins L1_RAM1-11 L2_BUS_A_LOW1-3 M2_VBUS_LOW1-17)
    )
    (net VA14
      (pins M3_VBUS_HIGH1-12 L3_BUS_A_HIGH1-8 L1_RAM1-3)
    )
    (net VA15
      (pins M3_VBUS_HIGH1-11 L3_BUS_A_HIGH1-9 L1_RAM1-31)
    )
    (net VA0
      (pins L1_RAM1-12 L2_BUS_A_LOW1-2 M2_VBUS_LOW1-18)
    )
    (net VD5
      (pins L5_VDATA_LATCH1-7 L1_RAM1-19 L4_BUS_DATA1-7)
    )
    (net VD0
      (pins L5_VDATA_LATCH1-2 L1_RAM1-13 L4_BUS_DATA1-2)
    )
    (net VA4
      (pins L1_RAM1-8 L2_BUS_A_LOW1-6 M2_VBUS_LOW1-14)
    )
    (net VD6
      (pins L5_VDATA_LATCH1-8 L1_RAM1-20 L4_BUS_DATA1-8)
    )
    (net VD3
      (pins L5_VDATA_LATCH1-5 L1_RAM1-17 L4_BUS_DATA1-5)
    )
    (net VA3
      (pins L1_RAM1-9 L2_BUS_A_LOW1-5 M2_VBUS_LOW1-15)
    )
    (net VA6
      (pins L1_RAM1-6 L2_BUS_A_LOW1-8 M2_VBUS_LOW1-12)
    )
    (net VD7
      (pins L5_VDATA_LATCH1-9 L1_RAM1-21 L4_BUS_DATA1-9)
    )
    (net VA2
      (pins L1_RAM1-10 L2_BUS_A_LOW1-4 M2_VBUS_LOW1-16)
    )
    (net VA10
      (pins M3_VBUS_HIGH1-16 L3_BUS_A_HIGH1-4 L1_RAM1-23)
    )
    (net VIDENABLE2
      (pins N2_NOT_SIG1-2 L5_VDATA_LATCH1-11)
    )
    (net VL3
      (pins M4_ROM_FONTS1-9 L5_VDATA_LATCH1-16 U1_VID_SHIFT1-14)
    )
    (net VL2
      (pins M4_ROM_FONTS1-10 L5_VDATA_LATCH1-17 U1_VID_SHIFT1-6)
    )
    (net VL6
      (pins M4_ROM_FONTS1-6 L5_VDATA_LATCH1-13 U1_VID_SHIFT1-4)
    )
    (net VL0
      (pins M4_ROM_FONTS1-12 L5_VDATA_LATCH1-19 V1_PALETTE_LATCH1-9)
    )
    (net VL1
      (pins M4_ROM_FONTS1-11 L5_VDATA_LATCH1-18 U1_VID_SHIFT1-13)
    )
    (net VL7
      (pins M4_ROM_FONTS1-5 L5_VDATA_LATCH1-12 U1_VID_SHIFT1-16)
    )
    (net VL5
      (pins M4_ROM_FONTS1-7 L5_VDATA_LATCH1-14 U1_VID_SHIFT1-15)
    )
    (net VL4
      (pins M4_ROM_FONTS1-8 L5_VDATA_LATCH1-15 U1_VID_SHIFT1-5)
    )
    (net "Net-(LED_DISK1-A)"
      (pins LED_DISK1-2 R3-29 R3-29@1)
    )
    (net "Net-(LED_BANK1-K)"
      (pins R18-1 LED_BANK1-1)
    )
    (net "Net-(LED_BASIC1-K)"
      (pins R21-1 LED_BASIC1-1)
    )
    (net "Net-(LED_DISK1-K)"
      (pins R22-1 LED_DISK1-1)
    )
    (net "Net-(LED_FF1-K)"
      (pins R17-1 LED_FF1-1)
    )
    (net "Net-(LED_FULL1-K)"
      (pins R9-1 LED_FULL1-1)
    )
    (net "Net-(LED_GFX1-K)"
      (pins R7-1 LED_GFX1-1)
    )
    (net "Net-(LED_HGR1-K)"
      (pins R20-1 LED_HGR1-1)
    )
    (net "Net-(LED_LGR1-K)"
      (pins R19-1 LED_LGR1-1)
    )
    (net "Net-(LED_MIX1-K)"
      (pins R10-1 LED_MIX1-1)
    )
    (net "Net-(LED_PG1-K)"
      (pins R11-1 LED_PG1-1)
    )
    (net "Net-(LED_PG2-K)"
      (pins R12-1 LED_PG2-1)
    )
    (net "Net-(LED_RO1-K)"
      (pins R14-1 LED_RO1-1)
    )
    (net "Net-(LED_RRAM1-K)"
      (pins R16-1 LED_RRAM1-1)
    )
    (net "Net-(LED_RROM1-K)"
      (pins R15-1 LED_RROM1-1)
    )
    (net "Net-(LED_RW1-K)"
      (pins R13-1 LED_RW1-1)
    )
    (net "Net-(LED_TEXT1-K)"
      (pins R8-1 LED_TEXT1-1)
    )
    (net TEXTSHIFT
      (pins M1_VID_TXTSHIFT1-6 N7_NOT1-1 O2_ROM_VADDR_LOW1-13)
    )
    (net TD5
      (pins M4_ROM_FONTS1-19 M1_VID_TXTSHIFT1-11 U3_LOWRES_OUT1-7)
    )
    (net LOADSHIFT
      (pins M1_VID_TXTSHIFT1-15 N1_SigLatch1-4)
    )
    (net !TEXTSHIFT
      (pins M1_VID_TXTSHIFT1-9 N7_NOT1-2)
    )
    (net PHI16
      (pins O1_DECODE_SIGS1-23 P2_Clock_Div1-14 M1_VID_TXTSHIFT1-7 V2_PHI16_LATCH1-11)
    )
    (net SHIFT_TXT
      (pins M1_VID_TXTSHIFT1-13 V2_PHI16_LATCH1-2)
    )
    (net TD6
      (pins M4_ROM_FONTS1-20 M1_VID_TXTSHIFT1-12 U3_LOWRES_OUT1-8)
    )
    (net TD1
      (pins M4_ROM_FONTS1-14 M1_VID_TXTSHIFT1-3 U3_LOWRES_OUT1-3)
    )
    (net TD0
      (pins M4_ROM_FONTS1-13 M1_VID_TXTSHIFT1-2 U3_LOWRES_OUT1-2)
    )
    (net TD3
      (pins M4_ROM_FONTS1-17 M1_VID_TXTSHIFT1-5 U3_LOWRES_OUT1-5)
    )
    (net TD4
      (pins M4_ROM_FONTS1-18 M1_VID_TXTSHIFT1-10 U3_LOWRES_OUT1-6)
    )
    (net TD7
      (pins M4_ROM_FONTS1-21 M1_VID_TXTSHIFT1-14 U3_LOWRES_OUT1-9)
    )
    (net TD2
      (pins M4_ROM_FONTS1-15 M1_VID_TXTSHIFT1-4 U3_LOWRES_OUT1-4)
    )
    (net XA4
      (pins N4_ADDR_CNT1-14 M2_VBUS_LOW1-6)
    )
    (net XA6
      (pins N4_ADDR_CNT1-12 M2_VBUS_LOW1-8)
    )
    (net XA0
      (pins N3_ADDR_CNT1-14 M2_VBUS_LOW1-2)
    )
    (net XA2
      (pins N3_ADDR_CNT1-12 M2_VBUS_LOW1-4)
    )
    (net XA1
      (pins N3_ADDR_CNT1-13 M2_VBUS_LOW1-3)
    )
    (net XA5
      (pins N4_ADDR_CNT1-13 M2_VBUS_LOW1-7)
    )
    (net XA7
      (pins N4_ADDR_CNT1-11 M2_VBUS_LOW1-9)
    )
    (net XA3
      (pins N3_ADDR_CNT1-11 M2_VBUS_LOW1-5)
    )
    (net XA14
      (pins M3_VBUS_HIGH1-8 N6_ADDR_CNT1-12)
    )
    (net XA10
      (pins M3_VBUS_HIGH1-4 N5_ADDR_CNT1-12)
    )
    (net XA13
      (pins M3_VBUS_HIGH1-7 N6_ADDR_CNT1-13)
    )
    (net XA15
      (pins M3_VBUS_HIGH1-9 N6_ADDR_CNT1-11)
    )
    (net XA11
      (pins M3_VBUS_HIGH1-5 N5_ADDR_CNT1-11)
    )
    (net XA12
      (pins M3_VBUS_HIGH1-6 N6_ADDR_CNT1-14)
    )
    (net XA8
      (pins M3_VBUS_HIGH1-2 N5_ADDR_CNT1-14)
    )
    (net XA9
      (pins M3_VBUS_HIGH1-3 N5_ADDR_CNT1-13)
    )
    (net VQ1
      (pins O3_ROM_VADDR_HIGH1-11 P6_ROM_VGA1-5 M4_ROM_FONTS1-26 P4_VERT_CNT1-1 O2_ROM_VADDR_LOW1-11)
    )
    (net VQ0
      (pins O3_ROM_VADDR_HIGH1-12 P6_ROM_VGA1-6 M4_ROM_FONTS1-27 P4_VERT_CNT1-15 O2_ROM_VADDR_LOW1-12)
    )
    (net FS0
      (pins J1-1 R44-2 M4_ROM_FONTS1-4)
    )
    (net !LOWSHIFT
      (pins M4_ROM_FONTS1-1 N7_NOT1-6)
    )
    (net FS4
      (pins J1-9 R39-2 M4_ROM_FONTS1-2)
    )
    (net FS2
      (pins J1-5 R32-2 M4_ROM_FONTS1-29)
    )
    (net VQ2
      (pins O3_ROM_VADDR_HIGH1-10 P6_ROM_VGA1-27 M4_ROM_FONTS1-23 P4_VERT_CNT1-2 O2_ROM_VADDR_LOW1-10)
    )
    (net VQ3
      (pins O3_ROM_VADDR_HIGH1-9 P6_ROM_VGA1-26 M4_ROM_FONTS1-25 P4_VERT_CNT1-3 O2_ROM_VADDR_LOW1-9)
    )
    (net FS3
      (pins J1-7 R33-2 M4_ROM_FONTS1-3)
    )
    (net FS5
      (pins J1-11 R40-2 M4_ROM_FONTS1-30)
    )
    (net FS1
      (pins J1-3 R25-2 M4_ROM_FONTS1-28)
    )
    (net S10
      (pins O1_DECODE_SIGS1-11 N1_SigLatch1-2 N1_SigLatch1-3)
    )
    (net S5
      (pins O1_DECODE_SIGS1-6 N1_SigLatch1-10)
    )
    (net "Net-(N1_SigLatch1-4Q)"
      (pins N2_NOT_SIG1-13 N1_SigLatch1-13)
    )
    (net S13
      (pins O1_DECODE_SIGS1-15 N1_SigLatch1-6)
    )
    (net S9
      (pins O1_DECODE_SIGS1-10 N1_SigLatch1-1)
    )
    (net S4
      (pins O1_DECODE_SIGS1-5 N1_SigLatch1-14)
    )
    (net S0
      (pins O1_DECODE_SIGS1-1 N2_NOT_SIG1-5 N1_SigLatch1-11 N1_SigLatch1-12)
    )
    (net S1
      (pins O1_DECODE_SIGS1-2 N1_SigLatch1-15)
    )
    (net S11
      (pins O1_DECODE_SIGS1-13 N1_SigLatch1-5)
    )
    (net GFXLOAD
      (pins N2_NOT_SIG1-6 U3_LOWRES_OUT1-11 U1_VID_SHIFT1-19)
    )
    (net "unconnected-(N2_NOT_SIG1-Pad4)"
      (pins N2_NOT_SIG1-4)
    )
    (net "unconnected-(N2_NOT_SIG1-Pad3)"
      (pins N2_NOT_SIG1-3)
    )
    (net "unconnected-(N2_NOT_SIG1-Pad8)"
      (pins N2_NOT_SIG1-8)
    )
    (net "unconnected-(N2_NOT_SIG1-Pad9)"
      (pins N2_NOT_SIG1-9)
    )
    (net AR3
      (pins N3_ADDR_CNT1-6 O2_ROM_VADDR_LOW1-17)
    )
    (net DISPLAY
      (pins N6_ADDR_CNT1-7 N4_ADDR_CNT1-7 N3_ADDR_CNT1-10 N3_ADDR_CNT1-7 O4_VidSigLatch1-15
        O4_VidSigLatch1-7 N5_ADDR_CNT1-7)
    )
    (net HSYNC
      (pins N6_ADDR_CNT1-9 Y_VGA1-13 N4_ADDR_CNT1-9 N3_ADDR_CNT1-9 O4_VidSigLatch1-17
        N5_ADDR_CNT1-9)
    )
    (net N0C
      (pins N4_ADDR_CNT1-10 N3_ADDR_CNT1-15)
    )
    (net AR5
      (pins N4_ADDR_CNT1-4 O2_ROM_VADDR_LOW1-19)
    )
    (net N1C
      (pins N4_ADDR_CNT1-15 N5_ADDR_CNT1-10)
    )
    (net AR4
      (pins N4_ADDR_CNT1-3 O2_ROM_VADDR_LOW1-18)
    )
    (net AR6
      (pins N4_ADDR_CNT1-5 O2_ROM_VADDR_LOW1-20)
    )
    (net AR7
      (pins N4_ADDR_CNT1-6 O2_ROM_VADDR_LOW1-21)
    )
    (net AR10
      (pins O3_ROM_VADDR_HIGH1-15 N5_ADDR_CNT1-5)
    )
    (net AR8
      (pins O3_ROM_VADDR_HIGH1-13 N5_ADDR_CNT1-3)
    )
    (net AR9
      (pins O3_ROM_VADDR_HIGH1-14 N5_ADDR_CNT1-4)
    )
    (net N2C
      (pins N6_ADDR_CNT1-10 N5_ADDR_CNT1-15)
    )
    (net AR11
      (pins O3_ROM_VADDR_HIGH1-17 N5_ADDR_CNT1-6)
    )
    (net "unconnected-(N6_ADDR_CNT1-TC-Pad15)"
      (pins N6_ADDR_CNT1-15)
    )
    (net AR15
      (pins N6_ADDR_CNT1-6 O3_ROM_VADDR_HIGH1-21)
    )
    (net AR12
      (pins N6_ADDR_CNT1-3 O3_ROM_VADDR_HIGH1-18)
    )
    (net AR13
      (pins N6_ADDR_CNT1-4 O3_ROM_VADDR_HIGH1-19)
    )
    (net AR14
      (pins N6_ADDR_CNT1-5 O3_ROM_VADDR_HIGH1-20)
    )
    (net "unconnected-(N7_NOT1-Pad12)"
      (pins N7_NOT1-12)
    )
    (net DISPLAY2
      (pins O4_VidSigLatch1-14 O4_VidSigLatch1-8 N7_NOT1-9)
    )
    (net "unconnected-(N7_NOT1-Pad13)"
      (pins N7_NOT1-13)
    )
    (net LOWSHIFT
      (pins W7-12 N7_NOT1-5 O2_ROM_VADDR_LOW1-15)
    )
    (net !DISPLAY2
      (pins W7-13 N7_NOT1-8 V2_PHI16_LATCH1-1)
    )
    (net "~{CA7}"
      (pins N7_NOT1-10 T1_VIA1-24)
    )
    (net !GFXSHIFT
      (pins N7_NOT1-4 U1_VID_SHIFT1-9)
    )
    (net GFXSHIFT
      (pins N7_NOT1-3 O2_ROM_VADDR_LOW1-14)
    )
    (net "unconnected-(O1_DECODE_SIGS1-S3-Pad4)"
      (pins O1_DECODE_SIGS1-4)
    )
    (net "unconnected-(O1_DECODE_SIGS1-S6-Pad7)"
      (pins O1_DECODE_SIGS1-7)
    )
    (net PHI4
      (pins O1_DECODE_SIGS1-21 P3_HORIZ_CNT1-13 P2_Clock_Div1-12 O4_VidSigLatch1-11)
    )
    (net "unconnected-(O1_DECODE_SIGS1-S15-Pad17)"
      (pins O1_DECODE_SIGS1-17)
    )
    (net "unconnected-(O1_DECODE_SIGS1-S12-Pad14)"
      (pins O1_DECODE_SIGS1-14)
    )
    (net "unconnected-(O1_DECODE_SIGS1-S7-Pad8)"
      (pins O1_DECODE_SIGS1-8)
    )
    (net PHI8
      (pins O1_DECODE_SIGS1-22 P2_Clock_Div1-13)
    )
    (net "unconnected-(O1_DECODE_SIGS1-S8-Pad9)"
      (pins O1_DECODE_SIGS1-9)
    )
    (net "unconnected-(O1_DECODE_SIGS1-S14-Pad16)"
      (pins O1_DECODE_SIGS1-16)
    )
    (net "unconnected-(O1_DECODE_SIGS1-S2-Pad3)"
      (pins O1_DECODE_SIGS1-3)
    )
    (net VQ4
      (pins O3_ROM_VADDR_HIGH1-8 P6_ROM_VGA1-23 P4_VERT_CNT1-4 O2_ROM_VADDR_LOW1-8)
    )
    (net VQ7
      (pins O3_ROM_VADDR_HIGH1-5 P6_ROM_VGA1-28 P4_VERT_CNT1-7 O2_ROM_VADDR_LOW1-5)
    )
    (net VQ6
      (pins O3_ROM_VADDR_HIGH1-6 P6_ROM_VGA1-4 P4_VERT_CNT1-6 O2_ROM_VADDR_LOW1-6)
    )
    (net VQ5
      (pins O3_ROM_VADDR_HIGH1-7 P6_ROM_VGA1-25 P4_VERT_CNT1-5 O2_ROM_VADDR_LOW1-7)
    )
    (net VQ8
      (pins P5_VERT_CNT1-15 O3_ROM_VADDR_HIGH1-27 P6_ROM_VGA1-29 O2_ROM_VADDR_LOW1-27)
    )
    (net "unconnected-(O4_VidSigLatch1-Q7-Pad12)"
      (pins O4_VidSigLatch1-12)
    )
    (net "Net-(O4_VidSigLatch1-D1)"
      (pins P6_ROM_VGA1-14 O4_VidSigLatch1-3)
    )
    (net "Net-(O4_VidSigLatch1-D2)"
      (pins P6_ROM_VGA1-15 O4_VidSigLatch1-4)
    )
    (net "Net-(O4_VidSigLatch1-D3)"
      (pins P6_ROM_VGA1-17 O4_VidSigLatch1-5)
    )
    (net HRESET
      (pins P4_VERT_CNT1-11 P3_HORIZ_CNT1-10 O4_VidSigLatch1-19)
    )
    (net "Net-(O4_VidSigLatch1-D0)"
      (pins P6_ROM_VGA1-13 O4_VidSigLatch1-2)
    )
    (net DISPLAY3
      (pins U2_PIXEL_LATCH1-6 O4_VidSigLatch1-13 O4_VidSigLatch1-9 U4_ODD_BIT1-1)
    )
    (net "Net-(O4_VidSigLatch1-D4)"
      (pins P6_ROM_VGA1-18 O4_VidSigLatch1-6)
    )
    (net VSYNC
      (pins Y_VGA1-14 O4_VidSigLatch1-16)
    )
    (net VRESET
      (pins P5_VERT_CNT1-10 P4_VERT_CNT1-10 O4_VidSigLatch1-18)
    )
    (net "unconnected-(P1_Clock1-NC-Pad1)"
      (pins P1_Clock1-1)
    )
    (net PHIVGA
      (pins P2_Clock_Div1-2 P1_Clock1-8)
    )
    (net "unconnected-(P2_Clock_Div1-TC-Pad15)"
      (pins P2_Clock_Div1-15)
    )
    (net HQ3
      (pins P6_ROM_VGA1-9 P3_HORIZ_CNT1-3)
    )
    (net HQ2
      (pins P6_ROM_VGA1-10 P3_HORIZ_CNT1-2)
    )
    (net "unconnected-(P3_HORIZ_CNT1-Q7-Pad7)"
      (pins P3_HORIZ_CNT1-7)
    )
    (net HQ0
      (pins P6_ROM_VGA1-12 P3_HORIZ_CNT1-15)
    )
    (net HQ5
      (pins P6_ROM_VGA1-7 P3_HORIZ_CNT1-5)
    )
    (net HQ1
      (pins P6_ROM_VGA1-11 P3_HORIZ_CNT1-1)
    )
    (net "unconnected-(P3_HORIZ_CNT1-~{RCO}-Pad9)"
      (pins P3_HORIZ_CNT1-9)
    )
    (net HQ4
      (pins P6_ROM_VGA1-8 P3_HORIZ_CNT1-4)
    )
    (net "unconnected-(P3_HORIZ_CNT1-Q6-Pad6)"
      (pins P3_HORIZ_CNT1-6)
    )
    (net "Net-(P4_VERT_CNT1-~{RCO})"
      (pins P5_VERT_CNT1-11 P4_VERT_CNT1-9)
    )
    (net "unconnected-(P5_VERT_CNT1-Q5-Pad5)"
      (pins P5_VERT_CNT1-5)
    )
    (net "unconnected-(P5_VERT_CNT1-Q2-Pad2)"
      (pins P5_VERT_CNT1-2)
    )
    (net "unconnected-(P5_VERT_CNT1-Q4-Pad4)"
      (pins P5_VERT_CNT1-4)
    )
    (net "unconnected-(P5_VERT_CNT1-~{RCO}-Pad9)"
      (pins P5_VERT_CNT1-9)
    )
    (net "unconnected-(P5_VERT_CNT1-Q3-Pad3)"
      (pins P5_VERT_CNT1-3)
    )
    (net VQ9
      (pins P5_VERT_CNT1-1 P6_ROM_VGA1-3)
    )
    (net "unconnected-(P5_VERT_CNT1-Q6-Pad6)"
      (pins P5_VERT_CNT1-6)
    )
    (net "unconnected-(P5_VERT_CNT1-Q7-Pad7)"
      (pins P5_VERT_CNT1-7)
    )
    (net "unconnected-(P6_ROM_VGA1-D7-Pad21)"
      (pins P6_ROM_VGA1-21)
    )
    (net "unconnected-(P6_ROM_VGA1-D5-Pad19)"
      (pins P6_ROM_VGA1-19)
    )
    (net "unconnected-(P6_ROM_VGA1-D6-Pad20)"
      (pins P6_ROM_VGA1-20)
    )
    (net "Net-(Q1-Q0)"
      (pins Q2-1 Q1-14)
    )
    (net "unconnected-(Q1-D1-Pad4)"
      (pins Q1-4)
    )
    (net "Net-(Q1-Q2)"
      (pins Q2-5 Q2-4 Q1-12)
    )
    (net "unconnected-(Q1-TC-Pad15)"
      (pins Q1-15)
    )
    (net "unconnected-(Q1-D0-Pad3)"
      (pins Q1-3)
    )
    (net "Net-(Q1-Q1)"
      (pins Q2-2 Q3-3 Q1-13)
    )
    (net "unconnected-(Q1-D3-Pad6)"
      (pins Q1-6)
    )
    (net PHI7
      (pins U2_PIXEL_LATCH1-11 Q3-4 U4_ODD_BIT1-2 Q1-2 U1_VID_SHIFT1-12)
    )
    (net "unconnected-(Q1-Q3-Pad11)"
      (pins Q1-11)
    )
    (net "unconnected-(Q1-D2-Pad5)"
      (pins Q1-5)
    )
    (net "Net-(Q1-~{MR})"
      (pins Q2-6 Q1-1)
    )
    (net "unconnected-(Q2-Pad8)"
      (pins Q2-8)
    )
    (net "Net-(Q3-PC2)"
      (pins Q3-13 Q3-9 R36-1)
    )
    (net "unconnected-(Q3-PCP-Pad1)"
      (pins Q3-1)
    )
    (net "unconnected-(Q3-PC1-Pad2)"
      (pins Q3-2)
    )
    (net "Net-(Q3-R1)"
      (pins Q3-11 R34-1)
    )
    (net "unconnected-(Q3-ZOUT-Pad15)"
      (pins Q3-15)
    )
    (net "unconnected-(Q3-R2-Pad12)"
      (pins Q3-12)
    )
    (net "Net-(Q3-SFout)"
      (pins R35-1 Q3-10)
    )
    (net "unconnected-(R1-Pad11)"
      (pins R1-11)
    )
    (net "unconnected-(R1-Pad13)"
      (pins R1-13)
    )
    (net "unconnected-(R1-Pad8)"
      (pins R1-8)
    )
    (net "unconnected-(R1-Pad12)"
      (pins R1-12)
    )
    (net "Net-(R2-CE)"
      (pins R2-19 R1-3)
    )
    (net "unconnected-(R1-Pad6)"
      (pins R1-6)
    )
    (net "Net-(R3-GPIO14)"
      (pins R3-19 R3-19@1 R1-2)
    )
    (net "unconnected-(R1-Pad9)"
      (pins R1-9)
    )
    (net "unconnected-(R1-Pad10)"
      (pins R1-10)
    )
    (net "unconnected-(R1-Pad5)"
      (pins R1-5)
    )
    (net "unconnected-(R1-Pad4)"
      (pins R1-4)
    )
    (net "Net-(R3-GPIO17)"
      (pins R3-22 R3-22@1 R1-1)
    )
    (net PD7
      (pins R2-9 R3-17 R3-17@1)
    )
    (net PD5
      (pins R2-7 R3-15 R3-15@1)
    )
    (net PD4
      (pins R2-6 R3-14 R3-14@1)
    )
    (net PD1
      (pins R2-3 R3-10 R3-10@1)
    )
    (net PD6
      (pins R2-8 R3-16 R3-16@1)
    )
    (net PD2
      (pins R2-4 R3-11 R3-11@1)
    )
    (net PD3
      (pins R2-5 R3-12 R3-12@1)
    )
    (net PD0
      (pins R2-2 R3-9 R3-9@1)
    )
    (net PCLK
      (pins Y_MICRO_SD2-5 R3-5 R3-5@1)
    )
    (net "unconnected-(R3-GPIO1-Pad2)"
      (pins R3-2@1)
    )
    (net PCS
      (pins Y_MICRO_SD2-2 R3-7 R3-7@1)
    )
    (net MOSI
      (pins Y_MICRO_SD2-3 R3-6 R3-6@1)
    )
    (net MISO
      (pins Y_MICRO_SD2-7 R3-4 R3-4@1)
    )
    (net "unconnected-(R3-VSYS-Pad39)"
      (pins R3-39@1)
    )
    (net "unconnected-(R3-RUN-Pad30)"
      (pins R3-30)
    )
    (net "unconnected-(R3-GPIO26_ADC0-Pad31)"
      (pins R3-31)
    )
    (net "unconnected-(R3-GPIO27_ADC1-Pad32)"
      (pins R3-32@1)
    )
    (net "unconnected-(J_POWER_3-+12V-Pad10)"
      (pins J_POWER_3-10)
    )
    (net "unconnected-(R3-3V3-Pad36)"
      (pins R3-36)
    )
    (net "unconnected-(R3-ADC_VREF-Pad35)"
      (pins R3-35)
    )
    (net "unconnected-(R3-3V3_EN-Pad37)"
      (pins R3-37@1)
    )
    (net "unconnected-(R3-GPIO26_ADC0-Pad31)_1"
      (pins R3-31@1)
    )
    (net "unconnected-(R3-SWDIO-Pad43)"
      (pins R3-43@1)
    )
    (net "unconnected-(R3-3V3_EN-Pad37)_1"
      (pins R3-37)
    )
    (net "unconnected-(R3-SWDIO-Pad43)_1"
      (pins R3-43)
    )
    (net "unconnected-(R3-GPIO27_ADC1-Pad32)_1"
      (pins R3-32)
    )
    (net "unconnected-(R3-VBUS-Pad40)"
      (pins R3-40@1)
    )
    (net "unconnected-(R3-RUN-Pad30)_1"
      (pins R3-30@1)
    )
    (net "unconnected-(J_POWER_3-+12V-Pad10)_1"
      (pins J_POWER_3-11)
    )
    (net "unconnected-(R3-GPIO28_ADC2-Pad34)"
      (pins R3-34@1)
    )
    (net "unconnected-(R3-SWCLK-Pad41)"
      (pins R3-41@1)
    )
    (net "unconnected-(R3-GPIO28_ADC2-Pad34)_1"
      (pins R3-34)
    )
    (net "unconnected-(R3-SWCLK-Pad41)_1"
      (pins R3-41)
    )
    (net "unconnected-(R3-ADC_VREF-Pad35)_1"
      (pins R3-35@1)
    )
    (net "unconnected-(R3-GPIO1-Pad2)_1"
      (pins R3-2)
    )
    (net "unconnected-(R3-VBUS-Pad40)_1"
      (pins R3-40)
    )
    (net "unconnected-(R3-VSYS-Pad39)_1"
      (pins R3-39)
    )
    (net "Net-(R_BLUE_220-Pad2)"
      (pins R_BLUE_500-2 R_BLUE_220-2 Y_VGA1-3)
    )
    (net SHIFT_TXT2
      (pins W7-5 V2_PHI16_LATCH1-18 R_DOWN1-1)
    )
    (net "Net-(R_GREEN_220-Pad2)"
      (pins R_GREEN_500-2 R_GREEN_220-2 Y_VGA1-2)
    )
    (net "Net-(R_RED_220-Pad2)"
      (pins R_RED_500-2 R_RED_220-2 Y_VGA1-1)
    )
    (net R2
      (pins R_RED_500-1 U3_LOWRES_OUT1-19)
    )
    (net "unconnected-(S1-IOA0-Pad21)"
      (pins S1-21)
    )
    (net "unconnected-(S1-N.C.-Pad2)"
      (pins S1-2)
    )
    (net "unconnected-(S1-N.C.-Pad5)"
      (pins S1-5)
    )
    (net "unconnected-(S1-IOB2-Pad11)"
      (pins S1-11)
    )
    (net "Net-(S1-DA6)"
      (pins S1-31 T1_VIA1-8)
    )
    (net "Net-(S1-DA0)"
      (pins S1-37 T1_VIA1-2)
    )
    (net "unconnected-(S1-IOB1-Pad12)"
      (pins S1-12)
    )
    (net "unconnected-(S1-IOA7-Pad14)"
      (pins S1-14)
    )
    (net "unconnected-(S1-IOA3-Pad18)"
      (pins S1-18)
    )
    (net "unconnected-(S1-IOA5-Pad16)"
      (pins S1-16)
    )
    (net "Net-(S1-DA1)"
      (pins S1-36 T1_VIA1-3)
    )
    (net "Net-(S1-BDIR)"
      (pins S1-27 T1_VIA1-11)
    )
    (net "unconnected-(S1-IOB4-Pad9)"
      (pins S1-9)
    )
    (net "unconnected-(S1-IOB5-Pad8)"
      (pins S1-8)
    )
    (net "Net-(S1-~{RESET})"
      (pins S1-23 T1_VIA1-12)
    )
    (net "unconnected-(S1-Test2-Pad26)"
      (pins S1-26)
    )
    (net "unconnected-(S1-IOB3-Pad10)"
      (pins S1-10)
    )
    (net "unconnected-(S1-IOA6-Pad15)"
      (pins S1-15)
    )
    (net "unconnected-(S1-IOA1-Pad20)"
      (pins S1-20)
    )
    (net "Net-(S1-DA2)"
      (pins S1-35 T1_VIA1-4)
    )
    (net "Net-(S1-DA7)"
      (pins S1-30 T1_VIA1-9)
    )
    (net "Net-(S1-DA3)"
      (pins S1-34 T1_VIA1-5)
    )
    (net "unconnected-(S1-IOB6-Pad7)"
      (pins S1-7)
    )
    (net "Net-(S1-DA5)"
      (pins S1-32 T1_VIA1-7)
    )
    (net "unconnected-(S1-IOA4-Pad17)"
      (pins S1-17)
    )
    (net "unconnected-(S1-IOB7-Pad6)"
      (pins S1-6)
    )
    (net "unconnected-(S1-IOB0-Pad13)"
      (pins S1-13)
    )
    (net "Net-(S1-BC1)"
      (pins S1-29 T1_VIA1-10)
    )
    (net "unconnected-(S1-IOA2-Pad19)"
      (pins S1-19)
    )
    (net "unconnected-(S1-Test1-Pad39)"
      (pins S1-39)
    )
    (net "Net-(S1-DA4)"
      (pins S1-33 T1_VIA1-6)
    )
    (net "unconnected-(S2-IOA5-Pad16)"
      (pins S2-16)
    )
    (net "unconnected-(S2-Test2-Pad26)"
      (pins S2-26)
    )
    (net "Net-(S2-DA3)"
      (pins T2_VIA1-5 S2-34)
    )
    (net "unconnected-(S2-IOA4-Pad17)"
      (pins S2-17)
    )
    (net "Net-(S2-~{RESET})"
      (pins T2_VIA1-12 S2-23)
    )
    (net "Net-(S2-BDIR)"
      (pins T2_VIA1-11 S2-27)
    )
    (net "Net-(S2-DA6)"
      (pins T2_VIA1-8 S2-31)
    )
    (net "Net-(S2-BC1)"
      (pins T2_VIA1-10 S2-29)
    )
    (net "Net-(S2-DA2)"
      (pins T2_VIA1-4 S2-35)
    )
    (net "unconnected-(S2-N.C.-Pad2)"
      (pins S2-2)
    )
    (net "unconnected-(S2-IOA7-Pad14)"
      (pins S2-14)
    )
    (net "unconnected-(S2-Test1-Pad39)"
      (pins S2-39)
    )
    (net "unconnected-(S2-IOB2-Pad11)"
      (pins S2-11)
    )
    (net "unconnected-(S2-N.C.-Pad5)"
      (pins S2-5)
    )
    (net "unconnected-(S2-IOA1-Pad20)"
      (pins S2-20)
    )
    (net "Net-(S2-DA0)"
      (pins T2_VIA1-2 S2-37)
    )
    (net "unconnected-(S2-IOA0-Pad21)"
      (pins S2-21)
    )
    (net "unconnected-(S2-IOB6-Pad7)"
      (pins S2-7)
    )
    (net "unconnected-(S2-IOB1-Pad12)"
      (pins S2-12)
    )
    (net "unconnected-(S2-IOA6-Pad15)"
      (pins S2-15)
    )
    (net "unconnected-(S2-IOB0-Pad13)"
      (pins S2-13)
    )
    (net "unconnected-(S2-IOA2-Pad19)"
      (pins S2-19)
    )
    (net "unconnected-(S2-IOB7-Pad6)"
      (pins S2-6)
    )
    (net "Net-(S2-DA4)"
      (pins T2_VIA1-6 S2-33)
    )
    (net "unconnected-(S2-IOB3-Pad10)"
      (pins S2-10)
    )
    (net "Net-(S2-DA1)"
      (pins T2_VIA1-3 S2-36)
    )
    (net "unconnected-(S2-IOA3-Pad18)"
      (pins S2-18)
    )
    (net "Net-(S2-DA5)"
      (pins T2_VIA1-7 S2-32)
    )
    (net "unconnected-(S2-IOB5-Pad8)"
      (pins S2-8)
    )
    (net "unconnected-(S2-IOB4-Pad9)"
      (pins S2-9)
    )
    (net "Net-(S2-DA7)"
      (pins T2_VIA1-9 S2-30)
    )
    (net "unconnected-(T1_VIA1-PB3-Pad13)"
      (pins T1_VIA1-13)
    )
    (net "unconnected-(T1_VIA1-CA1-Pad40)"
      (pins T1_VIA1-40)
    )
    (net "unconnected-(T1_VIA1-PB4-Pad14)"
      (pins T1_VIA1-14)
    )
    (net "unconnected-(T1_VIA1-CB2-Pad19)"
      (pins T1_VIA1-19)
    )
    (net "unconnected-(T1_VIA1-PB6-Pad16)"
      (pins T1_VIA1-16)
    )
    (net "unconnected-(T1_VIA1-CA2-Pad39)"
      (pins T1_VIA1-39)
    )
    (net "unconnected-(T1_VIA1-CB1-Pad18)"
      (pins T1_VIA1-18)
    )
    (net "unconnected-(T1_VIA1-PB7-Pad17)"
      (pins T1_VIA1-17)
    )
    (net "unconnected-(T1_VIA1-PB5-Pad15)"
      (pins T1_VIA1-15)
    )
    (net "unconnected-(T2_VIA1-PB4-Pad14)"
      (pins T2_VIA1-14)
    )
    (net "unconnected-(T2_VIA1-CB1-Pad18)"
      (pins T2_VIA1-18)
    )
    (net "unconnected-(T2_VIA1-CB2-Pad19)"
      (pins T2_VIA1-19)
    )
    (net "unconnected-(T2_VIA1-PB7-Pad17)"
      (pins T2_VIA1-17)
    )
    (net "unconnected-(T2_VIA1-CA2-Pad39)"
      (pins T2_VIA1-39)
    )
    (net "unconnected-(T2_VIA1-PB5-Pad15)"
      (pins T2_VIA1-15)
    )
    (net "unconnected-(T2_VIA1-PB6-Pad16)"
      (pins T2_VIA1-16)
    )
    (net "unconnected-(T2_VIA1-PB3-Pad13)"
      (pins T2_VIA1-13)
    )
    (net "unconnected-(T2_VIA1-CA1-Pad40)"
      (pins T2_VIA1-40)
    )
    (net "unconnected-(U1_VID_SHIFT1-IO0-Pad7)"
      (pins U1_VID_SHIFT1-7)
    )
    (net "Net-(U1_VID_SHIFT1-Q7)"
      (pins U2_PIXEL_LATCH1-3 U1_VID_SHIFT1-17)
    )
    (net "unconnected-(U1_VID_SHIFT1-Q0-Pad8)"
      (pins U1_VID_SHIFT1-8)
    )
    (net CurrPix
      (pins U2_PIXEL_LATCH1-18 U2_PIXEL_LATCH1-4 W1-2)
    )
    (net "unconnected-(U2_PIXEL_LATCH1-Q5-Pad14)"
      (pins U2_PIXEL_LATCH1-14)
    )
    (net PrevPix
      (pins U2_PIXEL_LATCH1-17 W1-5)
    )
    (net "unconnected-(U2_PIXEL_LATCH1-Q6-Pad13)"
      (pins U2_PIXEL_LATCH1-13)
    )
    (net OddBit2
      (pins U2_PIXEL_LATCH1-16 W1-9)
    )
    (net "unconnected-(U2_PIXEL_LATCH1-Q7-Pad12)"
      (pins U2_PIXEL_LATCH1-12)
    )
    (net OddBit1
      (pins U2_PIXEL_LATCH1-5 U4_ODD_BIT1-14)
    )
    (net Palette
      (pins W5-13 W5-2 U2_PIXEL_LATCH1-19 W2-5)
    )
    (net DISP3OUT
      (pins U2_PIXEL_LATCH1-15 W1-4 W1-1)
    )
    (net PAL_IN
      (pins U2_PIXEL_LATCH1-2 V1_PALETTE_LATCH1-12)
    )
    (net LOWOUT
      (pins W7-11 U3_LOWRES_OUT1-1)
    )
    (net "unconnected-(U3_LOWRES_OUT1-Q6-Pad13)"
      (pins U3_LOWRES_OUT1-13)
    )
    (net "unconnected-(U3_LOWRES_OUT1-Q7-Pad12)"
      (pins U3_LOWRES_OUT1-12)
    )
    (net "unconnected-(U4_ODD_BIT1-Q2-Pad12)"
      (pins U4_ODD_BIT1-12)
    )
    (net "unconnected-(U4_ODD_BIT1-TC-Pad15)"
      (pins U4_ODD_BIT1-15)
    )
    (net "unconnected-(U4_ODD_BIT1-Q1-Pad13)"
      (pins U4_ODD_BIT1-13)
    )
    (net "unconnected-(U4_ODD_BIT1-Q3-Pad11)"
      (pins U4_ODD_BIT1-11)
    )
    (net "unconnected-(V1_PALETTE_LATCH1-D4-Pad6)"
      (pins V1_PALETTE_LATCH1-6)
    )
    (net "unconnected-(V1_PALETTE_LATCH1-Q6-Pad13)"
      (pins V1_PALETTE_LATCH1-13)
    )
    (net "unconnected-(V1_PALETTE_LATCH1-D2-Pad4)"
      (pins V1_PALETTE_LATCH1-4)
    )
    (net "unconnected-(V1_PALETTE_LATCH1-Q2-Pad17)"
      (pins V1_PALETTE_LATCH1-17)
    )
    (net "unconnected-(V1_PALETTE_LATCH1-D6-Pad8)"
      (pins V1_PALETTE_LATCH1-8)
    )
    (net "unconnected-(V1_PALETTE_LATCH1-Q0-Pad19)"
      (pins V1_PALETTE_LATCH1-19)
    )
    (net "unconnected-(V1_PALETTE_LATCH1-Q1-Pad18)"
      (pins V1_PALETTE_LATCH1-18)
    )
    (net "unconnected-(V1_PALETTE_LATCH1-Q3-Pad16)"
      (pins V1_PALETTE_LATCH1-16)
    )
    (net "unconnected-(V1_PALETTE_LATCH1-D0-Pad2)"
      (pins V1_PALETTE_LATCH1-2)
    )
    (net "unconnected-(V1_PALETTE_LATCH1-Q4-Pad15)"
      (pins V1_PALETTE_LATCH1-15)
    )
    (net "unconnected-(V1_PALETTE_LATCH1-D5-Pad7)"
      (pins V1_PALETTE_LATCH1-7)
    )
    (net "unconnected-(V1_PALETTE_LATCH1-D3-Pad5)"
      (pins V1_PALETTE_LATCH1-5)
    )
    (net "unconnected-(V1_PALETTE_LATCH1-D1-Pad3)"
      (pins V1_PALETTE_LATCH1-3)
    )
    (net "unconnected-(V1_PALETTE_LATCH1-Q5-Pad14)"
      (pins V1_PALETTE_LATCH1-14)
    )
    (net "unconnected-(V2_PHI16_LATCH1-Q7-Pad12)"
      (pins V2_PHI16_LATCH1-12)
    )
    (net "unconnected-(V2_PHI16_LATCH1-Q6-Pad13)"
      (pins V2_PHI16_LATCH1-13)
    )
    (net "unconnected-(V2_PHI16_LATCH1-Q4-Pad15)"
      (pins V2_PHI16_LATCH1-15)
    )
    (net "unconnected-(V2_PHI16_LATCH1-D7-Pad9)"
      (pins V2_PHI16_LATCH1-9)
    )
    (net ST1
      (pins V2_PHI16_LATCH1-19 V2_PHI16_LATCH1-3)
    )
    (net "unconnected-(V2_PHI16_LATCH1-Q2-Pad17)"
      (pins V2_PHI16_LATCH1-17)
    )
    (net "unconnected-(V2_PHI16_LATCH1-D6-Pad8)"
      (pins V2_PHI16_LATCH1-8)
    )
    (net "unconnected-(V2_PHI16_LATCH1-D3-Pad5)"
      (pins V2_PHI16_LATCH1-5)
    )
    (net "unconnected-(V2_PHI16_LATCH1-Q3-Pad16)"
      (pins V2_PHI16_LATCH1-16)
    )
    (net "unconnected-(V2_PHI16_LATCH1-D2-Pad4)"
      (pins V2_PHI16_LATCH1-4)
    )
    (net "unconnected-(V2_PHI16_LATCH1-D5-Pad7)"
      (pins V2_PHI16_LATCH1-7)
    )
    (net "unconnected-(V2_PHI16_LATCH1-Q5-Pad14)"
      (pins V2_PHI16_LATCH1-14)
    )
    (net "unconnected-(V2_PHI16_LATCH1-D4-Pad6)"
      (pins V2_PHI16_LATCH1-6)
    )
    (net "Net-(W1-Pad6)"
      (pins W3-9 W3-5 W1-6 W2-3)
    )
    (net "unconnected-(W1-Pad11)"
      (pins W1-11)
    )
    (net "Net-(W1-Pad3)"
      (pins W3-4 W3-1 W1-3 W2-1)
    )
    (net "unconnected-(W1-Pad13)"
      (pins W1-13)
    )
    (net "Net-(W1-Pad10)"
      (pins W4-3 W1-10)
    )
    (net "unconnected-(W1-Pad12)"
      (pins W1-12)
    )
    (net "Net-(W1-Pad8)"
      (pins W4-9 W4-5 W1-8)
    )
    (net "Net-(W2-Pad4)"
      (pins W3-2 W2-4)
    )
    (net "unconnected-(W2-Pad13)"
      (pins W2-13)
    )
    (net "unconnected-(W2-Pad9)"
      (pins W2-9)
    )
    (net "Net-(W2-Pad6)"
      (pins W5-9 W5-5 W2-6)
    )
    (net "unconnected-(W2-Pad10)"
      (pins W2-10)
    )
    (net "unconnected-(W2-Pad12)"
      (pins W2-12)
    )
    (net "Net-(W2-Pad2)"
      (pins W3-10 W2-2)
    )
    (net "unconnected-(W2-Pad11)"
      (pins W2-11)
    )
    (net "unconnected-(W2-Pad8)"
      (pins W2-8)
    )
    (net "Net-(W3-Pad3)"
      (pins W4-4 W4-1 W3-3)
    )
    (net "unconnected-(W3-Pad13)"
      (pins W3-13)
    )
    (net WHITE
      (pins W7-4 W3-6)
    )
    (net "unconnected-(W3-Pad12)"
      (pins W3-12)
    )
    (net "Net-(W3-Pad8)"
      (pins W4-10 W4-2 W3-8)
    )
    (net "unconnected-(W3-Pad11)"
      (pins W3-11)
    )
    (net "unconnected-(W4-Pad11)"
      (pins W4-11)
    )
    (net "Net-(W4-Pad6)"
      (pins W4-6 W5-4 W5-1)
    )
    (net "unconnected-(W4-Pad13)"
      (pins W4-13)
    )
    (net "Net-(W4-Pad8)"
      (pins W4-8 W5-12 W5-10)
    )
    (net "unconnected-(W4-Pad12)"
      (pins W4-12)
    )
    (net ORANGE
      (pins W6-4 W6-1 W5-3)
    )
    (net VIOLET
      (pins W6-13 W6-2 W5-8)
    )
    (net CYAN
      (pins W7-1 W6-12 W6-10 W5-11)
    )
    (net GREEN
      (pins W8-10 W6-5 W5-6)
    )
    (net "Net-(W6-Pad3)"
      (pins W7-10 W6-9 W6-3)
    )
    (net "Net-(W6-Pad6)"
      (pins W7-2 W6-6)
    )
    (net "Net-(W6-Pad11)"
      (pins W8-1 W6-11)
    )
    (net "Net-(W6-Pad8)"
      (pins W8-12 W6-8)
    )
    (net "Net-(W7-Pad6)"
      (pins W8-13 W8-9 W8-5 W8-2 W7-9 W7-6)
    )
    (net "Net-(W7-Pad3)"
      (pins W8-4 W7-3)
    )
    (net "unconnected-(Y_MICRO_SD1-DAT2-Pad1)"
      (pins Y_MICRO_SD1-1)
    )
    (net "unconnected-(Y_MICRO_SD1-DAT1-Pad8)"
      (pins Y_MICRO_SD1-8)
    )
    (net "unconnected-(Y_MICRO_SD2-DAT1-Pad8)"
      (pins Y_MICRO_SD2-8)
    )
    (net "unconnected-(Y_MICRO_SD2-DAT2-Pad1)"
      (pins Y_MICRO_SD2-1)
    )
    (net "unconnected-(Y_PS2_KB1-Pad6)"
      (pins Y_PS2_KB1-6)
    )
    (net "unconnected-(Y_PS2_KB1-Pad2)"
      (pins Y_PS2_KB1-2)
    )
    (net "unconnected-(Y_PS2_MOUSE1-Pad6)"
      (pins Y_PS2_MOUSE1-6)
    )
    (net "unconnected-(Y_PS2_MOUSE1-Pad2)"
      (pins Y_PS2_MOUSE1-2)
    )
    (net "unconnected-(Y_SNES_1-NC-Pad6)"
      (pins Y_SNES_1-6)
    )
    (net "unconnected-(Y_SNES_1-NC-Pad5)"
      (pins Y_SNES_1-5)
    )
    (net "unconnected-(Y_SNES_2-NC-Pad6)"
      (pins Y_SNES_2-6)
    )
    (net "unconnected-(Y_SNES_2-NC-Pad5)"
      (pins Y_SNES_2-5)
    )
    (net "unconnected-(Y_VGA1-Pad15)"
      (pins Y_VGA1-15)
    )
    (net "unconnected-(Y_VGA1-Pad12)"
      (pins Y_VGA1-12)
    )
    (net "unconnected-(Y_VGA1-Pad4)"
      (pins Y_VGA1-4)
    )
    (net "unconnected-(Y_VGA1-Pad9)"
      (pins Y_VGA1-9)
    )
    (net "unconnected-(Y_VGA1-Pad11)"
      (pins Y_VGA1-11)
    )
    (net "unconnected-(R3-3V3-Pad36)_1"
      (pins R3-36@1)
    )
    (net ROM3
      (pins J1-17 R43-2 K2_ROM1-2)
    )
    (net "unconnected-(J3_DEV_DECODE1-S3-Pad4)"
      (pins J3_DEV_DECODE1-4)
    )
    (net "Net-(C49-Pad2)"
      (pins C49-2 J3-B1)
    )
    (net "Net-(C51-Pad2)"
      (pins C51-2 J3-B2)
    )
    (net BEEP
      (pins J_BEEP1-1 F4-9 J3-A2 J3-A1)
    )
    (net "Net-(J_POWER_2-Pin_1)"
      (pins R_POWER1-1 J_POWER_2-1)
    )
    (class kicad_default "" !CA12 !CA12&!CA13 !CA13 !DISPLAY2 !GFXSHIFT !LOWSHIFT
      !PHI2 "!R~{W}" !TEXTSHIFT !VIDENABLE 3.3V A13|A12 A16 AR10 AR11 AR12
      AR13 AR14 AR15 AR3 AR4 AR5 AR6 AR7 AR8 AR9 B1 B2 BB BEEP BSS C010 C030
      C070 C6XX CA0 CA1 CA10 CA10|CA11 CA11 CA12 CA13 CA14 CA14&CA15 CA15
      CA2 CA3 CA4 CA5 CA6 CA7 CA8 CA9 CD0 CD1 CD2 CD3 CD4 CD5 CD6 CD7 CLK_KB
      CLK_MOUSE CYAN CurrPix DATA_KB DATA_MOUSE DISKSS DISP3OUT DISPLAY DISPLAY2
      DISPLAY3 DXXX FF FS0 FS1 FS2 FS3 FS4 FS5 FULLMODE G1 G2 GC_CLOCK GC_DATA1
      GC_DATA2 GC_LATCH GFXLOAD GFXMODE GFXSHIFT GFXSS GND GREEN HGR_B1 HGR_B2
      HGR_G1 HGR_G2 HGR_R1 HIRES HQ0 HQ1 HQ2 HQ3 HQ4 HQ5 HRESET HSYNC LOADSHIFT
      LORES LOW0 LOWOUT LOWSHIFT MISO MIXEDMODE MOSI N0C N1C N2C NOWRITE "Net-(A1-Pad10)"
      "Net-(A1-Pad12)" "Net-(A1-Pad3)" "Net-(A1-Pad6)" "Net-(A1-Pad8)" "Net-(A1-Pad9)"
      "Net-(A2-Pad5)" "Net-(A2-Pad6)" "Net-(A5-Pad1)" "Net-(B1-Pad1)" "Net-(B1-Pad11)"
      "Net-(B1-Pad8)" "Net-(B2-Pad2)" "Net-(B3-Pad1)" "Net-(B3-Pad12)" "Net-(B3-Pad13)"
      "Net-(B3-Pad2)" "Net-(B4-Pad13)" "Net-(B5-Pad3)" "Net-(C1-Pad10)" "Net-(C1-Pad12)"
      "Net-(C4-Pad1)" "Net-(C48-Pad2)" "Net-(C49-Pad2)" "Net-(C50-Pad2)" "Net-(C51-Pad2)"
      "Net-(D1-Pad1)" "Net-(D10-A)" "Net-(D10-K)" "Net-(D11-A)" "Net-(D12-A)"
      "Net-(D2-Pad10)" "Net-(D2-Pad6)" "Net-(D2-Pad8)" "Net-(D4-Pad3)" "Net-(D7-A)"
      "Net-(D7-K)" "Net-(D8-A)" "Net-(D9-A)" "Net-(E1-Pad11)" "Net-(E1-Pad12)"
      "Net-(E1-Pad2)" "Net-(E1-Pad3)" "Net-(E1-Pad5)" "Net-(E1-Pad6)" "Net-(E1-Pad8)"
      "Net-(E1-Pad9)" "Net-(E3-Pad13)" "Net-(E3-Pad2)" "Net-(E3-Pad5)" "Net-(E3-Pad9)"
      "Net-(E5-Pad11)" "Net-(E5-Pad3)" "Net-(E5-Pad6)" "Net-(E5-Pad8)" "Net-(F1-Pad11)"
      "Net-(F2-Pad8)" "Net-(F3A-C)" "Net-(F3A-~{R})" "Net-(F3B-J)" "Net-(F3B-K)"
      "Net-(F4A-J)" "Net-(F5-Pad10)" "Net-(F5-Pad8)" "Net-(F6-Pad1)" "Net-(F6-Pad10)"
      "Net-(F6-Pad5)" "Net-(H1_LEVEL_SHIFT1-A1)" "Net-(H1_LEVEL_SHIFT1-A2)"
      "Net-(H1_LEVEL_SHIFT1-A3)" "Net-(H1_LEVEL_SHIFT1-A4)" "Net-(H1_LEVEL_SHIFT1-B1)"
      "Net-(H1_LEVEL_SHIFT1-B2)" "Net-(H1_LEVEL_SHIFT1-B3)" "Net-(H1_LEVEL_SHIFT1-B4)"
      "Net-(H2_ACIA_CLK1-OUT)" "Net-(J1_AND1-Pad12)" "Net-(J1_AND1-Pad3)"
      "Net-(J_POWER_1-Pin_2)" "Net-(J_POWER_2-Pin_1)" "Net-(K1_CPU1-BE)" "Net-(K1_CPU1-~{SO})"
      "Net-(LED_BANK1-K)" "Net-(LED_BASIC1-K)" "Net-(LED_DISK1-A)" "Net-(LED_DISK1-K)"
      "Net-(LED_FF1-K)" "Net-(LED_FULL1-K)" "Net-(LED_GFX1-K)" "Net-(LED_HGR1-K)"
      "Net-(LED_LGR1-K)" "Net-(LED_MIX1-K)" "Net-(LED_PG1-K)" "Net-(LED_PG2-K)"
      "Net-(LED_RO1-K)" "Net-(LED_RRAM1-K)" "Net-(LED_RROM1-K)" "Net-(LED_RW1-K)"
      "Net-(LED_TEXT1-K)" "Net-(N1_SigLatch1-4Q)" "Net-(O4_VidSigLatch1-D0)"
      "Net-(O4_VidSigLatch1-D1)" "Net-(O4_VidSigLatch1-D2)" "Net-(O4_VidSigLatch1-D3)"
      "Net-(O4_VidSigLatch1-D4)" "Net-(P4_VERT_CNT1-~{RCO})" "Net-(Q1-Q0)"
      "Net-(Q1-Q1)" "Net-(Q1-Q2)" "Net-(Q1-~{MR})" "Net-(Q3-C1)" "Net-(Q3-C2)"
      "Net-(Q3-PC2)" "Net-(Q3-R1)" "Net-(Q3-SFout)" "Net-(R2-CE)" "Net-(R3-GPIO14)"
      "Net-(R3-GPIO17)" "Net-(R_BLUE_220-Pad2)" "Net-(R_GREEN_220-Pad2)" "Net-(R_RED_220-Pad2)"
      "Net-(S1-BC1)" "Net-(S1-BDIR)" "Net-(S1-DA0)" "Net-(S1-DA1)" "Net-(S1-DA2)"
      "Net-(S1-DA3)" "Net-(S1-DA4)" "Net-(S1-DA5)" "Net-(S1-DA6)" "Net-(S1-DA7)"
      "Net-(S1-~{RESET})" "Net-(S2-BC1)" "Net-(S2-BDIR)" "Net-(S2-DA0)" "Net-(S2-DA1)"
      "Net-(S2-DA2)" "Net-(S2-DA3)" "Net-(S2-DA4)" "Net-(S2-DA5)" "Net-(S2-DA6)"
      "Net-(S2-DA7)" "Net-(S2-~{RESET})" "Net-(U1_VID_SHIFT1-Q7)" "Net-(W1-Pad10)"
      "Net-(W1-Pad3)" "Net-(W1-Pad6)" "Net-(W1-Pad8)" "Net-(W2-Pad2)" "Net-(W2-Pad4)"
      "Net-(W2-Pad6)" "Net-(W3-Pad3)" "Net-(W3-Pad8)" "Net-(W4-Pad6)" "Net-(W4-Pad8)"
      "Net-(W6-Pad11)" "Net-(W6-Pad3)" "Net-(W6-Pad6)" "Net-(W6-Pad8)" "Net-(W7-Pad3)"
      "Net-(W7-Pad6)" ORANGE OddBit1 OddBit2 PAGE1 PAGE2 PAL_IN PCLK PCS PD0
      PD1 PD2 PD3 PD4 PD5 PD6 PD7 PHI16 PHI2 PHI4 PHI7 PHI8 PHIVGA Palette
      PrevPix R1 R2 RAMREAD RAMWRITE READY ROM1 ROM2 ROM3 ROMREAD RXD "R~{W}"
      S0 S1 S10 S11 S13 S4 S5 S9 SHIFT_TXT SHIFT_TXT2 SS SS_WRITE_SIGNAL ST1
      TD0 TD1 TD2 TD3 TD4 TD5 TD6 TD7 TEXTMODE TEXTSHIFT TXD V1_A0 V1_B2 V1_B3
      VA0 VA1 VA10 VA11 VA12 VA13 VA14 VA15 VA2 VA3 VA4 VA5 VA6 VA7 VA8 VA9
      VCC VD0 VD1 VD2 VD3 VD4 VD5 VD6 VD7 VIDBUS VIDENABLE VIDENABLE2 VIOLET
      VL0 VL1 VL2 VL3 VL4 VL5 VL6 VL7 VQ0 VQ1 VQ2 VQ3 VQ4 VQ5 VQ6 VQ7 VQ8
      VQ9 VRESET VSYNC WHITE X0XX XA0 XA1 XA10 XA11 XA12 XA13 XA14 XA15 XA2
      XA3 XA4 XA5 XA6 XA7 XA8 XA9 XX0X XX1X XX3X XX5X XX7X XX8X XXEX XXX0
      XXX1 XXX2 XXX3 XXX4 XXX5 XXX6 XXX7 XXX8 XXX9 XXXA XXXB "unconnected-(A3-Pad10)"
      "unconnected-(A3-Pad4)" "unconnected-(A3-Pad5)" "unconnected-(A3-Pad6)"
      "unconnected-(A3-Pad8)" "unconnected-(A3-Pad9)" "unconnected-(A4-Pad10)"
      "unconnected-(A4-Pad4)" "unconnected-(A4-Pad5)" "unconnected-(A4-Pad6)"
      "unconnected-(A4-Pad8)" "unconnected-(A4-Pad9)" "unconnected-(A5-Pad10)"
      "unconnected-(A5-Pad8)" "unconnected-(A5-Pad9)" "unconnected-(B1-Pad4)"
      "unconnected-(B1-Pad5)" "unconnected-(B1-Pad6)" "unconnected-(B2-Pad10)"
      "unconnected-(B2-Pad11)" "unconnected-(B2-Pad12)" "unconnected-(B2-Pad13)"
      "unconnected-(B2-Pad8)" "unconnected-(B2-Pad9)" "unconnected-(B5-Pad4)"
      "unconnected-(B5-Pad5)" "unconnected-(B5-Pad6)" "unconnected-(B6-Pad1)"
      "unconnected-(B6-Pad10)" "unconnected-(B6-Pad11)" "unconnected-(B6-Pad12)"
      "unconnected-(B6-Pad13)" "unconnected-(B6-Pad2)" "unconnected-(B7-Pad1)"
      "unconnected-(B7-Pad10)" "unconnected-(B7-Pad2)" "unconnected-(B7-Pad3)"
      "unconnected-(B7-Pad8)" "unconnected-(B7-Pad9)" "unconnected-(C1-Pad4)"
      "unconnected-(C1-Pad5)" "unconnected-(C1-Pad6)" "unconnected-(C2-Pad3)"
      "unconnected-(C2-Pad4)" "unconnected-(C2-Pad5)" "unconnected-(C2-Pad6)"
      "unconnected-(C5-Pad1)" "unconnected-(C5-Pad10)" "unconnected-(C5-Pad2)"
      "unconnected-(C5-Pad3)" "unconnected-(C5-Pad4)" "unconnected-(C5-Pad5)"
      "unconnected-(C5-Pad6)" "unconnected-(C5-Pad8)" "unconnected-(C5-Pad9)"
      "unconnected-(D3-Pad10)" "unconnected-(D3-Pad11)" "unconnected-(D3-Pad12)"
      "unconnected-(D3-Pad13)" "unconnected-(D3-Pad8)" "unconnected-(D3-Pad9)"
      "unconnected-(D4-Pad11)" "unconnected-(D4-Pad12)" "unconnected-(D4-Pad13)"
      "unconnected-(D5-S12-Pad14)" "unconnected-(D5-S13-Pad15)" "unconnected-(D5-S14-Pad16)"
      "unconnected-(D5-S15-Pad17)" "unconnected-(D6-S10-Pad11)" "unconnected-(D6-S11-Pad13)"
      "unconnected-(D6-S12-Pad14)" "unconnected-(D6-S13-Pad15)" "unconnected-(D6-S15-Pad17)"
      "unconnected-(D6-S2-Pad3)" "unconnected-(D6-S4-Pad5)" "unconnected-(D6-S6-Pad7)"
      "unconnected-(D6-S9-Pad10)" "unconnected-(F2-Pad1)" "unconnected-(F2-Pad11)"
      "unconnected-(F2-Pad12)" "unconnected-(F2-Pad13)" "unconnected-(F2-Pad2)"
      "unconnected-(F2-Pad3)" "unconnected-(F2-Pad4)" "unconnected-(F2-Pad5)"
      "unconnected-(F2-Pad6)" "unconnected-(F4A-~{Q}-Pad6)" "unconnected-(F4B-~{Q}-Pad7)"
      "unconnected-(F5-Pad3)" "unconnected-(F5-Pad4)" "unconnected-(F5-Pad5)"
      "unconnected-(F5-Pad6)" "unconnected-(F7-Pad1)" "unconnected-(F7-Pad10)"
      "unconnected-(F7-Pad2)" "unconnected-(F7-Pad3)" "unconnected-(F7-Pad4)"
      "unconnected-(F7-Pad5)" "unconnected-(F7-Pad6)" "unconnected-(F7-Pad8)"
      "unconnected-(F7-Pad9)" "unconnected-(H1_LEVEL_SHIFT1-A5-Pad6)" "unconnected-(H1_LEVEL_SHIFT1-A6-Pad7)"
      "unconnected-(H1_LEVEL_SHIFT1-A7-Pad8)" "unconnected-(H1_LEVEL_SHIFT1-A8-Pad9)"
      "unconnected-(H1_LEVEL_SHIFT1-B5-Pad15)" "unconnected-(H1_LEVEL_SHIFT1-B6-Pad14)"
      "unconnected-(H1_LEVEL_SHIFT1-B7-Pad13)" "unconnected-(H1_LEVEL_SHIFT1-B8-Pad12)"
      "unconnected-(H2_ACIA_CLK1-NC-Pad1)" "unconnected-(I1_VIA1-PA5-Pad7)"
      "unconnected-(J3_DEV_DECODE1-S0-Pad1)" "unconnected-(J3_DEV_DECODE1-S10-Pad11)"
      "unconnected-(J3_DEV_DECODE1-S11-Pad13)" "unconnected-(J3_DEV_DECODE1-S12-Pad14)"
      "unconnected-(J3_DEV_DECODE1-S13-Pad15)" "unconnected-(J3_DEV_DECODE1-S14-Pad16)"
      "unconnected-(J3_DEV_DECODE1-S15-Pad17)" "unconnected-(J3_DEV_DECODE1-S3-Pad4)"
      "unconnected-(J3_DEV_DECODE1-S8-Pad9)" "unconnected-(J3_DEV_DECODE1-S9-Pad10)"
      "unconnected-(J4_ACIA1-RxC-Pad5)" "unconnected-(J4_ACIA1-XTLO-Pad7)"
      "unconnected-(J4_ACIA1-~{DCD}-Pad16)" "unconnected-(J4_ACIA1-~{DSR}-Pad17)"
      "unconnected-(J4_ACIA1-~{DTR}-Pad11)" "unconnected-(J_POWER_3-+12V-Pad10)"
      "unconnected-(J_POWER_3-+12V-Pad10)_1" "unconnected-(J_POWER_3-+5VSB-Pad9)"
      "unconnected-(J_POWER_3--12V-Pad14)" "unconnected-(J_POWER_3-NC-Pad20)"
      "unconnected-(J_POWER_3-PWR_OK-Pad8)" "unconnected-(K1_CPU1-NC-Pad35)"
      "unconnected-(K1_CPU1-PHI1O-Pad3)" "unconnected-(K1_CPU1-PHI2O-Pad39)"
      "unconnected-(K1_CPU1-SYNC-Pad7)" "unconnected-(K1_CPU1-~{ML}-Pad5)"
      "unconnected-(K1_CPU1-~{VP}-Pad1)" "unconnected-(L1_RAM1-NC-Pad1)" "unconnected-(N2_NOT_SIG1-Pad3)"
      "unconnected-(N2_NOT_SIG1-Pad4)" "unconnected-(N2_NOT_SIG1-Pad8)" "unconnected-(N2_NOT_SIG1-Pad9)"
      "unconnected-(N6_ADDR_CNT1-TC-Pad15)" "unconnected-(N7_NOT1-Pad12)"
      "unconnected-(N7_NOT1-Pad13)" "unconnected-(O1_DECODE_SIGS1-S12-Pad14)"
      "unconnected-(O1_DECODE_SIGS1-S14-Pad16)" "unconnected-(O1_DECODE_SIGS1-S15-Pad17)"
      "unconnected-(O1_DECODE_SIGS1-S2-Pad3)" "unconnected-(O1_DECODE_SIGS1-S3-Pad4)"
      "unconnected-(O1_DECODE_SIGS1-S6-Pad7)" "unconnected-(O1_DECODE_SIGS1-S7-Pad8)"
      "unconnected-(O1_DECODE_SIGS1-S8-Pad9)" "unconnected-(O4_VidSigLatch1-Q7-Pad12)"
      "unconnected-(P1_Clock1-NC-Pad1)" "unconnected-(P2_Clock_Div1-TC-Pad15)"
      "unconnected-(P3_HORIZ_CNT1-Q6-Pad6)" "unconnected-(P3_HORIZ_CNT1-Q7-Pad7)"
      "unconnected-(P3_HORIZ_CNT1-~{RCO}-Pad9)" "unconnected-(P5_VERT_CNT1-Q2-Pad2)"
      "unconnected-(P5_VERT_CNT1-Q3-Pad3)" "unconnected-(P5_VERT_CNT1-Q4-Pad4)"
      "unconnected-(P5_VERT_CNT1-Q5-Pad5)" "unconnected-(P5_VERT_CNT1-Q6-Pad6)"
      "unconnected-(P5_VERT_CNT1-Q7-Pad7)" "unconnected-(P5_VERT_CNT1-~{RCO}-Pad9)"
      "unconnected-(P6_ROM_VGA1-D5-Pad19)" "unconnected-(P6_ROM_VGA1-D6-Pad20)"
      "unconnected-(P6_ROM_VGA1-D7-Pad21)" "unconnected-(Q1-D0-Pad3)" "unconnected-(Q1-D1-Pad4)"
      "unconnected-(Q1-D2-Pad5)" "unconnected-(Q1-D3-Pad6)" "unconnected-(Q1-Q3-Pad11)"
      "unconnected-(Q1-TC-Pad15)" "unconnected-(Q2-Pad8)" "unconnected-(Q3-PC1-Pad2)"
      "unconnected-(Q3-PCP-Pad1)" "unconnected-(Q3-R2-Pad12)" "unconnected-(Q3-ZOUT-Pad15)"
      "unconnected-(R1-Pad10)" "unconnected-(R1-Pad11)" "unconnected-(R1-Pad12)"
      "unconnected-(R1-Pad13)" "unconnected-(R1-Pad4)" "unconnected-(R1-Pad5)"
      "unconnected-(R1-Pad6)" "unconnected-(R1-Pad8)" "unconnected-(R1-Pad9)"
      "unconnected-(R3-3V3-Pad36)" "unconnected-(R3-3V3-Pad36)_1" "unconnected-(R3-3V3_EN-Pad37)"
      "unconnected-(R3-3V3_EN-Pad37)_1" "unconnected-(R3-ADC_VREF-Pad35)"
      "unconnected-(R3-ADC_VREF-Pad35)_1" "unconnected-(R3-GPIO1-Pad2)" "unconnected-(R3-GPIO1-Pad2)_1"
      "unconnected-(R3-GPIO26_ADC0-Pad31)" "unconnected-(R3-GPIO26_ADC0-Pad31)_1"
      "unconnected-(R3-GPIO27_ADC1-Pad32)" "unconnected-(R3-GPIO27_ADC1-Pad32)_1"
      "unconnected-(R3-GPIO28_ADC2-Pad34)" "unconnected-(R3-GPIO28_ADC2-Pad34)_1"
      "unconnected-(R3-RUN-Pad30)" "unconnected-(R3-RUN-Pad30)_1" "unconnected-(R3-SWCLK-Pad41)"
      "unconnected-(R3-SWCLK-Pad41)_1" "unconnected-(R3-SWDIO-Pad43)" "unconnected-(R3-SWDIO-Pad43)_1"
      "unconnected-(R3-VBUS-Pad40)" "unconnected-(R3-VBUS-Pad40)_1" "unconnected-(R3-VSYS-Pad39)"
      "unconnected-(R3-VSYS-Pad39)_1" "unconnected-(S1-IOA0-Pad21)" "unconnected-(S1-IOA1-Pad20)"
      "unconnected-(S1-IOA2-Pad19)" "unconnected-(S1-IOA3-Pad18)" "unconnected-(S1-IOA4-Pad17)"
      "unconnected-(S1-IOA5-Pad16)" "unconnected-(S1-IOA6-Pad15)" "unconnected-(S1-IOA7-Pad14)"
      "unconnected-(S1-IOB0-Pad13)" "unconnected-(S1-IOB1-Pad12)" "unconnected-(S1-IOB2-Pad11)"
      "unconnected-(S1-IOB3-Pad10)" "unconnected-(S1-IOB4-Pad9)" "unconnected-(S1-IOB5-Pad8)"
      "unconnected-(S1-IOB6-Pad7)" "unconnected-(S1-IOB7-Pad6)" "unconnected-(S1-N.C.-Pad2)"
      "unconnected-(S1-N.C.-Pad5)" "unconnected-(S1-Test1-Pad39)" "unconnected-(S1-Test2-Pad26)"
      "unconnected-(S2-IOA0-Pad21)" "unconnected-(S2-IOA1-Pad20)" "unconnected-(S2-IOA2-Pad19)"
      "unconnected-(S2-IOA3-Pad18)" "unconnected-(S2-IOA4-Pad17)" "unconnected-(S2-IOA5-Pad16)"
      "unconnected-(S2-IOA6-Pad15)" "unconnected-(S2-IOA7-Pad14)" "unconnected-(S2-IOB0-Pad13)"
      "unconnected-(S2-IOB1-Pad12)" "unconnected-(S2-IOB2-Pad11)" "unconnected-(S2-IOB3-Pad10)"
      "unconnected-(S2-IOB4-Pad9)" "unconnected-(S2-IOB5-Pad8)" "unconnected-(S2-IOB6-Pad7)"
      "unconnected-(S2-IOB7-Pad6)" "unconnected-(S2-N.C.-Pad2)" "unconnected-(S2-N.C.-Pad5)"
      "unconnected-(S2-Test1-Pad39)" "unconnected-(S2-Test2-Pad26)" "unconnected-(T1_VIA1-CA1-Pad40)"
      "unconnected-(T1_VIA1-CA2-Pad39)" "unconnected-(T1_VIA1-CB1-Pad18)"
      "unconnected-(T1_VIA1-CB2-Pad19)" "unconnected-(T1_VIA1-PB3-Pad13)"
      "unconnected-(T1_VIA1-PB4-Pad14)" "unconnected-(T1_VIA1-PB5-Pad15)"
      "unconnected-(T1_VIA1-PB6-Pad16)" "unconnected-(T1_VIA1-PB7-Pad17)"
      "unconnected-(T2_VIA1-CA1-Pad40)" "unconnected-(T2_VIA1-CA2-Pad39)"
      "unconnected-(T2_VIA1-CB1-Pad18)" "unconnected-(T2_VIA1-CB2-Pad19)"
      "unconnected-(T2_VIA1-PB3-Pad13)" "unconnected-(T2_VIA1-PB4-Pad14)"
      "unconnected-(T2_VIA1-PB5-Pad15)" "unconnected-(T2_VIA1-PB6-Pad16)"
      "unconnected-(T2_VIA1-PB7-Pad17)" "unconnected-(U1_VID_SHIFT1-IO0-Pad7)"
      "unconnected-(U1_VID_SHIFT1-Q0-Pad8)" "unconnected-(U2_PIXEL_LATCH1-Q5-Pad14)"
      "unconnected-(U2_PIXEL_LATCH1-Q6-Pad13)" "unconnected-(U2_PIXEL_LATCH1-Q7-Pad12)"
      "unconnected-(U3_LOWRES_OUT1-Q6-Pad13)" "unconnected-(U3_LOWRES_OUT1-Q7-Pad12)"
      "unconnected-(U4_ODD_BIT1-Q1-Pad13)" "unconnected-(U4_ODD_BIT1-Q2-Pad12)"
      "unconnected-(U4_ODD_BIT1-Q3-Pad11)" "unconnected-(U4_ODD_BIT1-TC-Pad15)"
      "unconnected-(V1_PALETTE_LATCH1-D0-Pad2)" "unconnected-(V1_PALETTE_LATCH1-D1-Pad3)"
      "unconnected-(V1_PALETTE_LATCH1-D2-Pad4)" "unconnected-(V1_PALETTE_LATCH1-D3-Pad5)"
      "unconnected-(V1_PALETTE_LATCH1-D4-Pad6)" "unconnected-(V1_PALETTE_LATCH1-D5-Pad7)"
      "unconnected-(V1_PALETTE_LATCH1-D6-Pad8)" "unconnected-(V1_PALETTE_LATCH1-Q0-Pad19)"
      "unconnected-(V1_PALETTE_LATCH1-Q1-Pad18)" "unconnected-(V1_PALETTE_LATCH1-Q2-Pad17)"
      "unconnected-(V1_PALETTE_LATCH1-Q3-Pad16)" "unconnected-(V1_PALETTE_LATCH1-Q4-Pad15)"
      "unconnected-(V1_PALETTE_LATCH1-Q5-Pad14)" "unconnected-(V1_PALETTE_LATCH1-Q6-Pad13)"
      "unconnected-(V2_PHI16_LATCH1-D2-Pad4)" "unconnected-(V2_PHI16_LATCH1-D3-Pad5)"
      "unconnected-(V2_PHI16_LATCH1-D4-Pad6)" "unconnected-(V2_PHI16_LATCH1-D5-Pad7)"
      "unconnected-(V2_PHI16_LATCH1-D6-Pad8)" "unconnected-(V2_PHI16_LATCH1-D7-Pad9)"
      "unconnected-(V2_PHI16_LATCH1-Q2-Pad17)" "unconnected-(V2_PHI16_LATCH1-Q3-Pad16)"
      "unconnected-(V2_PHI16_LATCH1-Q4-Pad15)" "unconnected-(V2_PHI16_LATCH1-Q5-Pad14)"
      "unconnected-(V2_PHI16_LATCH1-Q6-Pad13)" "unconnected-(V2_PHI16_LATCH1-Q7-Pad12)"
      "unconnected-(W1-Pad11)" "unconnected-(W1-Pad12)" "unconnected-(W1-Pad13)"
      "unconnected-(W2-Pad10)" "unconnected-(W2-Pad11)" "unconnected-(W2-Pad12)"
      "unconnected-(W2-Pad13)" "unconnected-(W2-Pad8)" "unconnected-(W2-Pad9)"
      "unconnected-(W3-Pad11)" "unconnected-(W3-Pad12)" "unconnected-(W3-Pad13)"
      "unconnected-(W4-Pad11)" "unconnected-(W4-Pad12)" "unconnected-(W4-Pad13)"
      "unconnected-(Y_MICRO_SD1-DAT1-Pad8)" "unconnected-(Y_MICRO_SD1-DAT2-Pad1)"
      "unconnected-(Y_MICRO_SD2-DAT1-Pad8)" "unconnected-(Y_MICRO_SD2-DAT2-Pad1)"
      "unconnected-(Y_PS2_KB1-Pad2)" "unconnected-(Y_PS2_KB1-Pad6)" "unconnected-(Y_PS2_MOUSE1-Pad2)"
      "unconnected-(Y_PS2_MOUSE1-Pad6)" "unconnected-(Y_SNES_1-NC-Pad5)" "unconnected-(Y_SNES_1-NC-Pad6)"
      "unconnected-(Y_SNES_2-NC-Pad5)" "unconnected-(Y_SNES_2-NC-Pad6)" "unconnected-(Y_VGA1-Pad11)"
      "unconnected-(Y_VGA1-Pad12)" "unconnected-(Y_VGA1-Pad15)" "unconnected-(Y_VGA1-Pad4)"
      "unconnected-(Y_VGA1-Pad9)" "~{CA7}" "~{CS_ACIA}" "~{CS_CPUBUS}" "~{CS_DEVICE}"
      "~{CS_IO5}" "~{CS_IO7}" "~{CS_MB}" "~{CS_RAM}" "~{CS_ROM2}" "~{CS_ROM}"
      "~{CS_VIA1}" "~{CTS}" "~{DEVICE2}" "~{DEVICE}" "~{IRQEXT}" "~{IRQ_ACIA}"
      "~{IRQ_MB1}" "~{IRQ_MB2}" "~{IRQ_VIA1}" "~{IRQ}" "~{NMIEXT}" "~{NMI}"
      "~{OE}" "~{RAM}" "~{RESET}" "~{ROM}" "~{RTS}" "~{WE}"
      (circuit
        (use_via Via[0-3]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200)
      )
    )
    (class Ground
      (circuit
        (use_via Via[0-3]_800:500_um)
      )
      (rule
        (width 500)
        (clearance 200)
      )
    )
    (class Vcc
      (circuit
        (use_via Via[0-3]_800:500_um)
      )
      (rule
        (width 500)
        (clearance 200)
      )
    )
  )
  (wiring
  )
)
