{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461157108982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461157108985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 06:58:28 2016 " "Processing started: Wed Apr 20 06:58:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461157108985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461157108985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reactionTimer -c reactionTimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off reactionTimer -c reactionTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461157108985 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1461157109652 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "reactionTimer.v(98) " "Verilog HDL warning at reactionTimer.v(98): extended using \"x\" or \"z\"" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimer.v" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461157109761 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reactionTimer.v(113) " "Verilog HDL information at reactionTimer.v(113): always construct contains both blocking and non-blocking assignments" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimer.v" 113 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461157109762 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux reactionTimer.v " "Entity \"mux\" obtained from \"reactionTimer.v\" instead of from Quartus II megafunction library" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimer.v" 182 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1461157109766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reactiontimer.v 7 7 " "Found 7 design units, including 7 entities, in source file reactiontimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 reactionTimer " "Found entity 1: reactionTimer" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461157109767 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCDcount " "Found entity 2: BCDcount" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461157109767 ""} { "Info" "ISGN_ENTITY_NAME" "3 seg7 " "Found entity 3: seg7" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimer.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461157109767 ""} { "Info" "ISGN_ENTITY_NAME" "4 clockDivider " "Found entity 4: clockDivider" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimer.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461157109767 ""} { "Info" "ISGN_ENTITY_NAME" "5 flipflop " "Found entity 5: flipflop" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimer.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461157109767 ""} { "Info" "ISGN_ENTITY_NAME" "6 muxdff " "Found entity 6: muxdff" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimer.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461157109767 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux " "Found entity 7: mux" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimer.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461157109767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461157109767 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reactionTimer " "Elaborating entity \"reactionTimer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461157109832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clockDivider:hundredHertz " "Elaborating entity \"clockDivider\" for hierarchy \"clockDivider:hundredHertz\"" {  } { { "reactionTimer.v" "hundredHertz" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimer.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461157109866 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 reactionTimer.v(115) " "Verilog HDL assignment warning at reactionTimer.v(115): truncated value with size 32 to match size of target (20)" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimer.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461157109866 "|reactionTimer|clockDivider:hundredHertz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDcount BCDcount:counter " "Elaborating entity \"BCDcount\" for hierarchy \"BCDcount:counter\"" {  } { { "reactionTimer.v" "counter" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimer.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461157109886 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reactionTimer.v(64) " "Verilog HDL assignment warning at reactionTimer.v(64): truncated value with size 32 to match size of target (4)" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimer.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461157109888 "|reactionTimer|BCDcount:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reactionTimer.v(67) " "Verilog HDL assignment warning at reactionTimer.v(67): truncated value with size 32 to match size of target (4)" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimer.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461157109888 "|reactionTimer|BCDcount:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:seg1 " "Elaborating entity \"seg7\" for hierarchy \"seg7:seg1\"" {  } { { "reactionTimer.v" "seg1" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimer.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461157109917 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1461157111118 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/reactiontimer/output_files/reactionTimer.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/reactiontimer/output_files/reactionTimer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461157111448 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461157111728 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461157111728 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461157111828 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461157111828 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461157111828 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461157111828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461157111898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 06:58:31 2016 " "Processing ended: Wed Apr 20 06:58:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461157111898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461157111898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461157111898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461157111898 ""}
