{
  "module_name": "altr,rst-mgr-s10.h",
  "hash_id": "52403d4d7b295ff77e7e4788b59af97dac79ae91abdc980ff6020d1c094939fb",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/altr,rst-mgr-s10.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_RESET_ALTR_RST_MGR_S10_H\n#define _DT_BINDINGS_RESET_ALTR_RST_MGR_S10_H\n\n \n#define CPU0_RESET\t\t0\n#define CPU1_RESET\t\t1\n#define CPU2_RESET\t\t2\n#define CPU3_RESET\t\t3\n\n \n#define EMAC0_RESET\t\t32\n#define EMAC1_RESET\t\t33\n#define EMAC2_RESET\t\t34\n#define USB0_RESET\t\t35\n#define USB1_RESET\t\t36\n#define NAND_RESET\t\t37\n \n#define SDMMC_RESET\t\t39\n#define EMAC0_OCP_RESET\t\t40\n#define EMAC1_OCP_RESET\t\t41\n#define EMAC2_OCP_RESET\t\t42\n#define USB0_OCP_RESET\t\t43\n#define USB1_OCP_RESET\t\t44\n#define NAND_OCP_RESET\t\t45\n \n#define SDMMC_OCP_RESET\t\t47\n#define DMA_RESET\t\t48\n#define SPIM0_RESET\t\t49\n#define SPIM1_RESET\t\t50\n#define SPIS0_RESET\t\t51\n#define SPIS1_RESET\t\t52\n#define DMA_OCP_RESET\t\t53\n#define EMAC_PTP_RESET\t\t54\n \n#define DMAIF0_RESET\t\t56\n#define DMAIF1_RESET\t\t57\n#define DMAIF2_RESET\t\t58\n#define DMAIF3_RESET\t\t59\n#define DMAIF4_RESET\t\t60\n#define DMAIF5_RESET\t\t61\n#define DMAIF6_RESET\t\t62\n#define DMAIF7_RESET\t\t63\n\n \n#define WATCHDOG0_RESET\t\t64\n#define WATCHDOG1_RESET\t\t65\n#define WATCHDOG2_RESET\t\t66\n#define WATCHDOG3_RESET\t\t67\n#define L4SYSTIMER0_RESET\t68\n#define L4SYSTIMER1_RESET\t69\n#define SPTIMER0_RESET\t\t70\n#define SPTIMER1_RESET\t\t71\n#define I2C0_RESET\t\t72\n#define I2C1_RESET\t\t73\n#define I2C2_RESET\t\t74\n#define I2C3_RESET\t\t75\n#define I2C4_RESET\t\t76\n#define I3C0_RESET\t\t77\n#define I3C1_RESET\t\t78\n \n#define UART0_RESET\t\t80\n#define UART1_RESET\t\t81\n \n#define GPIO0_RESET\t\t88\n#define GPIO1_RESET\t\t89\n#define WATCHDOG4_RESET\t\t90\n\n \n#define SOC2FPGA_RESET\t\t96\n#define LWHPS2FPGA_RESET\t97\n#define FPGA2SOC_RESET\t\t98\n#define F2SSDRAM0_RESET\t\t99\n#define F2SSDRAM1_RESET\t\t100\n#define F2SSDRAM2_RESET\t\t101\n#define DDRSCH_RESET\t\t102\n\n \n#define CPUPO0_RESET\t\t160\n#define CPUPO1_RESET\t\t161\n#define CPUPO2_RESET\t\t162\n#define CPUPO3_RESET\t\t163\n \n#define L2_RESET\t\t168\n\n \n#define DBG_RESET\t\t224\n#define CSDAP_RESET\t\t225\n\n \n#define TAP_RESET\t\t256\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}