

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               8dd85ff673931b45dc08bf5485b1bccb  /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_l2wb/main
Extracting PTX file and ptxas options    1: main.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_l2wb/main
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_l2wb/main
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_l2wb/main
Running md5sum using "md5sum /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_l2wb/main "
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_l2wb/main
Extracting specific PTX file named main.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb : hostFun 0x0x412913, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing main.1.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "keccakf_rndc" from 0x100 to 0x160 (global memory space) 1
GPGPU-Sim PTX: allocating shared region for "_ZZ14progpow_searchm8hash32_tmPK5dag_tP14search_resultsbE5c_dag" from 0x0 to 0x4000 (shared memory space)
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file main.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from main.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' : regs=56, lmem=0, smem=16384, cmem=425
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x41cb00; deviceAddress = keccakf_rndc; deviceName = keccakf_rndc
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 96 bytes
GPGPU-Sim PTX registering constant keccakf_rndc (96 bytes) to name mapping
Set Device to current
Resetting device
Generating mining buffers
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd829d52f8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd829d53b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd829d52e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd829d52e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd829d52d8..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffd829d52d4..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 2
GPGPU-Sim PTX: finding reconvergence points for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding dominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding postdominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: reconvergence points for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (main.1.sm_70.ptx:42) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (main.1.sm_70.ptx:63) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (main.1.sm_70.ptx:60) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (main.1.sm_70.ptx:63) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12b8 (main.1.sm_70.ptx:645) @%p5 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1481) mov.u32 %r1228, 4127;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12c0 (main.1.sm_70.ptx:646) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa0 (main.1.sm_70.ptx:1065) mov.u32 %r1226, 4127;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a90 (main.1.sm_70.ptx:1060) @%p9 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a98 (main.1.sm_70.ptx:1061) bra.uni BB0_7;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a98 (main.1.sm_70.ptx:1061) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1481) mov.u32 %r1228, 4127;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2278 (main.1.sm_70.ptx:1477) @%p7 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1481) mov.u32 %r1228, 4127;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2280 (main.1.sm_70.ptx:1478) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa0 (main.1.sm_70.ptx:1065) mov.u32 %r1226, 4127;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2660 (main.1.sm_70.ptx:1604) @%p26 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26a8 (main.1.sm_70.ptx:1616) add.s32 %r1244, %r1244, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x26b8 (main.1.sm_70.ptx:1618) @%p27 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c0 (main.1.sm_70.ptx:1620) ld.param.u64 %rd22, [_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb_param_2];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x26d0 (main.1.sm_70.ptx:1622) @%p28 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f8 (main.1.sm_70.ptx:1670) ret;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x26f8 (main.1.sm_70.ptx:1628) @%p29 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f8 (main.1.sm_70.ptx:1670) ret;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x27d0 (main.1.sm_70.ptx:1656) @%p30 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (main.1.sm_70.ptx:1666) membar.gl;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'.
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 2, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 2 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 1: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 1 
gpu_sim_cycle = 1524308
gpu_sim_insn = 276730888
gpu_ipc =     181.5453
gpu_tot_sim_cycle = 1524308
gpu_tot_sim_insn = 276730888
gpu_tot_ipc =     181.5453
gpu_tot_issued_cta = 4
gpu_occupancy = 12.4978% 
gpu_tot_occupancy = 12.4978% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0082
partiton_level_parallism_total  =       0.0082
partiton_level_parallism_util =       2.3744
partiton_level_parallism_util_total  =       2.3744
L2_BW  =       0.2981 GB/Sec
L2_BW_total  =       0.2981 GB/Sec
gpu_total_sim_rate=68735

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 273408
	L1D_total_cache_misses = 11264
	L1D_total_cache_miss_rate = 0.0412
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 264192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9216

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267318, 267315, 267315, 267315, 267315, 267315, 267315, 267315, 
gpgpu_n_tot_thrd_icount = 276876672
gpgpu_n_tot_w_icount = 8652396
gpgpu_n_stall_shd_mem = 739132
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3072
gpgpu_n_mem_write_global = 9472
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1053696
gpgpu_n_store_insn = 9220
gpgpu_n_shmem_insn = 11550720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 497664
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 240224
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1244
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18016	W0_Idle:20481	W0_Scoreboard:15711927	W1:12	W2:4096	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8549984
single_issue_nums: WS0:2138532	WS1:2138520	WS2:2138520	WS3:2138520	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 370688 {8:256,40:9216,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40960 {40:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 75776 {8:9472,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40960 {40:1024,}
maxmflatency = 759 
max_icnt2mem_latency = 357 
maxmrqlatency = 75 
max_icnt2sh_latency = 278 
averagemflatency = 282 
avg_icnt2mem_latency = 68 
avg_mrq_latency = 19 
avg_icnt2sh_latency = 16 
mrq_lat_table:95 	33 	66 	382 	0 	191 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6681 	5482 	381 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	373 	54 	153 	3382 	3511 	3814 	1104 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4715 	1869 	2135 	2024 	1276 	455 	68 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1518392   1517292         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:   1518420   1517323         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:   1518677   1517581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:   1518705   1517610         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:   1518617   1517517         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:   1518645   1517548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:   1518558   1517458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:   1518585   1517486         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:   1518501   1517401         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:   1518526   1517429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:   1518268   1517168         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:   1518296   1517197         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:   1518324   1517224         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:   1518349   1517252         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:   1518437   1517337         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:   1518464   1517366         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:   1517842   1516742         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:   1517870   1516772         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:   1518128   1517033         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:   1518155   1517061         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:   1518067   1516967         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:   1518095   1516998         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:   1518008   1516908         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:   1518035   1516935         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:   1517951   1516851         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:   1517976   1516876         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:   1517718   1516618         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:   1517746   1516646         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:   1517774   1516674         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:   1517799   1516699         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:   1517887   1516787         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:   1517915   1516816         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  6.500000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  6.000000  5.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 790/128 = 6.171875
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:        24        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1112
min_bank_accesses = 0!
chip skew: 40/28 = 1.43
average mf latency per bank:
dram[0]:       8385      2023    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2157      1992    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1789      2017    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1787      2004    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1856      1900    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1864      1940    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1932      1917    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1883      1924    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1944      1956    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1938      1888    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2125      1973    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2344      1879    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2904      1928    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       2993      1855    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       2910      1905    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2879      1864    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       2041      1901    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       2034      1869    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       2158      1920    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       2131      1927    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       2152      2008    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       2159      2075    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       2310      2066    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       2334      2035    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       2350      2053    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       2155      2026    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       2154      2066    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       1948      2019    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       1979      2049    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       1941      2016    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       1972      1770    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       1976      2322    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        678       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        655       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        471       467         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        448       445         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        513       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        490       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        553       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        533       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        592       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        573       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        759       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        737       447         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        718       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        698       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        633       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        614       448         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        469       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        446       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        466       466         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        447       447         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        469       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        446       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        469       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        449       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        470       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        450       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        469       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        447       447         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        469       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        449       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        469       470         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        448       448         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 1524430 -   mf: uid=4825152, sid4294967295:w4294967295, part=0, addr=0x804080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523830), 
Ready @ 1524431 -   mf: uid=4825160, sid4294967295:w4294967295, part=0, addr=0x804000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523831), 
Ready @ 1524432 -   mf: uid=4825167, sid4294967295:w4294967295, part=0, addr=0x808080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523832), 
Ready @ 1524434 -   mf: uid=4825173, sid4294967295:w4294967295, part=0, addr=0x808000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523834), 
Ready @ 1524835 -   mf: uid=4825794, sid4294967295:w4294967295, part=0, addr=0x808080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524235), 
Ready @ 1524836 -   mf: uid=4825796, sid4294967295:w4294967295, part=0, addr=0x808000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524236), 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144515 n_act=4 n_pre=2 n_ref_event=0 n_req=26 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=4.893e-05
n_activity=177 dram_eff=0.3164
bk0: 8a 1144496i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.198630
Bank_Level_Parallism_Col = 1.122137
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.603053
GrpLevelPara = 1.122137 

BW Util details:
bwutil = 0.000049 
total_CMD = 1144577 
util_bw = 56 
Wasted_Col = 78 
Wasted_Row = 12 
Idle = 1144431 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144515 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 26 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000353843
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 1524430 -   mf: uid=4825144, sid4294967295:w4294967295, part=1, addr=0x804180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523830), 
Ready @ 1524431 -   mf: uid=4825153, sid4294967295:w4294967295, part=1, addr=0x804100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523831), 
Ready @ 1524432 -   mf: uid=4825161, sid4294967295:w4294967295, part=1, addr=0x808180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523832), 
Ready @ 1524434 -   mf: uid=4825168, sid4294967295:w4294967295, part=1, addr=0x808100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523834), 
Ready @ 1524835 -   mf: uid=4825792, sid4294967295:w4294967295, part=1, addr=0x808180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524235), 
Ready @ 1524836 -   mf: uid=4825795, sid4294967295:w4294967295, part=1, addr=0x808100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524236), 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144515 n_act=4 n_pre=2 n_ref_event=0 n_req=26 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=4.893e-05
n_activity=175 dram_eff=0.32
bk0: 8a 1144496i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.215278
Bank_Level_Parallism_Col = 1.139535
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.596899
GrpLevelPara = 1.139535 

BW Util details:
bwutil = 0.000049 
total_CMD = 1144577 
util_bw = 56 
Wasted_Col = 76 
Wasted_Row = 12 
Idle = 1144433 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144515 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 26 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000350348
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 1524428 -   mf: uid=4825136, sid4294967295:w4294967295, part=2, addr=0x804280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523828), 
Ready @ 1524430 -   mf: uid=4825145, sid4294967295:w4294967295, part=2, addr=0x804200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523830), 
Ready @ 1524431 -   mf: uid=4825154, sid4294967295:w4294967295, part=2, addr=0x808280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523831), 
Ready @ 1524432 -   mf: uid=4825162, sid4294967295:w4294967295, part=2, addr=0x808200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523832), 
Ready @ 1524833 -   mf: uid=4825791, sid4294967295:w4294967295, part=2, addr=0x808280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524233), 
Ready @ 1524835 -   mf: uid=4825793, sid4294967295:w4294967295, part=2, addr=0x808200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524235), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144515 n_act=4 n_pre=2 n_ref_event=0 n_req=26 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=4.893e-05
n_activity=177 dram_eff=0.3164
bk0: 8a 1144496i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.198630
Bank_Level_Parallism_Col = 1.122137
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.603053
GrpLevelPara = 1.122137 

BW Util details:
bwutil = 0.000049 
total_CMD = 1144577 
util_bw = 56 
Wasted_Col = 78 
Wasted_Row = 12 
Idle = 1144431 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144515 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 26 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000351221
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 1524427 -   mf: uid=4825128, sid4294967295:w4294967295, part=3, addr=0x804380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523827), 
Ready @ 1524428 -   mf: uid=4825137, sid4294967295:w4294967295, part=3, addr=0x804300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523828), 
Ready @ 1524430 -   mf: uid=4825146, sid4294967295:w4294967295, part=3, addr=0x808380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523830), 
Ready @ 1524431 -   mf: uid=4825155, sid4294967295:w4294967295, part=3, addr=0x808300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523831), 
Ready @ 1524799 -   mf: uid=4825774, sid4294967295:w4294967295, part=3, addr=0x806380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524199), 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144517 n_act=4 n_pre=2 n_ref_event=0 n_req=26 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=4.893e-05
n_activity=176 dram_eff=0.3182
bk0: 8a 1144496i bk1: 8a 1144510i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.123077
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.600000
GrpLevelPara = 1.123077 

BW Util details:
bwutil = 0.000049 
total_CMD = 1144577 
util_bw = 56 
Wasted_Col = 77 
Wasted_Row = 12 
Idle = 1144432 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144517 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 26 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.033333 
queue_avg = 0.000354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000353843
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 1524426 -   mf: uid=4825120, sid4294967295:w4294967295, part=4, addr=0x804480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523826), 
Ready @ 1524427 -   mf: uid=4825129, sid4294967295:w4294967295, part=4, addr=0x804400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523827), 
Ready @ 1524428 -   mf: uid=4825138, sid4294967295:w4294967295, part=4, addr=0x808480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523828), 
Ready @ 1524430 -   mf: uid=4825147, sid4294967295:w4294967295, part=4, addr=0x808400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523830), 
Ready @ 1524799 -   mf: uid=4825772, sid4294967295:w4294967295, part=4, addr=0x806480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524199), 
Ready @ 1524800 -   mf: uid=4825775, sid4294967295:w4294967295, part=4, addr=0x806400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524200), 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144515 n_act=4 n_pre=2 n_ref_event=0 n_req=26 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=4.893e-05
n_activity=177 dram_eff=0.3164
bk0: 8a 1144496i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.198630
Bank_Level_Parallism_Col = 1.122137
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.603053
GrpLevelPara = 1.122137 

BW Util details:
bwutil = 0.000049 
total_CMD = 1144577 
util_bw = 56 
Wasted_Col = 78 
Wasted_Row = 12 
Idle = 1144431 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144515 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 26 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000353843
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 1524426 -   mf: uid=4825112, sid4294967295:w4294967295, part=5, addr=0x804580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523826), 
Ready @ 1524427 -   mf: uid=4825121, sid4294967295:w4294967295, part=5, addr=0x804500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523827), 
Ready @ 1524428 -   mf: uid=4825130, sid4294967295:w4294967295, part=5, addr=0x808580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523828), 
Ready @ 1524430 -   mf: uid=4825139, sid4294967295:w4294967295, part=5, addr=0x808500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523830), 
Ready @ 1524797 -   mf: uid=4825770, sid4294967295:w4294967295, part=5, addr=0x806580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524197), 
Ready @ 1524799 -   mf: uid=4825773, sid4294967295:w4294967295, part=5, addr=0x806500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524199), 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144515 n_act=4 n_pre=2 n_ref_event=0 n_req=26 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=4.893e-05
n_activity=175 dram_eff=0.32
bk0: 8a 1144496i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.215278
Bank_Level_Parallism_Col = 1.139535
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.596899
GrpLevelPara = 1.139535 

BW Util details:
bwutil = 0.000049 
total_CMD = 1144577 
util_bw = 56 
Wasted_Col = 76 
Wasted_Row = 12 
Idle = 1144433 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144515 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 26 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000350348
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 1524424 -   mf: uid=4825105, sid4294967295:w4294967295, part=6, addr=0x804680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523824), 
Ready @ 1524426 -   mf: uid=4825113, sid4294967295:w4294967295, part=6, addr=0x804600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523826), 
Ready @ 1524427 -   mf: uid=4825122, sid4294967295:w4294967295, part=6, addr=0x808680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523827), 
Ready @ 1524428 -   mf: uid=4825131, sid4294967295:w4294967295, part=6, addr=0x808600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523828), 
Ready @ 1524796 -   mf: uid=4825768, sid4294967295:w4294967295, part=6, addr=0x806680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524196), 
Ready @ 1524797 -   mf: uid=4825771, sid4294967295:w4294967295, part=6, addr=0x806600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524197), 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144515 n_act=4 n_pre=2 n_ref_event=0 n_req=26 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=4.893e-05
n_activity=177 dram_eff=0.3164
bk0: 8a 1144496i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.198630
Bank_Level_Parallism_Col = 1.122137
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.603053
GrpLevelPara = 1.122137 

BW Util details:
bwutil = 0.000049 
total_CMD = 1144577 
util_bw = 56 
Wasted_Col = 78 
Wasted_Row = 12 
Idle = 1144431 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144515 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 26 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000351221
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 1524426 -   mf: uid=4825114, sid4294967295:w4294967295, part=7, addr=0x808780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523826), 
Ready @ 1524427 -   mf: uid=4825123, sid4294967295:w4294967295, part=7, addr=0x808700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523827), 
Ready @ 1524795 -   mf: uid=4825766, sid4294967295:w4294967295, part=7, addr=0x806780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524195), 
Ready @ 1524796 -   mf: uid=4825769, sid4294967295:w4294967295, part=7, addr=0x806700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524196), 
Ready @ 1524828 -   mf: uid=4825788, sid4294967295:w4294967295, part=7, addr=0x808780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524228), 
Ready @ 1524829 -   mf: uid=4825790, sid4294967295:w4294967295, part=7, addr=0x808700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524229), 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144517 n_act=4 n_pre=2 n_ref_event=0 n_req=26 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=4.893e-05
n_activity=176 dram_eff=0.3182
bk0: 8a 1144496i bk1: 8a 1144510i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.123077
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.600000
GrpLevelPara = 1.123077 

BW Util details:
bwutil = 0.000049 
total_CMD = 1144577 
util_bw = 56 
Wasted_Col = 77 
Wasted_Row = 12 
Idle = 1144432 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144517 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 26 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.033333 
queue_avg = 0.000356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00035559
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 1524424 -   mf: uid=4825106, sid4294967295:w4294967295, part=8, addr=0x808880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523824), 
Ready @ 1524426 -   mf: uid=4825115, sid4294967295:w4294967295, part=8, addr=0x808800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523826), 
Ready @ 1524795 -   mf: uid=4825764, sid4294967295:w4294967295, part=8, addr=0x806880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524195), 
Ready @ 1524796 -   mf: uid=4825767, sid4294967295:w4294967295, part=8, addr=0x806800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524196), 
Ready @ 1524827 -   mf: uid=4825786, sid4294967295:w4294967295, part=8, addr=0x808880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524227), 
Ready @ 1524828 -   mf: uid=4825789, sid4294967295:w4294967295, part=8, addr=0x808800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524228), 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144515 n_act=4 n_pre=2 n_ref_event=0 n_req=26 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=4.893e-05
n_activity=177 dram_eff=0.3164
bk0: 8a 1144496i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.198630
Bank_Level_Parallism_Col = 1.122137
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.603053
GrpLevelPara = 1.122137 

BW Util details:
bwutil = 0.000049 
total_CMD = 1144577 
util_bw = 56 
Wasted_Col = 78 
Wasted_Row = 12 
Idle = 1144431 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144515 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 26 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000351221
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 1524423 -   mf: uid=4825099, sid4294967295:w4294967295, part=9, addr=0x808980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523823), 
Ready @ 1524424 -   mf: uid=4825107, sid4294967295:w4294967295, part=9, addr=0x808900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523824), 
Ready @ 1524793 -   mf: uid=4825762, sid4294967295:w4294967295, part=9, addr=0x806980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524193), 
Ready @ 1524795 -   mf: uid=4825765, sid4294967295:w4294967295, part=9, addr=0x806900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524195), 
Ready @ 1524827 -   mf: uid=4825787, sid4294967295:w4294967295, part=9, addr=0x808900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524227), 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144515 n_act=4 n_pre=2 n_ref_event=0 n_req=26 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=4.893e-05
n_activity=175 dram_eff=0.32
bk0: 8a 1144496i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.215278
Bank_Level_Parallism_Col = 1.139535
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.596899
GrpLevelPara = 1.139535 

BW Util details:
bwutil = 0.000049 
total_CMD = 1144577 
util_bw = 56 
Wasted_Col = 76 
Wasted_Row = 12 
Idle = 1144433 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144515 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 26 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000350348
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 1524422 -   mf: uid=4825093, sid4294967295:w4294967295, part=10, addr=0x808a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523822), 
Ready @ 1524423 -   mf: uid=4825100, sid4294967295:w4294967295, part=10, addr=0x808a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523823), 
Ready @ 1524792 -   mf: uid=4825760, sid4294967295:w4294967295, part=10, addr=0x806a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524192), 
Ready @ 1524793 -   mf: uid=4825763, sid4294967295:w4294967295, part=10, addr=0x806a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524193), 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144515 n_act=4 n_pre=2 n_ref_event=0 n_req=26 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=4.893e-05
n_activity=177 dram_eff=0.3164
bk0: 8a 1144496i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.198630
Bank_Level_Parallism_Col = 1.122137
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.603053
GrpLevelPara = 1.122137 

BW Util details:
bwutil = 0.000049 
total_CMD = 1144577 
util_bw = 56 
Wasted_Col = 78 
Wasted_Row = 12 
Idle = 1144431 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144515 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 26 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000351221
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 1524422 -   mf: uid=4825088, sid4294967295:w4294967295, part=11, addr=0x808b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523822), 
Ready @ 1524423 -   mf: uid=4825094, sid4294967295:w4294967295, part=11, addr=0x808b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523823), 
Ready @ 1524791 -   mf: uid=4825758, sid4294967295:w4294967295, part=11, addr=0x806b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524191), 
Ready @ 1524792 -   mf: uid=4825761, sid4294967295:w4294967295, part=11, addr=0x806b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524192), 
Ready @ 1524824 -   mf: uid=4825784, sid4294967295:w4294967295, part=11, addr=0x808b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524224), 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144521 n_act=4 n_pre=2 n_ref_event=0 n_req=25 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=36 bw_util=4.543e-05
n_activity=168 dram_eff=0.3095
bk0: 8a 1144503i bk1: 8a 1144510i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.777778
Bank_Level_Parallism = 1.211679
Bank_Level_Parallism_Col = 1.131148
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.573770
GrpLevelPara = 1.131148 

BW Util details:
bwutil = 0.000045 
total_CMD = 1144577 
util_bw = 52 
Wasted_Col = 73 
Wasted_Row = 12 
Idle = 1144440 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144521 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 36 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 25 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 52 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000049 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.035714 
queue_avg = 0.000306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00030579
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 1524387 -   mf: uid=4824941, sid4294967295:w4294967295, part=12, addr=0x806c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523787), 
Ready @ 1524791 -   mf: uid=4825756, sid4294967295:w4294967295, part=12, addr=0x806c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524191), 
Ready @ 1524792 -   mf: uid=4825759, sid4294967295:w4294967295, part=12, addr=0x806c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524192), 
Ready @ 1524823 -   mf: uid=4825782, sid4294967295:w4294967295, part=12, addr=0x808c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524223), 
Ready @ 1524824 -   mf: uid=4825785, sid4294967295:w4294967295, part=12, addr=0x808c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524224), 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144523 n_act=4 n_pre=2 n_ref_event=0 n_req=24 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=4.194e-05
n_activity=161 dram_eff=0.2981
bk0: 8a 1144510i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.223077
Bank_Level_Parallism_Col = 1.139130
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.547826
GrpLevelPara = 1.139130 

BW Util details:
bwutil = 0.000042 
total_CMD = 1144577 
util_bw = 48 
Wasted_Col = 70 
Wasted_Row = 12 
Idle = 1144447 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144523 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 24 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000263853
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 1524386 -   mf: uid=4824935, sid4294967295:w4294967295, part=13, addr=0x806d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523786), 
Ready @ 1524387 -   mf: uid=4824942, sid4294967295:w4294967295, part=13, addr=0x806d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523787), 
Ready @ 1524789 -   mf: uid=4825754, sid4294967295:w4294967295, part=13, addr=0x806d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524189), 
Ready @ 1524791 -   mf: uid=4825757, sid4294967295:w4294967295, part=13, addr=0x806d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524191), 
Ready @ 1524823 -   mf: uid=4825780, sid4294967295:w4294967295, part=13, addr=0x808d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524223), 
Ready @ 1524824 -   mf: uid=4825783, sid4294967295:w4294967295, part=13, addr=0x808d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524224), 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144523 n_act=4 n_pre=2 n_ref_event=0 n_req=24 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=4.194e-05
n_activity=159 dram_eff=0.3019
bk0: 8a 1144510i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.242188
Bank_Level_Parallism_Col = 1.159292
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.539823
GrpLevelPara = 1.159292 

BW Util details:
bwutil = 0.000042 
total_CMD = 1144577 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 12 
Idle = 1144449 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144523 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 24 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000262106
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 1524386 -   mf: uid=4824929, sid4294967295:w4294967295, part=14, addr=0x806e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523786), 
Ready @ 1524387 -   mf: uid=4824936, sid4294967295:w4294967295, part=14, addr=0x806e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523787), 
Ready @ 1524788 -   mf: uid=4825752, sid4294967295:w4294967295, part=14, addr=0x806e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524188), 
Ready @ 1524789 -   mf: uid=4825755, sid4294967295:w4294967295, part=14, addr=0x806e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524189), 
Ready @ 1524821 -   mf: uid=4825778, sid4294967295:w4294967295, part=14, addr=0x808e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524221), 
Ready @ 1524823 -   mf: uid=4825781, sid4294967295:w4294967295, part=14, addr=0x808e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524223), 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144523 n_act=4 n_pre=2 n_ref_event=0 n_req=24 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=4.194e-05
n_activity=161 dram_eff=0.2981
bk0: 8a 1144510i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.223077
Bank_Level_Parallism_Col = 1.139130
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.547826
GrpLevelPara = 1.139130 

BW Util details:
bwutil = 0.000042 
total_CMD = 1144577 
util_bw = 48 
Wasted_Col = 70 
Wasted_Row = 12 
Idle = 1144447 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144523 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 24 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000261232
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 1524384 -   mf: uid=4824923, sid4294967295:w4294967295, part=15, addr=0x806f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523784), 
Ready @ 1524386 -   mf: uid=4824930, sid4294967295:w4294967295, part=15, addr=0x806f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523786), 
Ready @ 1524787 -   mf: uid=4825750, sid4294967295:w4294967295, part=15, addr=0x806f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524187), 
Ready @ 1524788 -   mf: uid=4825753, sid4294967295:w4294967295, part=15, addr=0x806f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524188), 
Ready @ 1524820 -   mf: uid=4825776, sid4294967295:w4294967295, part=15, addr=0x808f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524220), 
Ready @ 1524821 -   mf: uid=4825779, sid4294967295:w4294967295, part=15, addr=0x808f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524221), 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144525 n_act=4 n_pre=2 n_ref_event=0 n_req=24 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=4.194e-05
n_activity=160 dram_eff=0.3
bk0: 8a 1144510i bk1: 8a 1144510i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.224806
Bank_Level_Parallism_Col = 1.140351
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.543860
GrpLevelPara = 1.140351 

BW Util details:
bwutil = 0.000042 
total_CMD = 1144577 
util_bw = 48 
Wasted_Col = 69 
Wasted_Row = 12 
Idle = 1144448 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144525 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 24 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.038462 
queue_avg = 0.000264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000263853
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 1524383 -   mf: uid=4824918, sid4294967295:w4294967295, part=16, addr=0x807080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523783), 
Ready @ 1524384 -   mf: uid=4824924, sid4294967295:w4294967295, part=16, addr=0x807000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523784), 
Ready @ 1524787 -   mf: uid=4825748, sid4294967295:w4294967295, part=16, addr=0x807080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524187), 
Ready @ 1524788 -   mf: uid=4825751, sid4294967295:w4294967295, part=16, addr=0x807000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524188), 
Ready @ 1524820 -   mf: uid=4825777, sid4294967295:w4294967295, part=16, addr=0x809000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524220), 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144523 n_act=4 n_pre=2 n_ref_event=0 n_req=24 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=4.194e-05
n_activity=161 dram_eff=0.2981
bk0: 8a 1144510i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.223077
Bank_Level_Parallism_Col = 1.139130
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.547826
GrpLevelPara = 1.139130 

BW Util details:
bwutil = 0.000042 
total_CMD = 1144577 
util_bw = 48 
Wasted_Col = 70 
Wasted_Row = 12 
Idle = 1144447 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144523 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 24 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000263853
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 1524382 -   mf: uid=4824912, sid4294967295:w4294967295, part=17, addr=0x807180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523782), 
Ready @ 1524383 -   mf: uid=4824919, sid4294967295:w4294967295, part=17, addr=0x807100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523783), 
Ready @ 1524785 -   mf: uid=4825746, sid4294967295:w4294967295, part=17, addr=0x807180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524185), 
Ready @ 1524787 -   mf: uid=4825749, sid4294967295:w4294967295, part=17, addr=0x807100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524187), 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144523 n_act=4 n_pre=2 n_ref_event=0 n_req=24 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=4.194e-05
n_activity=159 dram_eff=0.3019
bk0: 8a 1144510i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.242188
Bank_Level_Parallism_Col = 1.159292
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.539823
GrpLevelPara = 1.159292 

BW Util details:
bwutil = 0.000042 
total_CMD = 1144577 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 12 
Idle = 1144449 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144523 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 24 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000262106
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 1524382 -   mf: uid=4824906, sid4294967295:w4294967295, part=18, addr=0x807280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523782), 
Ready @ 1524383 -   mf: uid=4824913, sid4294967295:w4294967295, part=18, addr=0x807200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523783), 
Ready @ 1524784 -   mf: uid=4825744, sid4294967295:w4294967295, part=18, addr=0x807280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524184), 
Ready @ 1524785 -   mf: uid=4825747, sid4294967295:w4294967295, part=18, addr=0x807200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524185), 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144523 n_act=4 n_pre=2 n_ref_event=0 n_req=24 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=4.194e-05
n_activity=161 dram_eff=0.2981
bk0: 8a 1144510i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.223077
Bank_Level_Parallism_Col = 1.139130
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.547826
GrpLevelPara = 1.139130 

BW Util details:
bwutil = 0.000042 
total_CMD = 1144577 
util_bw = 48 
Wasted_Col = 70 
Wasted_Row = 12 
Idle = 1144447 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144523 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 24 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000256863
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 1524380 -   mf: uid=4824900, sid4294967295:w4294967295, part=19, addr=0x807380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523780), 
Ready @ 1524382 -   mf: uid=4824907, sid4294967295:w4294967295, part=19, addr=0x807300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523782), 
Ready @ 1524783 -   mf: uid=4825742, sid4294967295:w4294967295, part=19, addr=0x807380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524183), 
Ready @ 1524784 -   mf: uid=4825745, sid4294967295:w4294967295, part=19, addr=0x807300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524184), 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144525 n_act=4 n_pre=2 n_ref_event=0 n_req=24 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=4.194e-05
n_activity=160 dram_eff=0.3
bk0: 8a 1144510i bk1: 8a 1144510i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.224806
Bank_Level_Parallism_Col = 1.140351
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.543860
GrpLevelPara = 1.140351 

BW Util details:
bwutil = 0.000042 
total_CMD = 1144577 
util_bw = 48 
Wasted_Col = 69 
Wasted_Row = 12 
Idle = 1144448 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144525 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 24 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.038462 
queue_avg = 0.000264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000263853
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 1524379 -   mf: uid=4824894, sid4294967295:w4294967295, part=20, addr=0x807480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523779), 
Ready @ 1524380 -   mf: uid=4824901, sid4294967295:w4294967295, part=20, addr=0x807400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523780), 
Ready @ 1524783 -   mf: uid=4825740, sid4294967295:w4294967295, part=20, addr=0x807480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524183), 
Ready @ 1524784 -   mf: uid=4825743, sid4294967295:w4294967295, part=20, addr=0x807400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524184), 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144523 n_act=4 n_pre=2 n_ref_event=0 n_req=24 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=4.194e-05
n_activity=161 dram_eff=0.2981
bk0: 8a 1144510i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.223077
Bank_Level_Parallism_Col = 1.139130
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.547826
GrpLevelPara = 1.139130 

BW Util details:
bwutil = 0.000042 
total_CMD = 1144577 
util_bw = 48 
Wasted_Col = 70 
Wasted_Row = 12 
Idle = 1144447 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144523 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 24 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000263853
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 1524378 -   mf: uid=4824888, sid4294967295:w4294967295, part=21, addr=0x807580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523778), 
Ready @ 1524379 -   mf: uid=4824895, sid4294967295:w4294967295, part=21, addr=0x807500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523779), 
Ready @ 1524410 -   mf: uid=4825039, sid4294967295:w4294967295, part=21, addr=0x805580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523810), 
Ready @ 1524781 -   mf: uid=4825738, sid4294967295:w4294967295, part=21, addr=0x807580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524181), 
Ready @ 1524783 -   mf: uid=4825741, sid4294967295:w4294967295, part=21, addr=0x807500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524183), 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144523 n_act=4 n_pre=2 n_ref_event=0 n_req=24 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=4.194e-05
n_activity=159 dram_eff=0.3019
bk0: 8a 1144510i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.242188
Bank_Level_Parallism_Col = 1.159292
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.539823
GrpLevelPara = 1.159292 

BW Util details:
bwutil = 0.000042 
total_CMD = 1144577 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 12 
Idle = 1144449 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144523 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 24 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000262106
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 1524378 -   mf: uid=4824882, sid4294967295:w4294967295, part=22, addr=0x807680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523778), 
Ready @ 1524379 -   mf: uid=4824889, sid4294967295:w4294967295, part=22, addr=0x807600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523779), 
Ready @ 1524408 -   mf: uid=4825033, sid4294967295:w4294967295, part=22, addr=0x805680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523808), 
Ready @ 1524410 -   mf: uid=4825040, sid4294967295:w4294967295, part=22, addr=0x805600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523810), 
Ready @ 1524780 -   mf: uid=4825736, sid4294967295:w4294967295, part=22, addr=0x807680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524180), 
Ready @ 1524781 -   mf: uid=4825739, sid4294967295:w4294967295, part=22, addr=0x807600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524181), 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144523 n_act=4 n_pre=2 n_ref_event=0 n_req=24 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=4.194e-05
n_activity=161 dram_eff=0.2981
bk0: 8a 1144510i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.223077
Bank_Level_Parallism_Col = 1.139130
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.547826
GrpLevelPara = 1.139130 

BW Util details:
bwutil = 0.000042 
total_CMD = 1144577 
util_bw = 48 
Wasted_Col = 70 
Wasted_Row = 12 
Idle = 1144447 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144523 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 24 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000261232
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 1524376 -   mf: uid=4824876, sid4294967295:w4294967295, part=23, addr=0x807780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523776), 
Ready @ 1524378 -   mf: uid=4824883, sid4294967295:w4294967295, part=23, addr=0x807700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523778), 
Ready @ 1524407 -   mf: uid=4825027, sid4294967295:w4294967295, part=23, addr=0x805780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523807), 
Ready @ 1524408 -   mf: uid=4825034, sid4294967295:w4294967295, part=23, addr=0x805700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523808), 
Ready @ 1524779 -   mf: uid=4825734, sid4294967295:w4294967295, part=23, addr=0x807780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524179), 
Ready @ 1524780 -   mf: uid=4825737, sid4294967295:w4294967295, part=23, addr=0x807700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524180), 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144523 n_act=4 n_pre=2 n_ref_event=0 n_req=24 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=4.194e-05
n_activity=161 dram_eff=0.2981
bk0: 8a 1144510i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.223077
Bank_Level_Parallism_Col = 1.139130
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.547826
GrpLevelPara = 1.139130 

BW Util details:
bwutil = 0.000042 
total_CMD = 1144577 
util_bw = 48 
Wasted_Col = 70 
Wasted_Row = 12 
Idle = 1144447 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144523 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 24 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000263853
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 1524375 -   mf: uid=4824870, sid4294967295:w4294967295, part=24, addr=0x807880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523775), 
Ready @ 1524376 -   mf: uid=4824877, sid4294967295:w4294967295, part=24, addr=0x807800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523776), 
Ready @ 1524406 -   mf: uid=4825021, sid4294967295:w4294967295, part=24, addr=0x805880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523806), 
Ready @ 1524407 -   mf: uid=4825028, sid4294967295:w4294967295, part=24, addr=0x805800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523807), 
Ready @ 1524779 -   mf: uid=4825732, sid4294967295:w4294967295, part=24, addr=0x807880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524179), 
Ready @ 1524780 -   mf: uid=4825735, sid4294967295:w4294967295, part=24, addr=0x807800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524180), 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144523 n_act=4 n_pre=2 n_ref_event=0 n_req=24 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=4.194e-05
n_activity=161 dram_eff=0.2981
bk0: 8a 1144510i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.223077
Bank_Level_Parallism_Col = 1.139130
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.547826
GrpLevelPara = 1.139130 

BW Util details:
bwutil = 0.000042 
total_CMD = 1144577 
util_bw = 48 
Wasted_Col = 70 
Wasted_Row = 12 
Idle = 1144447 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144523 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 24 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000263853
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 1524374 -   mf: uid=4824864, sid4294967295:w4294967295, part=25, addr=0x807980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523774), 
Ready @ 1524375 -   mf: uid=4824871, sid4294967295:w4294967295, part=25, addr=0x807900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523775), 
Ready @ 1524406 -   mf: uid=4825015, sid4294967295:w4294967295, part=25, addr=0x805980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523806), 
Ready @ 1524407 -   mf: uid=4825022, sid4294967295:w4294967295, part=25, addr=0x805900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523807), 
Ready @ 1524777 -   mf: uid=4825730, sid4294967295:w4294967295, part=25, addr=0x807980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524177), 
Ready @ 1524779 -   mf: uid=4825733, sid4294967295:w4294967295, part=25, addr=0x807900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524179), 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144523 n_act=4 n_pre=2 n_ref_event=0 n_req=24 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=4.194e-05
n_activity=161 dram_eff=0.2981
bk0: 8a 1144510i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.223077
Bank_Level_Parallism_Col = 1.139130
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.547826
GrpLevelPara = 1.139130 

BW Util details:
bwutil = 0.000042 
total_CMD = 1144577 
util_bw = 48 
Wasted_Col = 70 
Wasted_Row = 12 
Idle = 1144447 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144523 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 24 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000258611
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 1524374 -   mf: uid=4824858, sid4294967295:w4294967295, part=26, addr=0x807a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523774), 
Ready @ 1524375 -   mf: uid=4824865, sid4294967295:w4294967295, part=26, addr=0x807a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523775), 
Ready @ 1524404 -   mf: uid=4825011, sid4294967295:w4294967295, part=26, addr=0x805a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523804), 
Ready @ 1524406 -   mf: uid=4825016, sid4294967295:w4294967295, part=26, addr=0x805a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523806), 
Ready @ 1524776 -   mf: uid=4825728, sid4294967295:w4294967295, part=26, addr=0x807a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524176), 
Ready @ 1524777 -   mf: uid=4825731, sid4294967295:w4294967295, part=26, addr=0x807a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524177), 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144523 n_act=4 n_pre=2 n_ref_event=0 n_req=24 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=4.194e-05
n_activity=161 dram_eff=0.2981
bk0: 8a 1144510i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.223077
Bank_Level_Parallism_Col = 1.139130
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.547826
GrpLevelPara = 1.139130 

BW Util details:
bwutil = 0.000042 
total_CMD = 1144577 
util_bw = 48 
Wasted_Col = 70 
Wasted_Row = 12 
Idle = 1144447 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144523 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 24 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000263853
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 1524372 -   mf: uid=4824853, sid4294967295:w4294967295, part=27, addr=0x807b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523772), 
Ready @ 1524374 -   mf: uid=4824859, sid4294967295:w4294967295, part=27, addr=0x807b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523774), 
Ready @ 1524775 -   mf: uid=4825726, sid4294967295:w4294967295, part=27, addr=0x807b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524175), 
Ready @ 1524776 -   mf: uid=4825729, sid4294967295:w4294967295, part=27, addr=0x807b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524176), 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144523 n_act=4 n_pre=2 n_ref_event=0 n_req=24 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=4.194e-05
n_activity=161 dram_eff=0.2981
bk0: 8a 1144510i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.223077
Bank_Level_Parallism_Col = 1.139130
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.547826
GrpLevelPara = 1.139130 

BW Util details:
bwutil = 0.000042 
total_CMD = 1144577 
util_bw = 48 
Wasted_Col = 70 
Wasted_Row = 12 
Idle = 1144447 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144523 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 24 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000263853
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 1524371 -   mf: uid=4824847, sid4294967295:w4294967295, part=28, addr=0x807c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523771), 
Ready @ 1524372 -   mf: uid=4824854, sid4294967295:w4294967295, part=28, addr=0x807c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523772), 
Ready @ 1524775 -   mf: uid=4825724, sid4294967295:w4294967295, part=28, addr=0x807c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524175), 
Ready @ 1524776 -   mf: uid=4825727, sid4294967295:w4294967295, part=28, addr=0x807c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524176), 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144523 n_act=4 n_pre=2 n_ref_event=0 n_req=24 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=4.194e-05
n_activity=161 dram_eff=0.2981
bk0: 8a 1144510i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.223077
Bank_Level_Parallism_Col = 1.139130
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.547826
GrpLevelPara = 1.139130 

BW Util details:
bwutil = 0.000042 
total_CMD = 1144577 
util_bw = 48 
Wasted_Col = 70 
Wasted_Row = 12 
Idle = 1144447 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144523 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 24 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000263853
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 1524370 -   mf: uid=4824841, sid4294967295:w4294967295, part=29, addr=0x807d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523770), 
Ready @ 1524371 -   mf: uid=4824848, sid4294967295:w4294967295, part=29, addr=0x807d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523771), 
Ready @ 1524773 -   mf: uid=4825722, sid4294967295:w4294967295, part=29, addr=0x807d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524173), 
Ready @ 1524775 -   mf: uid=4825725, sid4294967295:w4294967295, part=29, addr=0x807d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524175), 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144523 n_act=4 n_pre=2 n_ref_event=0 n_req=24 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=4.194e-05
n_activity=161 dram_eff=0.2981
bk0: 8a 1144510i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.223077
Bank_Level_Parallism_Col = 1.139130
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.547826
GrpLevelPara = 1.139130 

BW Util details:
bwutil = 0.000042 
total_CMD = 1144577 
util_bw = 48 
Wasted_Col = 70 
Wasted_Row = 12 
Idle = 1144447 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144523 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 24 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000258611
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 1524370 -   mf: uid=4824835, sid4294967295:w4294967295, part=30, addr=0x807e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523770), 
Ready @ 1524371 -   mf: uid=4824842, sid4294967295:w4294967295, part=30, addr=0x807e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523771), 
Ready @ 1524772 -   mf: uid=4825720, sid4294967295:w4294967295, part=30, addr=0x807e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524172), 
Ready @ 1524773 -   mf: uid=4825723, sid4294967295:w4294967295, part=30, addr=0x807e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524173), 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144523 n_act=4 n_pre=2 n_ref_event=0 n_req=24 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=4.194e-05
n_activity=161 dram_eff=0.2981
bk0: 8a 1144510i bk1: 8a 1144509i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.223077
Bank_Level_Parallism_Col = 1.139130
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.547826
GrpLevelPara = 1.139130 

BW Util details:
bwutil = 0.000042 
total_CMD = 1144577 
util_bw = 48 
Wasted_Col = 70 
Wasted_Row = 12 
Idle = 1144447 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144523 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 24 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000263853
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 1524366 -   mf: uid=4824820, sid4294967295:w4294967295, part=31, addr=0x803f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523766), 
Ready @ 1524367 -   mf: uid=4824825, sid4294967295:w4294967295, part=31, addr=0x803f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523767), 
Ready @ 1524368 -   mf: uid=4824830, sid4294967295:w4294967295, part=31, addr=0x807f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523768), 
Ready @ 1524370 -   mf: uid=4824836, sid4294967295:w4294967295, part=31, addr=0x807f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1523770), 
Ready @ 1524769 -   mf: uid=4825717, sid4294967295:w4294967295, part=31, addr=0x803f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524169), 
Ready @ 1524771 -   mf: uid=4825718, sid4294967295:w4294967295, part=31, addr=0x803f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524171), 
Ready @ 1524772 -   mf: uid=4825719, sid4294967295:w4294967295, part=31, addr=0x807f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524172), 
Ready @ 1524773 -   mf: uid=4825721, sid4294967295:w4294967295, part=31, addr=0x807f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1524173), 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144577 n_nop=1144529 n_act=4 n_pre=2 n_ref_event=0 n_req=23 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=3.844e-05
n_activity=160 dram_eff=0.275
bk0: 8a 1144510i bk1: 8a 1144517i bk2: 0a 1144577i bk3: 0a 1144577i bk4: 0a 1144577i bk5: 0a 1144577i bk6: 0a 1144577i bk7: 0a 1144577i bk8: 0a 1144577i bk9: 0a 1144577i bk10: 0a 1144577i bk11: 0a 1144577i bk12: 0a 1144577i bk13: 0a 1144577i bk14: 0a 1144577i bk15: 0a 1144577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.714286
Bank_Level_Parallism = 1.162791
Bank_Level_Parallism_Col = 1.070175
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.543860
GrpLevelPara = 1.070175 

BW Util details:
bwutil = 0.000038 
total_CMD = 1144577 
util_bw = 44 
Wasted_Col = 73 
Wasted_Row = 12 
Idle = 1144448 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144577 
n_nop = 1144529 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 23 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 44 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.041667 
queue_avg = 0.000226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000226284

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1247, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 161, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 12288
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.0417
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9216
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12544
icnt_total_pkts_simt_to_mem=12544
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12544
Req_Network_cycles = 1524308
Req_Network_injected_packets_per_cycle =       0.0082 
Req_Network_conflicts_per_cycle =       0.0039
Req_Network_conflicts_per_cycle_util =       1.1363
Req_Bank_Level_Parallism =       2.3744
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0046
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 12544
Reply_Network_cycles = 1524308
Reply_Network_injected_packets_per_cycle =        0.0082
Reply_Network_conflicts_per_cycle =        0.0249
Reply_Network_conflicts_per_cycle_util =       7.0870
Reply_Bank_Level_Parallism =       2.3420
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0017
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 7 min, 6 sec (4026 sec)
gpgpu_simulation_rate = 68735 (inst/sec)
gpgpu_simulation_rate = 378 (cycle/sec)
gpgpu_silicon_slowdown = 2994708x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd829d52f8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd829d53b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd829d52e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd829d52e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd829d52d8..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffd829d52d4..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 2: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 2 
gpu_sim_cycle = 1523836
gpu_sim_insn = 276730888
gpu_ipc =     181.6015
gpu_tot_sim_cycle = 3048144
gpu_tot_sim_insn = 553461776
gpu_tot_ipc =     181.5734
gpu_tot_issued_cta = 8
gpu_occupancy = 12.4979% 
gpu_tot_occupancy = 12.4978% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0082
partiton_level_parallism_total  =       0.0082
partiton_level_parallism_util =       2.3825
partiton_level_parallism_util_total  =       2.3785
L2_BW  =       0.2982 GB/Sec
L2_BW_total  =       0.2981 GB/Sec
gpu_total_sim_rate=66810

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 546816
	L1D_total_cache_misses = 22528
	L1D_total_cache_miss_rate = 0.0412
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 524288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 528384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18432

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267318, 267315, 267315, 267315, 267315, 267315, 267315, 267315, 
gpgpu_n_tot_thrd_icount = 553753344
gpgpu_n_tot_w_icount = 17304792
gpgpu_n_stall_shd_mem = 1478264
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6144
gpgpu_n_mem_write_global = 18944
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2107392
gpgpu_n_store_insn = 18440
gpgpu_n_shmem_insn = 23101440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 995328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 480448
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2488
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36604	W0_Idle:40524	W0_Scoreboard:31416012	W1:24	W2:8192	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17099968
single_issue_nums: WS0:4277064	WS1:4277040	WS2:4277040	WS3:4277040	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32768 {8:4096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 741376 {8:512,40:18432,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 151552 {8:18944,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81920 {40:2048,}
maxmflatency = 759 
max_icnt2mem_latency = 357 
maxmrqlatency = 75 
max_icnt2sh_latency = 278 
averagemflatency = 279 
avg_icnt2mem_latency = 84 
avg_mrq_latency = 19 
avg_icnt2sh_latency = 15 
mrq_lat_table:197 	74 	66 	455 	135 	289 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13255 	11439 	394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	676 	108 	371 	4433 	7774 	5275 	6145 	306 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9713 	3465 	3978 	4079 	3027 	753 	71 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	16 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1518392   1517292         0         0   1523723   1523690         0         0         0         0         0         0         0         0         0         0 
dram[1]:   1518420   1517323         0         0   1523719   1523688         0         0         0         0         0         0         0         0         0         0 
dram[2]:   1518677   1517581         0         0   1523719   1523688         0         0         0         0         0         0         0         0         0         0 
dram[3]:   1518705   1517610         0         0   1523718   1523687         0         0         0         0         0         0         0         0         0         0 
dram[4]:   1518617   1517517         0         0   1523718   1523686         0         0         0         0         0         0         0         0         0         0 
dram[5]:   1518645   1517548         0         0   1523715   1523684         0         0         0         0         0         0         0         0         0         0 
dram[6]:   1518558   1517458         0         0   1523715   1523684         0         0         0         0         0         0         0         0         0         0 
dram[7]:   1518585   1517486         0         0   1523714   1523683         0         0         0         0         0         0         0         0         0         0 
dram[8]:   1518501   1517401         0         0   1523714   1523682         0         0         0         0         0         0         0         0         0         0 
dram[9]:   1518526   1517429         0         0   1523711   1523680         0         0         0         0         0         0         0         0         0         0 
dram[10]:   1518268   1517168         0         0   1523711   1523680         0         0         0         0         0         0         0         0         0         0 
dram[11]:   1518296   1517197         0         0   1523710   1523679         0         0         0         0         0         0         0         0         0         0 
dram[12]:   1518324   1517224         0         0   1523708   1523678         0         0         0         0         0         0         0         0         0         0 
dram[13]:   1518349   1517252         0         0   1523708   1523676         0         0         0         0         0         0         0         0         0         0 
dram[14]:   1518437   1517337         0         0   1523707   1523676         0         0         0         0         0         0         0         0         0         0 
dram[15]:   1518464   1517366         0         0   1523706   1523674         0         0         0         0         0         0         0         0         0         0 
dram[16]:   1517842   1516742         0         0   1523704   1523674         0         0         0         0         0         0         0         0         0         0 
dram[17]:   1517870   1516772         0         0   1523704   1523673         0         0         0         0         0         0         0         0         0         0 
dram[18]:   1518128   1517033         0         0   1523703   1523673         0         0         0         0         0         0         0         0         0         0 
dram[19]:   1518155   1517061         0         0   1523702   1523670         0         0         0         0         0         0         0         0         0         0 
dram[20]:   1518067   1516967         0         0   1523700   1523670         0         0         0         0         0         0         0         0         0         0 
dram[21]:   1518095   1516998         0         0   1523700   1523669         0         0         0         0         0         0         0         0         0         0 
dram[22]:   1518008   1516908         0         0   1523699   1523669         0         0         0         0         0         0         0         0         0         0 
dram[23]:   1518035   1516935         0         0   1523698   1523666         0         0         0         0         0         0         0         0         0         0 
dram[24]:   1517951   1516851         0         0   1523696   1523665         0         0         0         0         0         0         0         0         0         0 
dram[25]:   1517976   1516876         0         0   1523696   1523665         0         0         0         0         0         0         0         0         0         0 
dram[26]:   1517718   1516618         0         0   1523695   1523662         0         0         0         0         0         0         0         0         0         0 
dram[27]:   1517746   1516646         0         0   1523694   1523662         0         0         0         0         0         0         0         0         0         0 
dram[28]:   1517774   1516674         0         0   1523692   1523661         0         0         0         0         0         0         0         0         0         0 
dram[29]:   1517799   1516699         0         0   1523692   1523661         0         0         0         0         0         0         0         0         0         0 
dram[30]:   1517887   1516787         0         0   1523691   1523658         0         0         0         0         0         0         0         0         0         0 
dram[31]:   1517915   1516816         0         0   1523690   1523658         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 10.000000  6.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 10.000000  6.000000      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 10.000000  6.000000      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  9.000000  6.500000      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  9.000000  7.000000      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  9.000000  7.000000      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  9.000000  7.000000      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  9.000000  7.000000      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  9.000000  7.000000      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.500000  7.000000      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  7.000000      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  7.000000      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  7.000000  7.500000      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  7.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  7.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  7.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  6.500000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  6.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  6.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  6.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  6.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  6.500000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  7.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  7.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  7.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  7.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  7.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  6.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  6.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  6.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  6.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  6.000000  9.500000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1239/192 = 6.453125
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:        48        16         0         0        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        16         0         0        24        16         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        16         0         0        24        16         0         0         0         0         0         0         0         0         0         0 
dram[3]:        40        20         0         0        24        16         0         0         0         0         0         0         0         0         0         0 
dram[4]:        40        24         0         0        24        16         0         0         0         0         0         0         0         0         0         0 
dram[5]:        40        24         0         0        24        16         0         0         0         0         0         0         0         0         0         0 
dram[6]:        40        24         0         0        24        16         0         0         0         0         0         0         0         0         0         0 
dram[7]:        40        24         0         0        24        16         0         0         0         0         0         0         0         0         0         0 
dram[8]:        40        24         0         0        24        16         0         0         0         0         0         0         0         0         0         0 
dram[9]:        36        24         0         0        24        16         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32        24         0         0        24        16         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32        24         0         0        24        16         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        28         0         0        20        16         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        32         0         0        16        16         0         0         0         0         0         0         0         0         0         0 
dram[14]:        24        32         0         0        16        16         0         0         0         0         0         0         0         0         0         0 
dram[15]:        24        32         0         0        16        16         0         0         0         0         0         0         0         0         0         0 
dram[16]:        20        32         0         0        16        16         0         0         0         0         0         0         0         0         0         0 
dram[17]:        16        32         0         0        16        16         0         0         0         0         0         0         0         0         0         0 
dram[18]:        16        32         0         0        16        16         0         0         0         0         0         0         0         0         0         0 
dram[19]:        16        32         0         0        16        16         0         0         0         0         0         0         0         0         0         0 
dram[20]:        16        32         0         0        16        16         0         0         0         0         0         0         0         0         0         0 
dram[21]:        20        32         0         0        16        16         0         0         0         0         0         0         0         0         0         0 
dram[22]:        24        32         0         0        16        16         0         0         0         0         0         0         0         0         0         0 
dram[23]:        24        32         0         0        16        16         0         0         0         0         0         0         0         0         0         0 
dram[24]:        24        32         0         0        16        16         0         0         0         0         0         0         0         0         0         0 
dram[25]:        24        32         0         0        16        16         0         0         0         0         0         0         0         0         0         0 
dram[26]:        24        32         0         0        16        16         0         0         0         0         0         0         0         0         0         0 
dram[27]:        16        32         0         0        16        16         0         0         0         0         0         0         0         0         0         0 
dram[28]:        16        32         0         0        16        16         0         0         0         0         0         0         0         0         0         0 
dram[29]:        16        32         0         0        16        16         0         0         0         0         0         0         0         0         0         0 
dram[30]:        16        32         0         0        16        16         0         0         0         0         0         0         0         0         0         0 
dram[31]:        16        44         0         0        16        16         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2908
min_bank_accesses = 0!
chip skew: 104/80 = 1.30
average mf latency per bank:
dram[0]:       5055      2580    none      none        2009      2267    none      none      none      none      none      none      none      none      none      none  
dram[1]:       1484      2521    none      none       10072      2370    none      none      none      none      none      none      none      none      none      none  
dram[2]:       1168      2575    none      none        1786      2349    none      none      none      none      none      none      none      none      none      none  
dram[3]:       1347      2171    none      none        1765      2370    none      none      none      none      none      none      none      none      none      none  
dram[4]:       1434      1842    none      none        1777      2332    none      none      none      none      none      none      none      none      none      none  
dram[5]:       1426      1852    none      none        1792      1964    none      none      none      none      none      none      none      none      none      none  
dram[6]:       1513      1856    none      none        1837      1928    none      none      none      none      none      none      none      none      none      none  
dram[7]:       1466      1842    none      none        1837      1988    none      none      none      none      none      none      none      none      none      none  
dram[8]:       1548      1884    none      none        1820      1969    none      none      none      none      none      none      none      none      none      none  
dram[9]:       1669      1812    none      none        1818      1963    none      none      none      none      none      none      none      none      none      none  
dram[10]:       2135      1899    none      none        1925      1998    none      none      none      none      none      none      none      none      none      none  
dram[11]:       2059      1806    none      none        1944      1936    none      none      none      none      none      none      none      none      none      none  
dram[12]:       2680      1659    none      none        2249      2037    none      none      none      none      none      none      none      none      none      none  
dram[13]:       2727      1431    none      none        3003      1933    none      none      none      none      none      none      none      none      none      none  
dram[14]:       2603      1478    none      none        3191      1962    none      none      none      none      none      none      none      none      none      none  
dram[15]:       2559      1436    none      none        3255      1921    none      none      none      none      none      none      none      none      none      none  
dram[16]:       2226      1473    none      none        3246      1946    none      none      none      none      none      none      none      none      none      none  
dram[17]:       2561      1437    none      none        2261      1940    none      none      none      none      none      none      none      none      none      none  
dram[18]:       2714      1485    none      none        2443      1960    none      none      none      none      none      none      none      none      none      none  
dram[19]:       2659      1472    none      none        2633      2066    none      none      none      none      none      none      none      none      none      none  
dram[20]:       2708      1538    none      none        2622      2075    none      none      none      none      none      none      none      none      none      none  
dram[21]:       2303      1562    none      none        2620      2281    none      none      none      none      none      none      none      none      none      none  
dram[22]:       2149      1573    none      none        2672      2334    none      none      none      none      none      none      none      none      none      none  
dram[23]:       2147      1537    none      none        2918      2271    none      none      none      none      none      none      none      none      none      none  
dram[24]:       2179      1565    none      none        2882      2289    none      none      none      none      none      none      none      none      none      none  
dram[25]:       2011      1531    none      none        2702      2291    none      none      none      none      none      none      none      none      none      none  
dram[26]:       2032      1572    none      none        2509      2293    none      none      none      none      none      none      none      none      none      none  
dram[27]:       2475      1528    none      none        2447      2307    none      none      none      none      none      none      none      none      none      none  
dram[28]:       2535      1564    none      none        2235      2251    none      none      none      none      none      none      none      none      none      none  
dram[29]:       2469      1526    none      none        2195      2259    none      none      none      none      none      none      none      none      none      none  
dram[30]:       2528      1395    none      none        2217      2250    none      none      none      none      none      none      none      none      none      none  
dram[31]:       2504      1136    none      none        2178      1817    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        678       469         0         0       334       344         0         0         0         0         0         0         0         0         0         0
dram[1]:        655       446         0         0       312       389         0         0         0         0         0         0         0         0         0         0
dram[2]:        471       467         0         0       277       388         0         0         0         0         0         0         0         0         0         0
dram[3]:        448       445         0         0       264       368         0         0         0         0         0         0         0         0         0         0
dram[4]:        513       469         0         0       272       370         0         0         0         0         0         0         0         0         0         0
dram[5]:        490       446         0         0       261       368         0         0         0         0         0         0         0         0         0         0
dram[6]:        553       469         0         0       267       377         0         0         0         0         0         0         0         0         0         0
dram[7]:        533       449         0         0       266       400         0         0         0         0         0         0         0         0         0         0
dram[8]:        592       469         0         0       269       378         0         0         0         0         0         0         0         0         0         0
dram[9]:        573       449         0         0       268       370         0         0         0         0         0         0         0         0         0         0
dram[10]:        759       469         0         0       309       388         0         0         0         0         0         0         0         0         0         0
dram[11]:        737       447         0         0       309       358         0         0         0         0         0         0         0         0         0         0
dram[12]:        718       469         0         0       307       400         0         0         0         0         0         0         0         0         0         0
dram[13]:        698       449         0         0       314       367         0         0         0         0         0         0         0         0         0         0
dram[14]:        633       469         0         0       325       394         0         0         0         0         0         0         0         0         0         0
dram[15]:        614       448         0         0       363       398         0         0         0         0         0         0         0         0         0         0
dram[16]:        469       469         0         0       362       384         0         0         0         0         0         0         0         0         0         0
dram[17]:        446       446         0         0       362       372         0         0         0         0         0         0         0         0         0         0
dram[18]:        466       466         0         0       361       392         0         0         0         0         0         0         0         0         0         0
dram[19]:        447       447         0         0       369       368         0         0         0         0         0         0         0         0         0         0
dram[20]:        469       469         0         0       363       385         0         0         0         0         0         0         0         0         0         0
dram[21]:        446       446         0         0       362       406         0         0         0         0         0         0         0         0         0         0
dram[22]:        469       469         0         0       387       404         0         0         0         0         0         0         0         0         0         0
dram[23]:        449       449         0         0       445       407         0         0         0         0         0         0         0         0         0         0
dram[24]:        470       469         0         0       443       408         0         0         0         0         0         0         0         0         0         0
dram[25]:        450       449         0         0       391       406         0         0         0         0         0         0         0         0         0         0
dram[26]:        469       469         0         0       373       388         0         0         0         0         0         0         0         0         0         0
dram[27]:        447       447         0         0       366       405         0         0         0         0         0         0         0         0         0         0
dram[28]:        469       469         0         0       381       413         0         0         0         0         0         0         0         0         0         0
dram[29]:        449       449         0         0       378       421         0         0         0         0         0         0         0         0         0         0
dram[30]:        469       470         0         0       347       413         0         0         0         0         0         0         0         0         0         0
dram[31]:        448       448         0         0       349       339         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 3048276 -   mf: uid=9651009, sid4294967295:w4294967295, part=0, addr=0xa44080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047676), 
Ready @ 3048277 -   mf: uid=9651017, sid4294967295:w4294967295, part=0, addr=0xa44000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047677), 
Ready @ 3048278 -   mf: uid=9651024, sid4294967295:w4294967295, part=0, addr=0xa48080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047678), 
Ready @ 3048280 -   mf: uid=9651030, sid4294967295:w4294967295, part=0, addr=0xa48000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047680), 
Ready @ 3048684 -   mf: uid=9651592, sid4294967295:w4294967295, part=0, addr=0xa48080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048084), 
Ready @ 3048686 -   mf: uid=9651594, sid4294967295:w4294967295, part=0, addr=0xa48000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048086), 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288681 n_act=6 n_pre=2 n_ref_event=0 n_req=40 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=4.893e-05
n_activity=303 dram_eff=0.3696
bk0: 8a 2288679i bk1: 8a 2288732i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288764i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.171206
Bank_Level_Parallism_Col = 1.124481
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.784232
GrpLevelPara = 1.124481 

BW Util details:
bwutil = 0.000049 
total_CMD = 2288800 
util_bw = 112 
Wasted_Col = 133 
Wasted_Row = 12 
Idle = 2288543 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288681 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 40 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 112 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.008403 
queue_avg = 0.000254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000254282
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 3048274 -   mf: uid=9651001, sid4294967295:w4294967295, part=1, addr=0xa44180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047674), 
Ready @ 3048276 -   mf: uid=9651010, sid4294967295:w4294967295, part=1, addr=0xa44100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047676), 
Ready @ 3048277 -   mf: uid=9651018, sid4294967295:w4294967295, part=1, addr=0xa48180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047677), 
Ready @ 3048278 -   mf: uid=9651025, sid4294967295:w4294967295, part=1, addr=0xa48100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047678), 
Ready @ 3048684 -   mf: uid=9651593, sid4294967295:w4294967295, part=1, addr=0xa48100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048084), 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288673 n_act=6 n_pre=2 n_ref_event=0 n_req=42 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=5.243e-05
n_activity=315 dram_eff=0.381
bk0: 8a 2288679i bk1: 8a 2288732i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288750i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.846154
Bank_Level_Parallism = 1.178439
Bank_Level_Parallism_Col = 1.134387
Bank_Level_Parallism_Ready = 1.008333
write_to_read_ratio_blp_rw_average = 0.794466
GrpLevelPara = 1.134387 

BW Util details:
bwutil = 0.000052 
total_CMD = 2288800 
util_bw = 120 
Wasted_Col = 137 
Wasted_Row = 12 
Idle = 2288531 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288673 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 42 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 120 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.007874 
queue_avg = 0.000285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000284865
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 3048273 -   mf: uid=9650993, sid4294967295:w4294967295, part=2, addr=0xa44280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047673), 
Ready @ 3048274 -   mf: uid=9651002, sid4294967295:w4294967295, part=2, addr=0xa44200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047674), 
Ready @ 3048276 -   mf: uid=9651011, sid4294967295:w4294967295, part=2, addr=0xa48280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047676), 
Ready @ 3048277 -   mf: uid=9651019, sid4294967295:w4294967295, part=2, addr=0xa48200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047677), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288673 n_act=6 n_pre=2 n_ref_event=0 n_req=42 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=5.243e-05
n_activity=317 dram_eff=0.3785
bk0: 8a 2288679i bk1: 8a 2288732i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288750i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.846154
Bank_Level_Parallism = 1.169742
Bank_Level_Parallism_Col = 1.125490
Bank_Level_Parallism_Ready = 1.008333
write_to_read_ratio_blp_rw_average = 0.796078
GrpLevelPara = 1.125490 

BW Util details:
bwutil = 0.000052 
total_CMD = 2288800 
util_bw = 120 
Wasted_Col = 139 
Wasted_Row = 12 
Idle = 2288529 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288673 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 42 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 120 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.007874 
queue_avg = 0.000287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000287487
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 3048272 -   mf: uid=9650985, sid4294967295:w4294967295, part=3, addr=0xa44380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047672), 
Ready @ 3048273 -   mf: uid=9650994, sid4294967295:w4294967295, part=3, addr=0xa44300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047673), 
Ready @ 3048274 -   mf: uid=9651003, sid4294967295:w4294967295, part=3, addr=0xa48380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047674), 
Ready @ 3048276 -   mf: uid=9651012, sid4294967295:w4294967295, part=3, addr=0xa48300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047676), 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288679 n_act=6 n_pre=2 n_ref_event=0 n_req=41 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=5.068e-05
n_activity=308 dram_eff=0.3766
bk0: 8a 2288692i bk1: 8a 2288727i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288750i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853659
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.840000
Bank_Level_Parallism = 1.175573
Bank_Level_Parallism_Col = 1.130081
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.788618
GrpLevelPara = 1.130081 

BW Util details:
bwutil = 0.000051 
total_CMD = 2288800 
util_bw = 116 
Wasted_Col = 134 
Wasted_Row = 12 
Idle = 2288538 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 26 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288679 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 41 
total_req = 116 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 116 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.024793 
queue_avg = 0.000286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000286176
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 3048272 -   mf: uid=9650977, sid4294967295:w4294967295, part=4, addr=0xa44480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047672), 
Ready @ 3048273 -   mf: uid=9650986, sid4294967295:w4294967295, part=4, addr=0xa44400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047673), 
Ready @ 3048274 -   mf: uid=9650995, sid4294967295:w4294967295, part=4, addr=0xa48480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047674), 
Ready @ 3048276 -   mf: uid=9651004, sid4294967295:w4294967295, part=4, addr=0xa48400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047676), 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288672 n_act=6 n_pre=2 n_ref_event=0 n_req=42 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=5.243e-05
n_activity=318 dram_eff=0.3774
bk0: 8a 2288692i bk1: 8a 2288719i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288750i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.846154
Bank_Level_Parallism = 1.165441
Bank_Level_Parallism_Col = 1.125490
Bank_Level_Parallism_Ready = 1.016667
write_to_read_ratio_blp_rw_average = 0.796078
GrpLevelPara = 1.125490 

BW Util details:
bwutil = 0.000052 
total_CMD = 2288800 
util_bw = 120 
Wasted_Col = 140 
Wasted_Row = 12 
Idle = 2288528 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288672 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 42 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 120 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000289235
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 3048270 -   mf: uid=9650969, sid4294967295:w4294967295, part=5, addr=0xa44580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047670), 
Ready @ 3048272 -   mf: uid=9650978, sid4294967295:w4294967295, part=5, addr=0xa44500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047672), 
Ready @ 3048273 -   mf: uid=9650987, sid4294967295:w4294967295, part=5, addr=0xa48580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047673), 
Ready @ 3048274 -   mf: uid=9650996, sid4294967295:w4294967295, part=5, addr=0xa48500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047674), 
Ready @ 3048646 -   mf: uid=9651565, sid4294967295:w4294967295, part=5, addr=0xa46580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048046), 
Ready @ 3048647 -   mf: uid=9651567, sid4294967295:w4294967295, part=5, addr=0xa46500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048047), 
Ready @ 3048682 -   mf: uid=9651589, sid4294967295:w4294967295, part=5, addr=0xa46580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048082), 
Ready @ 3048683 -   mf: uid=9651591, sid4294967295:w4294967295, part=5, addr=0xa46500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048083), 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288673 n_act=6 n_pre=2 n_ref_event=0 n_req=42 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=5.243e-05
n_activity=315 dram_eff=0.381
bk0: 8a 2288692i bk1: 8a 2288719i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288750i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.846154
Bank_Level_Parallism = 1.178439
Bank_Level_Parallism_Col = 1.134387
Bank_Level_Parallism_Ready = 1.008333
write_to_read_ratio_blp_rw_average = 0.794466
GrpLevelPara = 1.134387 

BW Util details:
bwutil = 0.000052 
total_CMD = 2288800 
util_bw = 120 
Wasted_Col = 137 
Wasted_Row = 12 
Idle = 2288531 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288673 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 42 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 120 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.007874 
queue_avg = 0.000285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000284865
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 3048269 -   mf: uid=9650961, sid4294967295:w4294967295, part=6, addr=0xa44680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047669), 
Ready @ 3048270 -   mf: uid=9650970, sid4294967295:w4294967295, part=6, addr=0xa44600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047670), 
Ready @ 3048272 -   mf: uid=9650979, sid4294967295:w4294967295, part=6, addr=0xa48680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047672), 
Ready @ 3048273 -   mf: uid=9650988, sid4294967295:w4294967295, part=6, addr=0xa48600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047673), 
Ready @ 3048646 -   mf: uid=9651563, sid4294967295:w4294967295, part=6, addr=0xa46680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048046), 
Ready @ 3048647 -   mf: uid=9651566, sid4294967295:w4294967295, part=6, addr=0xa46600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048047), 
Ready @ 3048682 -   mf: uid=9651588, sid4294967295:w4294967295, part=6, addr=0xa46680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048082), 
Ready @ 3048683 -   mf: uid=9651590, sid4294967295:w4294967295, part=6, addr=0xa46600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048083), 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288673 n_act=6 n_pre=2 n_ref_event=0 n_req=42 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=5.243e-05
n_activity=317 dram_eff=0.3785
bk0: 8a 2288692i bk1: 8a 2288719i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288750i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.846154
Bank_Level_Parallism = 1.169742
Bank_Level_Parallism_Col = 1.125490
Bank_Level_Parallism_Ready = 1.008333
write_to_read_ratio_blp_rw_average = 0.796078
GrpLevelPara = 1.125490 

BW Util details:
bwutil = 0.000052 
total_CMD = 2288800 
util_bw = 120 
Wasted_Col = 139 
Wasted_Row = 12 
Idle = 2288529 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288673 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 42 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 120 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.007874 
queue_avg = 0.000287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000287487
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 7): 
Ready @ 3048268 -   mf: uid=9650953, sid4294967295:w4294967295, part=7, addr=0xa44780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047668), 
Ready @ 3048269 -   mf: uid=9650962, sid4294967295:w4294967295, part=7, addr=0xa44700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047669), 
Ready @ 3048270 -   mf: uid=9650971, sid4294967295:w4294967295, part=7, addr=0xa48780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047670), 
Ready @ 3048272 -   mf: uid=9650980, sid4294967295:w4294967295, part=7, addr=0xa48700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047672), 
Ready @ 3048644 -   mf: uid=9651561, sid4294967295:w4294967295, part=7, addr=0xa46780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048044), 
Ready @ 3048646 -   mf: uid=9651564, sid4294967295:w4294967295, part=7, addr=0xa46700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048046), 
Ready @ 3048679 -   mf: uid=9651587, sid4294967295:w4294967295, part=7, addr=0xa46700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048079), 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288675 n_act=6 n_pre=2 n_ref_event=0 n_req=42 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=5.243e-05
n_activity=320 dram_eff=0.375
bk0: 8a 2288693i bk1: 8a 2288720i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288750i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.846154
Bank_Level_Parallism = 1.171004
Bank_Level_Parallism_Col = 1.126482
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.794466
GrpLevelPara = 1.126482 

BW Util details:
bwutil = 0.000052 
total_CMD = 2288800 
util_bw = 120 
Wasted_Col = 137 
Wasted_Row = 12 
Idle = 2288531 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 26 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288675 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 42 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 120 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.024000 
queue_avg = 0.000278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000277875
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 7): 
Ready @ 3048268 -   mf: uid=9650954, sid4294967295:w4294967295, part=8, addr=0xa44800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047668), 
Ready @ 3048269 -   mf: uid=9650963, sid4294967295:w4294967295, part=8, addr=0xa48880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047669), 
Ready @ 3048270 -   mf: uid=9650972, sid4294967295:w4294967295, part=8, addr=0xa48800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047670), 
Ready @ 3048643 -   mf: uid=9651559, sid4294967295:w4294967295, part=8, addr=0xa46880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048043), 
Ready @ 3048644 -   mf: uid=9651562, sid4294967295:w4294967295, part=8, addr=0xa46800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048044), 
Ready @ 3048676 -   mf: uid=9651584, sid4294967295:w4294967295, part=8, addr=0xa48880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048076), 
Ready @ 3048678 -   mf: uid=9651586, sid4294967295:w4294967295, part=8, addr=0xa48800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048078), 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288672 n_act=6 n_pre=2 n_ref_event=0 n_req=42 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=5.243e-05
n_activity=322 dram_eff=0.3727
bk0: 8a 2288693i bk1: 8a 2288719i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288750i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.846154
Bank_Level_Parallism = 1.166052
Bank_Level_Parallism_Col = 1.125984
Bank_Level_Parallism_Ready = 1.016667
write_to_read_ratio_blp_rw_average = 0.795276
GrpLevelPara = 1.125984 

BW Util details:
bwutil = 0.000052 
total_CMD = 2288800 
util_bw = 120 
Wasted_Col = 139 
Wasted_Row = 12 
Idle = 2288529 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288672 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 42 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 120 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000276127
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 3048268 -   mf: uid=9650955, sid4294967295:w4294967295, part=9, addr=0xa48980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047668), 
Ready @ 3048269 -   mf: uid=9650964, sid4294967295:w4294967295, part=9, addr=0xa48900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047669), 
Ready @ 3048642 -   mf: uid=9651557, sid4294967295:w4294967295, part=9, addr=0xa46980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048042), 
Ready @ 3048643 -   mf: uid=9651560, sid4294967295:w4294967295, part=9, addr=0xa46900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048043), 
Ready @ 3048675 -   mf: uid=9651582, sid4294967295:w4294967295, part=9, addr=0xa48980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048075), 
Ready @ 3048676 -   mf: uid=9651585, sid4294967295:w4294967295, part=9, addr=0xa48900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048076), 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288677 n_act=6 n_pre=2 n_ref_event=0 n_req=41 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=5.068e-05
n_activity=311 dram_eff=0.373
bk0: 8a 2288700i bk1: 8a 2288719i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288750i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853659
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.840000
Bank_Level_Parallism = 1.184615
Bank_Level_Parallism_Col = 1.139344
Bank_Level_Parallism_Ready = 1.008621
write_to_read_ratio_blp_rw_average = 0.786885
GrpLevelPara = 1.139344 

BW Util details:
bwutil = 0.000051 
total_CMD = 2288800 
util_bw = 116 
Wasted_Col = 132 
Wasted_Row = 12 
Idle = 2288540 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288677 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 41 
total_req = 116 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 116 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.008130 
queue_avg = 0.000270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000270447
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 3048268 -   mf: uid=9650947, sid4294967295:w4294967295, part=10, addr=0xa48a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047668), 
Ready @ 3048269 -   mf: uid=9650956, sid4294967295:w4294967295, part=10, addr=0xa48a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047669), 
Ready @ 3048642 -   mf: uid=9651555, sid4294967295:w4294967295, part=10, addr=0xa46a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048042), 
Ready @ 3048643 -   mf: uid=9651558, sid4294967295:w4294967295, part=10, addr=0xa46a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048043), 
Ready @ 3048674 -   mf: uid=9651580, sid4294967295:w4294967295, part=10, addr=0xa48a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048074), 
Ready @ 3048675 -   mf: uid=9651583, sid4294967295:w4294967295, part=10, addr=0xa48a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048075), 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288681 n_act=6 n_pre=2 n_ref_event=0 n_req=40 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=4.893e-05
n_activity=301 dram_eff=0.3721
bk0: 8a 2288706i bk1: 8a 2288719i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288750i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.180392
Bank_Level_Parallism_Col = 1.133891
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.782427
GrpLevelPara = 1.133891 

BW Util details:
bwutil = 0.000049 
total_CMD = 2288800 
util_bw = 112 
Wasted_Col = 131 
Wasted_Row = 12 
Idle = 2288545 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288681 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 40 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 112 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.008403 
queue_avg = 0.000273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000273069
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 3048266 -   mf: uid=9650941, sid4294967295:w4294967295, part=11, addr=0xa48b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047666), 
Ready @ 3048268 -   mf: uid=9650948, sid4294967295:w4294967295, part=11, addr=0xa48b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047668), 
Ready @ 3048640 -   mf: uid=9651553, sid4294967295:w4294967295, part=11, addr=0xa46b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048040), 
Ready @ 3048642 -   mf: uid=9651556, sid4294967295:w4294967295, part=11, addr=0xa46b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048042), 
Ready @ 3048674 -   mf: uid=9651578, sid4294967295:w4294967295, part=11, addr=0xa48b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048074), 
Ready @ 3048675 -   mf: uid=9651581, sid4294967295:w4294967295, part=11, addr=0xa48b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048075), 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288683 n_act=6 n_pre=2 n_ref_event=0 n_req=40 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=4.893e-05
n_activity=304 dram_eff=0.3684
bk0: 8a 2288707i bk1: 8a 2288720i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288750i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.181818
Bank_Level_Parallism_Col = 1.135021
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.780591
GrpLevelPara = 1.135021 

BW Util details:
bwutil = 0.000049 
total_CMD = 2288800 
util_bw = 112 
Wasted_Col = 129 
Wasted_Row = 12 
Idle = 2288547 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 26 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288683 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 40 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 112 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000051 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.025641 
queue_avg = 0.000250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00025035
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 3048266 -   mf: uid=9650942, sid4294967295:w4294967295, part=12, addr=0xa48c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047666), 
Ready @ 3048639 -   mf: uid=9651551, sid4294967295:w4294967295, part=12, addr=0xa46c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048039), 
Ready @ 3048640 -   mf: uid=9651554, sid4294967295:w4294967295, part=12, addr=0xa46c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048040), 
Ready @ 3048672 -   mf: uid=9651576, sid4294967295:w4294967295, part=12, addr=0xa48c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048072), 
Ready @ 3048674 -   mf: uid=9651579, sid4294967295:w4294967295, part=12, addr=0xa48c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048074), 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288689 n_act=6 n_pre=2 n_ref_event=0 n_req=38 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=88 bw_util=4.544e-05
n_activity=289 dram_eff=0.3599
bk0: 8a 2288720i bk1: 8a 2288713i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288757i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.818182
Bank_Level_Parallism = 1.193277
Bank_Level_Parallism_Col = 1.144144
Bank_Level_Parallism_Ready = 1.009615
write_to_read_ratio_blp_rw_average = 0.765766
GrpLevelPara = 1.144144 

BW Util details:
bwutil = 0.000045 
total_CMD = 2288800 
util_bw = 104 
Wasted_Col = 122 
Wasted_Row = 12 
Idle = 2288562 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288689 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 88 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 38 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 104 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.009009 
queue_avg = 0.000211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000210591
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 3048638 -   mf: uid=9651549, sid4294967295:w4294967295, part=13, addr=0xa46d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048038), 
Ready @ 3048639 -   mf: uid=9651552, sid4294967295:w4294967295, part=13, addr=0xa46d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048039), 
Ready @ 3048671 -   mf: uid=9651574, sid4294967295:w4294967295, part=13, addr=0xa48d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048071), 
Ready @ 3048672 -   mf: uid=9651577, sid4294967295:w4294967295, part=13, addr=0xa48d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048072), 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288688 n_act=6 n_pre=2 n_ref_event=0 n_req=38 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=88 bw_util=4.544e-05
n_activity=288 dram_eff=0.3611
bk0: 8a 2288720i bk1: 8a 2288706i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288764i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.818182
Bank_Level_Parallism = 1.198312
Bank_Level_Parallism_Col = 1.154545
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.763636
GrpLevelPara = 1.154545 

BW Util details:
bwutil = 0.000045 
total_CMD = 2288800 
util_bw = 104 
Wasted_Col = 121 
Wasted_Row = 12 
Idle = 2288563 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288688 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 88 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 38 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 104 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000197046
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 3048230 -   mf: uid=9650783, sid4294967295:w4294967295, part=14, addr=0xa46e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047630), 
Ready @ 3048232 -   mf: uid=9650789, sid4294967295:w4294967295, part=14, addr=0xa46e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047632), 
Ready @ 3048638 -   mf: uid=9651547, sid4294967295:w4294967295, part=14, addr=0xa46e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048038), 
Ready @ 3048639 -   mf: uid=9651550, sid4294967295:w4294967295, part=14, addr=0xa46e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048039), 
Ready @ 3048670 -   mf: uid=9651572, sid4294967295:w4294967295, part=14, addr=0xa48e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048070), 
Ready @ 3048671 -   mf: uid=9651575, sid4294967295:w4294967295, part=14, addr=0xa48e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048071), 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288689 n_act=6 n_pre=2 n_ref_event=0 n_req=38 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=88 bw_util=4.544e-05
n_activity=289 dram_eff=0.3599
bk0: 8a 2288720i bk1: 8a 2288706i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288764i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.818182
Bank_Level_Parallism = 1.193277
Bank_Level_Parallism_Col = 1.144144
Bank_Level_Parallism_Ready = 1.009615
write_to_read_ratio_blp_rw_average = 0.765766
GrpLevelPara = 1.144144 

BW Util details:
bwutil = 0.000045 
total_CMD = 2288800 
util_bw = 104 
Wasted_Col = 122 
Wasted_Row = 12 
Idle = 2288562 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288689 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 88 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 38 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 104 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.009009 
queue_avg = 0.000196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000196173
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 3048229 -   mf: uid=9650777, sid4294967295:w4294967295, part=15, addr=0xa46f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047629), 
Ready @ 3048230 -   mf: uid=9650784, sid4294967295:w4294967295, part=15, addr=0xa46f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047630), 
Ready @ 3048636 -   mf: uid=9651545, sid4294967295:w4294967295, part=15, addr=0xa46f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048036), 
Ready @ 3048638 -   mf: uid=9651548, sid4294967295:w4294967295, part=15, addr=0xa46f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048038), 
Ready @ 3048670 -   mf: uid=9651570, sid4294967295:w4294967295, part=15, addr=0xa48f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048070), 
Ready @ 3048671 -   mf: uid=9651573, sid4294967295:w4294967295, part=15, addr=0xa48f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048071), 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288690 n_act=6 n_pre=2 n_ref_event=0 n_req=38 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=88 bw_util=4.544e-05
n_activity=289 dram_eff=0.3599
bk0: 8a 2288720i bk1: 8a 2288707i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288764i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.818182
Bank_Level_Parallism = 1.189076
Bank_Level_Parallism_Col = 1.144796
Bank_Level_Parallism_Ready = 1.009615
write_to_read_ratio_blp_rw_average = 0.764706
GrpLevelPara = 1.144796 

BW Util details:
bwutil = 0.000045 
total_CMD = 2288800 
util_bw = 104 
Wasted_Col = 122 
Wasted_Row = 12 
Idle = 2288562 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288690 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 88 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 38 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 104 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.018182 
queue_avg = 0.000197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00019661
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 3048228 -   mf: uid=9650771, sid4294967295:w4294967295, part=16, addr=0xa47080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047628), 
Ready @ 3048229 -   mf: uid=9650778, sid4294967295:w4294967295, part=16, addr=0xa47000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047629), 
Ready @ 3048635 -   mf: uid=9651543, sid4294967295:w4294967295, part=16, addr=0xa47080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048035), 
Ready @ 3048636 -   mf: uid=9651546, sid4294967295:w4294967295, part=16, addr=0xa47000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048036), 
Ready @ 3048668 -   mf: uid=9651568, sid4294967295:w4294967295, part=16, addr=0xa49080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048068), 
Ready @ 3048670 -   mf: uid=9651571, sid4294967295:w4294967295, part=16, addr=0xa49000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048070), 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288693 n_act=6 n_pre=2 n_ref_event=0 n_req=37 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=84 bw_util=4.369e-05
n_activity=281 dram_eff=0.3559
bk0: 8a 2288727i bk1: 8a 2288706i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288764i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837838
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.809524
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.149533
Bank_Level_Parallism_Ready = 1.010000
write_to_read_ratio_blp_rw_average = 0.757009
GrpLevelPara = 1.149533 

BW Util details:
bwutil = 0.000044 
total_CMD = 2288800 
util_bw = 100 
Wasted_Col = 118 
Wasted_Row = 12 
Idle = 2288570 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288693 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 84 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 37 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 100 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000044 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.009346 
queue_avg = 0.000195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000194862
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 3048228 -   mf: uid=9650766, sid4294967295:w4294967295, part=17, addr=0xa47180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047628), 
Ready @ 3048229 -   mf: uid=9650772, sid4294967295:w4294967295, part=17, addr=0xa47100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047629), 
Ready @ 3048634 -   mf: uid=9651541, sid4294967295:w4294967295, part=17, addr=0xa47180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048034), 
Ready @ 3048635 -   mf: uid=9651544, sid4294967295:w4294967295, part=17, addr=0xa47100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048035), 
Ready @ 3048668 -   mf: uid=9651569, sid4294967295:w4294967295, part=17, addr=0xa49100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048068), 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288696 n_act=6 n_pre=2 n_ref_event=0 n_req=36 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=4.194e-05
n_activity=268 dram_eff=0.3582
bk0: 8a 2288733i bk1: 8a 2288706i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288764i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.211712
Bank_Level_Parallism_Col = 1.165854
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.746341
GrpLevelPara = 1.165854 

BW Util details:
bwutil = 0.000042 
total_CMD = 2288800 
util_bw = 96 
Wasted_Col = 114 
Wasted_Row = 12 
Idle = 2288578 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 71 
rwq = 0 
CCDLc_limit_alone = 71 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288696 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 36 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 96 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000194425
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 3048226 -   mf: uid=9650760, sid4294967295:w4294967295, part=18, addr=0xa47280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047626), 
Ready @ 3048228 -   mf: uid=9650767, sid4294967295:w4294967295, part=18, addr=0xa47200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047628), 
Ready @ 3048634 -   mf: uid=9651539, sid4294967295:w4294967295, part=18, addr=0xa47280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048034), 
Ready @ 3048635 -   mf: uid=9651542, sid4294967295:w4294967295, part=18, addr=0xa47200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048035), 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288697 n_act=6 n_pre=2 n_ref_event=0 n_req=36 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=4.194e-05
n_activity=269 dram_eff=0.3569
bk0: 8a 2288733i bk1: 8a 2288706i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288764i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.206278
Bank_Level_Parallism_Col = 1.154589
Bank_Level_Parallism_Ready = 1.010417
write_to_read_ratio_blp_rw_average = 0.748792
GrpLevelPara = 1.154589 

BW Util details:
bwutil = 0.000042 
total_CMD = 2288800 
util_bw = 96 
Wasted_Col = 115 
Wasted_Row = 12 
Idle = 2288577 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288697 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 36 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 96 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.009709 
queue_avg = 0.000191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000191367
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 3048225 -   mf: uid=9650754, sid4294967295:w4294967295, part=19, addr=0xa47380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047625), 
Ready @ 3048226 -   mf: uid=9650761, sid4294967295:w4294967295, part=19, addr=0xa47300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047626), 
Ready @ 3048632 -   mf: uid=9651537, sid4294967295:w4294967295, part=19, addr=0xa47380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048032), 
Ready @ 3048634 -   mf: uid=9651540, sid4294967295:w4294967295, part=19, addr=0xa47300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048034), 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288698 n_act=6 n_pre=2 n_ref_event=0 n_req=36 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=4.194e-05
n_activity=269 dram_eff=0.3569
bk0: 8a 2288733i bk1: 8a 2288707i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288764i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.201794
Bank_Level_Parallism_Col = 1.155340
Bank_Level_Parallism_Ready = 1.010417
write_to_read_ratio_blp_rw_average = 0.747573
GrpLevelPara = 1.155340 

BW Util details:
bwutil = 0.000042 
total_CMD = 2288800 
util_bw = 96 
Wasted_Col = 115 
Wasted_Row = 12 
Idle = 2288577 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288698 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 36 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 96 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.019608 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000193988
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 3048224 -   mf: uid=9650748, sid4294967295:w4294967295, part=20, addr=0xa47480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047624), 
Ready @ 3048225 -   mf: uid=9650755, sid4294967295:w4294967295, part=20, addr=0xa47400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047625), 
Ready @ 3048631 -   mf: uid=9651535, sid4294967295:w4294967295, part=20, addr=0xa47480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048031), 
Ready @ 3048632 -   mf: uid=9651538, sid4294967295:w4294967295, part=20, addr=0xa47400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048032), 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288697 n_act=6 n_pre=2 n_ref_event=0 n_req=36 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=4.194e-05
n_activity=269 dram_eff=0.3569
bk0: 8a 2288733i bk1: 8a 2288706i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288764i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.206278
Bank_Level_Parallism_Col = 1.154589
Bank_Level_Parallism_Ready = 1.010417
write_to_read_ratio_blp_rw_average = 0.748792
GrpLevelPara = 1.154589 

BW Util details:
bwutil = 0.000042 
total_CMD = 2288800 
util_bw = 96 
Wasted_Col = 115 
Wasted_Row = 12 
Idle = 2288577 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288697 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 36 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 96 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.009709 
queue_avg = 0.000195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000194862
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 3048224 -   mf: uid=9650742, sid4294967295:w4294967295, part=21, addr=0xa47580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047624), 
Ready @ 3048225 -   mf: uid=9650749, sid4294967295:w4294967295, part=21, addr=0xa47500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047625), 
Ready @ 3048630 -   mf: uid=9651533, sid4294967295:w4294967295, part=21, addr=0xa47580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048030), 
Ready @ 3048631 -   mf: uid=9651536, sid4294967295:w4294967295, part=21, addr=0xa47500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048031), 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288692 n_act=6 n_pre=2 n_ref_event=0 n_req=37 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=84 bw_util=4.369e-05
n_activity=280 dram_eff=0.3571
bk0: 8a 2288727i bk1: 8a 2288706i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288764i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837838
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.809524
Bank_Level_Parallism = 1.205240
Bank_Level_Parallism_Col = 1.160377
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.754717
GrpLevelPara = 1.160377 

BW Util details:
bwutil = 0.000044 
total_CMD = 2288800 
util_bw = 100 
Wasted_Col = 117 
Wasted_Row = 12 
Idle = 2288571 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288692 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 84 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 37 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 100 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000044 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000194425
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 3048222 -   mf: uid=9650735, sid4294967295:w4294967295, part=22, addr=0xa47680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047622), 
Ready @ 3048224 -   mf: uid=9650743, sid4294967295:w4294967295, part=22, addr=0xa47600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047624), 
Ready @ 3048253 -   mf: uid=9650887, sid4294967295:w4294967295, part=22, addr=0xa45680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047653), 
Ready @ 3048630 -   mf: uid=9651531, sid4294967295:w4294967295, part=22, addr=0xa47680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048030), 
Ready @ 3048631 -   mf: uid=9651534, sid4294967295:w4294967295, part=22, addr=0xa47600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048031), 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288689 n_act=6 n_pre=2 n_ref_event=0 n_req=38 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=88 bw_util=4.544e-05
n_activity=289 dram_eff=0.3599
bk0: 8a 2288720i bk1: 8a 2288706i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288764i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.818182
Bank_Level_Parallism = 1.193277
Bank_Level_Parallism_Col = 1.144144
Bank_Level_Parallism_Ready = 1.009615
write_to_read_ratio_blp_rw_average = 0.765766
GrpLevelPara = 1.144144 

BW Util details:
bwutil = 0.000045 
total_CMD = 2288800 
util_bw = 104 
Wasted_Col = 122 
Wasted_Row = 12 
Idle = 2288562 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288689 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 88 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 38 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 104 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.009009 
queue_avg = 0.000196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000196173
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 3048221 -   mf: uid=9650728, sid4294967295:w4294967295, part=23, addr=0xa47780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047621), 
Ready @ 3048222 -   mf: uid=9650736, sid4294967295:w4294967295, part=23, addr=0xa47700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047622), 
Ready @ 3048252 -   mf: uid=9650882, sid4294967295:w4294967295, part=23, addr=0xa45780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047652), 
Ready @ 3048253 -   mf: uid=9650888, sid4294967295:w4294967295, part=23, addr=0xa45700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047653), 
Ready @ 3048628 -   mf: uid=9651529, sid4294967295:w4294967295, part=23, addr=0xa47780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048028), 
Ready @ 3048630 -   mf: uid=9651532, sid4294967295:w4294967295, part=23, addr=0xa47700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048030), 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288688 n_act=6 n_pre=2 n_ref_event=0 n_req=38 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=88 bw_util=4.544e-05
n_activity=290 dram_eff=0.3586
bk0: 8a 2288720i bk1: 8a 2288706i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288764i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.818182
Bank_Level_Parallism = 1.188285
Bank_Level_Parallism_Col = 1.144144
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.765766
GrpLevelPara = 1.144144 

BW Util details:
bwutil = 0.000045 
total_CMD = 2288800 
util_bw = 104 
Wasted_Col = 123 
Wasted_Row = 12 
Idle = 2288561 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288688 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 88 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 38 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 104 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00019661
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 3048220 -   mf: uid=9650723, sid4294967295:w4294967295, part=24, addr=0xa47880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047620), 
Ready @ 3048221 -   mf: uid=9650729, sid4294967295:w4294967295, part=24, addr=0xa47800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047621), 
Ready @ 3048252 -   mf: uid=9650876, sid4294967295:w4294967295, part=24, addr=0xa45880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047652), 
Ready @ 3048253 -   mf: uid=9650883, sid4294967295:w4294967295, part=24, addr=0xa45800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047653), 
Ready @ 3048627 -   mf: uid=9651527, sid4294967295:w4294967295, part=24, addr=0xa47880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048027), 
Ready @ 3048628 -   mf: uid=9651530, sid4294967295:w4294967295, part=24, addr=0xa47800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048028), 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288688 n_act=6 n_pre=2 n_ref_event=0 n_req=38 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=88 bw_util=4.544e-05
n_activity=290 dram_eff=0.3586
bk0: 8a 2288720i bk1: 8a 2288706i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288764i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.818182
Bank_Level_Parallism = 1.188285
Bank_Level_Parallism_Col = 1.144144
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.765766
GrpLevelPara = 1.144144 

BW Util details:
bwutil = 0.000045 
total_CMD = 2288800 
util_bw = 104 
Wasted_Col = 123 
Wasted_Row = 12 
Idle = 2288561 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288688 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 88 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 38 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 104 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00019792
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 3048220 -   mf: uid=9650717, sid4294967295:w4294967295, part=25, addr=0xa47980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047620), 
Ready @ 3048221 -   mf: uid=9650724, sid4294967295:w4294967295, part=25, addr=0xa47900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047621), 
Ready @ 3048250 -   mf: uid=9650870, sid4294967295:w4294967295, part=25, addr=0xa45980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047650), 
Ready @ 3048252 -   mf: uid=9650877, sid4294967295:w4294967295, part=25, addr=0xa45900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047652), 
Ready @ 3048626 -   mf: uid=9651525, sid4294967295:w4294967295, part=25, addr=0xa47980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048026), 
Ready @ 3048627 -   mf: uid=9651528, sid4294967295:w4294967295, part=25, addr=0xa47900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048027), 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288688 n_act=6 n_pre=2 n_ref_event=0 n_req=38 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=88 bw_util=4.544e-05
n_activity=290 dram_eff=0.3586
bk0: 8a 2288720i bk1: 8a 2288706i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288764i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.818182
Bank_Level_Parallism = 1.188285
Bank_Level_Parallism_Col = 1.144144
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.765766
GrpLevelPara = 1.144144 

BW Util details:
bwutil = 0.000045 
total_CMD = 2288800 
util_bw = 104 
Wasted_Col = 123 
Wasted_Row = 12 
Idle = 2288561 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288688 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 88 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 38 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 104 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000195299
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 3048218 -   mf: uid=9650711, sid4294967295:w4294967295, part=26, addr=0xa47a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047618), 
Ready @ 3048220 -   mf: uid=9650718, sid4294967295:w4294967295, part=26, addr=0xa47a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047620), 
Ready @ 3048249 -   mf: uid=9650864, sid4294967295:w4294967295, part=26, addr=0xa45a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047649), 
Ready @ 3048250 -   mf: uid=9650871, sid4294967295:w4294967295, part=26, addr=0xa45a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047650), 
Ready @ 3048626 -   mf: uid=9651523, sid4294967295:w4294967295, part=26, addr=0xa47a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048026), 
Ready @ 3048627 -   mf: uid=9651526, sid4294967295:w4294967295, part=26, addr=0xa47a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048027), 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288689 n_act=6 n_pre=2 n_ref_event=0 n_req=38 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=88 bw_util=4.544e-05
n_activity=291 dram_eff=0.3574
bk0: 8a 2288720i bk1: 8a 2288706i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288764i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.818182
Bank_Level_Parallism = 1.183333
Bank_Level_Parallism_Col = 1.133929
Bank_Level_Parallism_Ready = 1.009615
write_to_read_ratio_blp_rw_average = 0.767857
GrpLevelPara = 1.133929 

BW Util details:
bwutil = 0.000045 
total_CMD = 2288800 
util_bw = 104 
Wasted_Col = 124 
Wasted_Row = 12 
Idle = 2288560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288689 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 88 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 38 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 104 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.009009 
queue_avg = 0.000196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000196173
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 3048217 -   mf: uid=9650705, sid4294967295:w4294967295, part=27, addr=0xa47b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047617), 
Ready @ 3048218 -   mf: uid=9650712, sid4294967295:w4294967295, part=27, addr=0xa47b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047618), 
Ready @ 3048248 -   mf: uid=9650858, sid4294967295:w4294967295, part=27, addr=0xa45b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047648), 
Ready @ 3048249 -   mf: uid=9650865, sid4294967295:w4294967295, part=27, addr=0xa45b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047649), 
Ready @ 3048624 -   mf: uid=9651521, sid4294967295:w4294967295, part=27, addr=0xa47b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048024), 
Ready @ 3048626 -   mf: uid=9651524, sid4294967295:w4294967295, part=27, addr=0xa47b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048026), 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288696 n_act=6 n_pre=2 n_ref_event=0 n_req=36 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=4.194e-05
n_activity=270 dram_eff=0.3556
bk0: 8a 2288733i bk1: 8a 2288706i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288764i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.200893
Bank_Level_Parallism_Col = 1.154589
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.748792
GrpLevelPara = 1.154589 

BW Util details:
bwutil = 0.000042 
total_CMD = 2288800 
util_bw = 96 
Wasted_Col = 116 
Wasted_Row = 12 
Idle = 2288576 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288696 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 36 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 96 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000195299
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 3048216 -   mf: uid=9650699, sid4294967295:w4294967295, part=28, addr=0xa47c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047616), 
Ready @ 3048217 -   mf: uid=9650706, sid4294967295:w4294967295, part=28, addr=0xa47c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047617), 
Ready @ 3048248 -   mf: uid=9650859, sid4294967295:w4294967295, part=28, addr=0xa45c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047648), 
Ready @ 3048623 -   mf: uid=9651519, sid4294967295:w4294967295, part=28, addr=0xa47c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048023), 
Ready @ 3048624 -   mf: uid=9651522, sid4294967295:w4294967295, part=28, addr=0xa47c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048024), 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288696 n_act=6 n_pre=2 n_ref_event=0 n_req=36 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=4.194e-05
n_activity=270 dram_eff=0.3556
bk0: 8a 2288733i bk1: 8a 2288706i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288764i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.200893
Bank_Level_Parallism_Col = 1.154589
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.748792
GrpLevelPara = 1.154589 

BW Util details:
bwutil = 0.000042 
total_CMD = 2288800 
util_bw = 96 
Wasted_Col = 116 
Wasted_Row = 12 
Idle = 2288576 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288696 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 36 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 96 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000195299
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 3048216 -   mf: uid=9650693, sid4294967295:w4294967295, part=29, addr=0xa47d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047616), 
Ready @ 3048217 -   mf: uid=9650700, sid4294967295:w4294967295, part=29, addr=0xa47d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047617), 
Ready @ 3048622 -   mf: uid=9651517, sid4294967295:w4294967295, part=29, addr=0xa47d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048022), 
Ready @ 3048623 -   mf: uid=9651520, sid4294967295:w4294967295, part=29, addr=0xa47d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048023), 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288696 n_act=6 n_pre=2 n_ref_event=0 n_req=36 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=4.194e-05
n_activity=270 dram_eff=0.3556
bk0: 8a 2288733i bk1: 8a 2288706i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288764i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.200893
Bank_Level_Parallism_Col = 1.154589
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.748792
GrpLevelPara = 1.154589 

BW Util details:
bwutil = 0.000042 
total_CMD = 2288800 
util_bw = 96 
Wasted_Col = 116 
Wasted_Row = 12 
Idle = 2288576 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288696 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 36 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 96 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000192677
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 3048214 -   mf: uid=9650687, sid4294967295:w4294967295, part=30, addr=0xa47e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047614), 
Ready @ 3048216 -   mf: uid=9650694, sid4294967295:w4294967295, part=30, addr=0xa47e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047616), 
Ready @ 3048622 -   mf: uid=9651515, sid4294967295:w4294967295, part=30, addr=0xa47e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048022), 
Ready @ 3048623 -   mf: uid=9651518, sid4294967295:w4294967295, part=30, addr=0xa47e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048023), 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288697 n_act=6 n_pre=2 n_ref_event=0 n_req=36 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=4.194e-05
n_activity=271 dram_eff=0.3542
bk0: 8a 2288733i bk1: 8a 2288706i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288764i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.195556
Bank_Level_Parallism_Col = 1.143541
Bank_Level_Parallism_Ready = 1.010417
write_to_read_ratio_blp_rw_average = 0.751196
GrpLevelPara = 1.143541 

BW Util details:
bwutil = 0.000042 
total_CMD = 2288800 
util_bw = 96 
Wasted_Col = 117 
Wasted_Row = 12 
Idle = 2288575 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288697 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 36 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 96 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.009709 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000193551
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 3048213 -   mf: uid=9650682, sid4294967295:w4294967295, part=31, addr=0xa47f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047613), 
Ready @ 3048214 -   mf: uid=9650688, sid4294967295:w4294967295, part=31, addr=0xa47f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3047614), 
Ready @ 3048620 -   mf: uid=9651514, sid4294967295:w4294967295, part=31, addr=0xa47f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048020), 
Ready @ 3048622 -   mf: uid=9651516, sid4294967295:w4294967295, part=31, addr=0xa47f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3048022), 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2288800 n_nop=2288686 n_act=6 n_pre=2 n_ref_event=0 n_req=39 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=92 bw_util=4.719e-05
n_activity=301 dram_eff=0.3588
bk0: 8a 2288733i bk1: 8a 2288686i bk2: 0a 2288800i bk3: 0a 2288800i bk4: 0a 2288764i bk5: 0a 2288764i bk6: 0a 2288800i bk7: 0a 2288800i bk8: 0a 2288800i bk9: 0a 2288800i bk10: 0a 2288800i bk11: 0a 2288800i bk12: 0a 2288800i bk13: 0a 2288800i bk14: 0a 2288800i bk15: 0a 2288800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.826087
Bank_Level_Parallism = 1.145098
Bank_Level_Parallism_Col = 1.100840
Bank_Level_Parallism_Ready = 1.009259
write_to_read_ratio_blp_rw_average = 0.781513
GrpLevelPara = 1.100840 

BW Util details:
bwutil = 0.000047 
total_CMD = 2288800 
util_bw = 108 
Wasted_Col = 135 
Wasted_Row = 12 
Idle = 2288545 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2288800 
n_nop = 2288686 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 92 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 39 
total_req = 108 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 108 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000047 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.017544 
queue_avg = 0.000205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000205348

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1407, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 1471, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 385, Miss = 8, Miss_rate = 0.021, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 321, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 24576
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.0208
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18432
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=25088
icnt_total_pkts_simt_to_mem=25088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 25088
Req_Network_cycles = 3048144
Req_Network_injected_packets_per_cycle =       0.0082 
Req_Network_conflicts_per_cycle =       0.0040
Req_Network_conflicts_per_cycle_util =       1.1429
Req_Bank_Level_Parallism =       2.3785
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0063
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 25088
Reply_Network_cycles = 3048144
Reply_Network_injected_packets_per_cycle =        0.0082
Reply_Network_conflicts_per_cycle =        0.0251
Reply_Network_conflicts_per_cycle_util =       7.1702
Reply_Bank_Level_Parallism =       2.3484
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0017
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 18 min, 4 sec (8284 sec)
gpgpu_simulation_rate = 66810 (inst/sec)
gpgpu_simulation_rate = 367 (cycle/sec)
gpgpu_silicon_slowdown = 3084468x
GPGPU-Sim: detected inactive GPU simulation thread
Digest = c58f7b5fc58f7b5f9f8c7b5dc58f7b5fcd977611c58f7b5fcd977611a794760f
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd829d52f8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd829d53b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd829d52e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd829d52e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd829d52d8..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffd829d52d4..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 2
GPGPU-Sim PTX: PDOM analysis already done for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 2, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 2 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 3: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 3 
gpu_sim_cycle = 1523836
gpu_sim_insn = 276730888
gpu_ipc =     181.6015
gpu_tot_sim_cycle = 4571980
gpu_tot_sim_insn = 830192664
gpu_tot_ipc =     181.5827
gpu_tot_issued_cta = 12
gpu_occupancy = 12.4977% 
gpu_tot_occupancy = 12.4978% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0082
partiton_level_parallism_total  =       0.0082
partiton_level_parallism_util =       2.3825
partiton_level_parallism_util_total  =       2.3798
L2_BW  =       0.2982 GB/Sec
L2_BW_total  =       0.2982 GB/Sec
gpu_total_sim_rate=69228

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 820224
	L1D_total_cache_misses = 33792
	L1D_total_cache_miss_rate = 0.0412
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 786432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 792576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27648

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267318, 267315, 267315, 267315, 267315, 267315, 267315, 267315, 
gpgpu_n_tot_thrd_icount = 830630016
gpgpu_n_tot_w_icount = 25957188
gpgpu_n_stall_shd_mem = 2217396
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9216
gpgpu_n_mem_write_global = 28416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3161088
gpgpu_n_store_insn = 27660
gpgpu_n_shmem_insn = 34652160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1492992
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 720672
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3732
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:55192	W0_Idle:60987	W0_Scoreboard:47120097	W1:36	W2:12288	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25649952
single_issue_nums: WS0:6415596	WS1:6415560	WS2:6415560	WS3:6415560	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49152 {8:6144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1112064 {8:768,40:27648,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 122880 {40:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 227328 {8:28416,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 122880 {40:3072,}
maxmflatency = 759 
max_icnt2mem_latency = 357 
maxmrqlatency = 75 
max_icnt2sh_latency = 278 
averagemflatency = 278 
avg_icnt2mem_latency = 89 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 15 
mrq_lat_table:297 	118 	66 	529 	269 	387 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19571 	17654 	407 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	979 	162 	589 	5477 	12044 	6735 	11187 	459 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14708 	5062 	5776 	6052 	4704 	1238 	90 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1518392   1517292         0         0   1523723   1523690         0         0   1523700   1523666         0         0         0         0         0         0 
dram[1]:   1518420   1517323         0         0   1523719   1523688         0         0   1523699   1523666         0         0         0         0         0         0 
dram[2]:   1518677   1517581         0         0   1523719   1523688         0         0   1523696   1523665         0         0         0         0         0         0 
dram[3]:   1518705   1517610         0         0   1523718   1523687         0         0   1523695   1523665         0         0         0         0         0         0 
dram[4]:   1518617   1517517         0         0   1523718   1523686         0         0   1523694   1523662         0         0         0         0         0         0 
dram[5]:   1518645   1517548         0         0   1523715   1523684         0         0   1523692   1523662         0         0         0         0         0         0 
dram[6]:   1518558   1517458         0         0   1523715   1523684         0         0   1523692   1523661         0         0         0         0         0         0 
dram[7]:   1518585   1517486         0         0   1523714   1523683         0         0   1523691   1523661         0         0         0         0         0         0 
dram[8]:   1518501   1517401         0         0   1523714   1523682         0         0   1523690   1523658         0         0         0         0         0         0 
dram[9]:   1518526   1517429         0         0   1523711   1523680         0         0   1523688   1523658         0         0         0         0         0         0 
dram[10]:   1518268   1517168         0         0   1523711   1523680         0         0   1523688   1523657         0         0         0         0         0         0 
dram[11]:   1518296   1517197         0         0   1523710   1523679         0         0   1523687   1523657         0         0         0         0         0         0 
dram[12]:   1518324   1517224         0         0   1523708   1523678         0         0   1523686   1523654         0         0         0         0         0         0 
dram[13]:   1518349   1517252         0         0   1523708   1523676         0         0   1523684   1523654         0         0         0         0         0         0 
dram[14]:   1518437   1517337         0         0   1523707   1523676         0         0   1523684   1523653         0         0         0         0         0         0 
dram[15]:   1518464   1517366         0         0   1523706   1523674         0         0   1523683   1523653         0         0         0         0         0         0 
dram[16]:   1517842   1516742         0         0   1523704   1523674         0         0   1523682   1523650         0         0         0         0         0         0 
dram[17]:   1517870   1516772         0         0   1523704   1523673         0         0   1523680   1523650         0         0         0         0         0         0 
dram[18]:   1518128   1517033         0         0   1523703   1523673         0         0   1523680   1523649         0         0         0         0         0         0 
dram[19]:   1518155   1517061         0         0   1523702   1523670         0         0   1523679   1523649         0         0         0         0         0         0 
dram[20]:   1518067   1516967         0         0   1523700   1523670         0         0   1523678   1523646         0         0         0         0         0         0 
dram[21]:   1518095   1516998         0         0   1523700   1523669         0         0   1523676   1523646         0         0         0         0         0         0 
dram[22]:   1518008   1516908         0         0   1523699   1523669         0         0   1523676   1523645         0         0         0         0         0         0 
dram[23]:   1518035   1516935         0         0   1523698   1523666         0         0   1523674   1523645         0         0         0         0         0         0 
dram[24]:   1517951   1516851         0         0   1523696   1523665         0         0   1523674   1523642         0         0         0         0         0         0 
dram[25]:   1517976   1516876         0         0   1523696   1523665         0         0   1523673   1523641         0         0         0         0         0         0 
dram[26]:   1517718   1516618         0         0   1523695   1523662         0         0   1523673   1523641         0         0         0         0         0         0 
dram[27]:   1517746   1516646         0         0   1523694   1523662         0         0   1523670   1523638         0         0         0         0         0         0 
dram[28]:   1517774   1516674         0         0   1523692   1523661         0         0   1523670   1523638         0         0         0         0         0         0 
dram[29]:   1517799   1516699         0         0   1523692   1523661         0         0   1523669   1523637         0         0         0         0         0         0 
dram[30]:   1517887   1516787         0         0   1523691   1523658         0         0   1523669   1523637         0         0         0         0         0         0 
dram[31]:   1517915   1516816         0         0   1523690   1523658         0         0   1523666   1523634         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 10.000000  6.000000      -nan      -nan 10.000000  4.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 10.000000  6.000000      -nan      -nan 11.000000  4.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 10.000000  6.000000      -nan      -nan 10.000000  4.000000      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  9.000000  6.500000      -nan      -nan 10.000000  4.000000      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  9.000000  7.000000      -nan      -nan 10.000000  4.000000      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  9.000000  7.000000      -nan      -nan 10.000000  8.000000      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  9.000000  7.000000      -nan      -nan 10.000000  8.000000      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  9.000000  7.000000      -nan      -nan 10.000000  7.000000      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  9.000000  7.000000      -nan      -nan 11.000000  6.000000      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.500000  7.000000      -nan      -nan 10.000000  6.000000      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  7.000000      -nan      -nan 10.000000  6.000000      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  7.000000      -nan      -nan 10.000000  6.000000      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  7.000000  7.500000      -nan      -nan  8.000000  6.000000      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  7.000000  8.000000      -nan      -nan  6.000000  6.000000      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  7.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  7.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  6.500000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  6.000000  8.000000      -nan      -nan  5.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  6.000000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  6.000000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  6.000000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  6.500000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  7.000000  8.000000      -nan      -nan  5.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  7.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  7.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  7.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  7.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  6.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  6.000000  8.000000      -nan      -nan  5.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  6.000000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  6.000000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  6.000000  9.500000      -nan      -nan  4.000000  8.000000      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1689/256 = 6.597656
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:        48        16         0         0        40        16         0         0        16        16         0         0         0         0         0         0 
dram[1]:        48        16         0         0        44        16         0         0        16        16         0         0         0         0         0         0 
dram[2]:        48        16         0         0        40        16         0         0        24        16         0         0         0         0         0         0 
dram[3]:        40        20         0         0        40        16         0         0        24        16         0         0         0         0         0         0 
dram[4]:        40        24         0         0        40        16         0         0        24        16         0         0         0         0         0         0 
dram[5]:        40        24         0         0        40        32         0         0        24        16         0         0         0         0         0         0 
dram[6]:        40        24         0         0        40        32         0         0        24        16         0         0         0         0         0         0 
dram[7]:        40        24         0         0        40        28         0         0        24        16         0         0         0         0         0         0 
dram[8]:        40        24         0         0        44        24         0         0        24        16         0         0         0         0         0         0 
dram[9]:        36        24         0         0        40        24         0         0        24        16         0         0         0         0         0         0 
dram[10]:        32        24         0         0        40        24         0         0        24        16         0         0         0         0         0         0 
dram[11]:        32        24         0         0        40        24         0         0        24        16         0         0         0         0         0         0 
dram[12]:        24        28         0         0        32        24         0         0        24        16         0         0         0         0         0         0 
dram[13]:        24        32         0         0        24        24         0         0        20        16         0         0         0         0         0         0 
dram[14]:        24        32         0         0        24        32         0         0        16        16         0         0         0         0         0         0 
dram[15]:        24        32         0         0        24        32         0         0        16        16         0         0         0         0         0         0 
dram[16]:        20        32         0         0        24        32         0         0        16        16         0         0         0         0         0         0 
dram[17]:        16        32         0         0        20        32         0         0        16        16         0         0         0         0         0         0 
dram[18]:        16        32         0         0        16        32         0         0        16        16         0         0         0         0         0         0 
dram[19]:        16        32         0         0        16        32         0         0        16        16         0         0         0         0         0         0 
dram[20]:        16        32         0         0        16        32         0         0        16        16         0         0         0         0         0         0 
dram[21]:        20        32         0         0        16        32         0         0        16        16         0         0         0         0         0         0 
dram[22]:        24        32         0         0        20        32         0         0        16        16         0         0         0         0         0         0 
dram[23]:        24        32         0         0        24        32         0         0        16        16         0         0         0         0         0         0 
dram[24]:        24        32         0         0        24        32         0         0        16        16         0         0         0         0         0         0 
dram[25]:        24        32         0         0        24        32         0         0        16        16         0         0         0         0         0         0 
dram[26]:        24        32         0         0        24        32         0         0        16        16         0         0         0         0         0         0 
dram[27]:        16        32         0         0        24        32         0         0        16        16         0         0         0         0         0         0 
dram[28]:        16        32         0         0        20        32         0         0        16        16         0         0         0         0         0         0 
dram[29]:        16        32         0         0        16        32         0         0        16        16         0         0         0         0         0         0 
dram[30]:        16        32         0         0        16        32         0         0        16        16         0         0         0         0         0         0 
dram[31]:        16        44         0         0        16        32         0         0        16        16         0         0         0         0         0         0 
total dram writes = 4708
min_bank_accesses = 0!
chip skew: 176/128 = 1.38
average mf latency per bank:
dram[0]:       5319      3137    none      none         803      2267    none      none        1847      2184    none      none      none      none      none      none  
dram[1]:       1736      3049    none      none        5494      2370    none      none        2097      2262    none      none      none      none      none      none  
dram[2]:       1315      3131    none      none        1071      2349    none      none       10122      2373    none      none      none      none      none      none  
dram[3]:       1503      2624    none      none        1059      2370    none      none        1779      2350    none      none      none      none      none      none  
dram[4]:       1634      2260    none      none        1066      2332    none      none        1871      2371    none      none      none      none      none      none  
dram[5]:       1608      2249    none      none        1075       982    none      none        1827      2334    none      none      none      none      none      none  
dram[6]:       1737      2275    none      none        1102       964    none      none        1824      1957    none      none      none      none      none      none  
dram[7]:       1676      2240    none      none        1102      1136    none      none        1822      1938    none      none      none      none      none      none  
dram[8]:       1800      2304    none      none         993      1313    none      none        1847      2001    none      none      none      none      none      none  
dram[9]:       1929      2209    none      none        1090      1308    none      none        1830      1963    none      none      none      none      none      none  
dram[10]:       2571      2318    none      none        1155      1332    none      none        1825      1951    none      none      none      none      none      none  
dram[11]:       2478      2205    none      none        1166      1290    none      none        1936      2007    none      none      none      none      none      none  
dram[12]:       3183      2031    none      none        1405      1358    none      none        1942      1948    none      none      none      none      none      none  
dram[13]:       3209      1750    none      none        2002      1289    none      none        2263      2025    none      none      none      none      none      none  
dram[14]:       3024      1813    none      none        2127       981    none      none        3094      1925    none      none      none      none      none      none  
dram[15]:       2959      1754    none      none        2170       960    none      none        3281      1967    none      none      none      none      none      none  
dram[16]:       2705      1806    none      none        2164       973    none      none        3340      1920    none      none      none      none      none      none  
dram[17]:       3091      1753    none      none        1809       970    none      none        3330      1948    none      none      none      none      none      none  
dram[18]:       3269      1818    none      none        2443       980    none      none        2263      1940    none      none      none      none      none      none  
dram[19]:       3185      1788    none      none        2633      1033    none      none        2444      1963    none      none      none      none      none      none  
dram[20]:       3262      1871    none      none        2622      1037    none      none        2631      2069    none      none      none      none      none      none  
dram[21]:       2755      1878    none      none        2620      1140    none      none        2623      2070    none      none      none      none      none      none  
dram[22]:       2566      1907    none      none        2138      1167    none      none        2619      2289    none      none      none      none      none      none  
dram[23]:       2543      1853    none      none        1945      1135    none      none        2673      2336    none      none      none      none      none      none  
dram[24]:       2597      1897    none      none        1921      1144    none      none        2902      2272    none      none      none      none      none      none  
dram[25]:       2408      1847    none      none        1801      1145    none      none        2893      2283    none      none      none      none      none      none  
dram[26]:       2449      1905    none      none        1672      1146    none      none        2690      2291    none      none      none      none      none      none  
dram[27]:       3003      1844    none      none        1631      1153    none      none        2507      2292    none      none      none      none      none      none  
dram[28]:       3094      1898    none      none        1788      1125    none      none        2439      2309    none      none      none      none      none      none  
dram[29]:       2999      1843    none      none        2195      1129    none      none        2240      2260    none      none      none      none      none      none  
dram[30]:       3085      1729    none      none        2217      1125    none      none        2197      2256    none      none      none      none      none      none  
dram[31]:       3032      1380    none      none        2178       908    none      none        2218      2252    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        678       469         0         0       334       344         0         0       397       356         0         0         0         0         0         0
dram[1]:        655       446         0         0       312       389         0         0       352       344         0         0         0         0         0         0
dram[2]:        471       467         0         0       277       388         0         0       348       393         0         0         0         0         0         0
dram[3]:        448       445         0         0       264       368         0         0       260       392         0         0         0         0         0         0
dram[4]:        513       469         0         0       272       370         0         0       363       368         0         0         0         0         0         0
dram[5]:        490       446         0         0       261       368         0         0       307       376         0         0         0         0         0         0
dram[6]:        553       469         0         0       267       377         0         0       294       376         0         0         0         0         0         0
dram[7]:        533       449         0         0       266       400         0         0       259       380         0         0         0         0         0         0
dram[8]:        592       469         0         0       269       378         0         0       266       409         0         0         0         0         0         0
dram[9]:        573       449         0         0       268       370         0         0       277       374         0         0         0         0         0         0
dram[10]:        759       469         0         0       309       388         0         0       276       366         0         0         0         0         0         0
dram[11]:        737       447         0         0       309       358         0         0       309       394         0         0         0         0         0         0
dram[12]:        718       469         0         0       307       400         0         0       309       364         0         0         0         0         0         0
dram[13]:        698       449         0         0       314       367         0         0       307       397         0         0         0         0         0         0
dram[14]:        633       469         0         0       325       394         0         0       323       362         0         0         0         0         0         0
dram[15]:        614       448         0         0       363       398         0         0       329       391         0         0         0         0         0         0
dram[16]:        469       469         0         0       362       384         0         0       358       395         0         0         0         0         0         0
dram[17]:        446       446         0         0       362       372         0         0       357       381         0         0         0         0         0         0
dram[18]:        466       466         0         0       361       392         0         0       365       377         0         0         0         0         0         0
dram[19]:        447       447         0         0       369       368         0         0       365       389         0         0         0         0         0         0
dram[20]:        469       469         0         0       363       385         0         0       365       378         0         0         0         0         0         0
dram[21]:        446       446         0         0       362       406         0         0       366       385         0         0         0         0         0         0
dram[22]:        469       469         0         0       387       404         0         0       365       414         0         0         0         0         0         0
dram[23]:        449       449         0         0       445       407         0         0       388       408         0         0         0         0         0         0
dram[24]:        470       469         0         0       443       408         0         0       439       407         0         0         0         0         0         0
dram[25]:        450       449         0         0       391       406         0         0       443       402         0         0         0         0         0         0
dram[26]:        469       469         0         0       373       388         0         0       388       410         0         0         0         0         0         0
dram[27]:        447       447         0         0       366       405         0         0       370       390         0         0         0         0         0         0
dram[28]:        469       469         0         0       381       413         0         0       363       414         0         0         0         0         0         0
dram[29]:        449       449         0         0       378       421         0         0       386       406         0         0         0         0         0         0
dram[30]:        469       470         0         0       347       413         0         0       384       414         0         0         0         0         0         0
dram[31]:        448       448         0         0       349       339         0         0       356       406         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 4572090 -   mf: uid=14476731, sid4294967295:w4294967295, part=0, addr=0xc88080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571490), 
Ready @ 4572092 -   mf: uid=14476737, sid4294967295:w4294967295, part=0, addr=0xc88000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571492), 
Ready @ 4572498 -   mf: uid=14477391, sid4294967295:w4294967295, part=0, addr=0xc88080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571898), 
Ready @ 4572499 -   mf: uid=14477393, sid4294967295:w4294967295, part=0, addr=0xc88000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571899), 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432846 n_act=8 n_pre=2 n_ref_event=0 n_req=54 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=152 bw_util=4.894e-05
n_activity=430 dram_eff=0.3907
bk0: 8a 3432902i bk1: 8a 3432955i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432947i bk5: 0a 3432987i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432987i bk9: 0a 3432986i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.842105
Bank_Level_Parallism = 1.159892
Bank_Level_Parallism_Col = 1.125000
Bank_Level_Parallism_Ready = 1.011905
write_to_read_ratio_blp_rw_average = 0.852273
GrpLevelPara = 1.125000 

BW Util details:
bwutil = 0.000049 
total_CMD = 3433023 
util_bw = 168 
Wasted_Col = 189 
Wasted_Row = 12 
Idle = 3432654 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432846 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 152 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 54 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 168 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.005650 
queue_avg = 0.000220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000219923
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 4572088 -   mf: uid=14476710, sid4294967295:w4294967295, part=1, addr=0xc84180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571488), 
Ready @ 4572089 -   mf: uid=14476718, sid4294967295:w4294967295, part=1, addr=0xc84100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571489), 
Ready @ 4572090 -   mf: uid=14476724, sid4294967295:w4294967295, part=1, addr=0xc88180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571490), 
Ready @ 4572092 -   mf: uid=14476732, sid4294967295:w4294967295, part=1, addr=0xc88100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571492), 
Ready @ 4572496 -   mf: uid=14477389, sid4294967295:w4294967295, part=1, addr=0xc88180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571896), 
Ready @ 4572498 -   mf: uid=14477392, sid4294967295:w4294967295, part=1, addr=0xc88100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571898), 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432843 n_act=8 n_pre=2 n_ref_event=0 n_req=55 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=156 bw_util=5.01e-05
n_activity=433 dram_eff=0.3972
bk0: 8a 3432902i bk1: 8a 3432955i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432940i bk5: 0a 3432987i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432987i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854545
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.846154
Bank_Level_Parallism = 1.169355
Bank_Level_Parallism_Col = 1.135211
Bank_Level_Parallism_Ready = 1.005814
write_to_read_ratio_blp_rw_average = 0.853521
GrpLevelPara = 1.135211 

BW Util details:
bwutil = 0.000050 
total_CMD = 3433023 
util_bw = 172 
Wasted_Col = 188 
Wasted_Row = 12 
Idle = 3432651 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 40 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432843 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 156 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 55 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 172 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.011111 
queue_avg = 0.000239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000238857
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 4572086 -   mf: uid=14476702, sid4294967295:w4294967295, part=2, addr=0xc84280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571486), 
Ready @ 4572088 -   mf: uid=14476711, sid4294967295:w4294967295, part=2, addr=0xc84200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571488), 
Ready @ 4572089 -   mf: uid=14476719, sid4294967295:w4294967295, part=2, addr=0xc88280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571489), 
Ready @ 4572090 -   mf: uid=14476725, sid4294967295:w4294967295, part=2, addr=0xc88200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571490), 
Ready @ 4572495 -   mf: uid=14477387, sid4294967295:w4294967295, part=2, addr=0xc88280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571895), 
Ready @ 4572496 -   mf: uid=14477390, sid4294967295:w4294967295, part=2, addr=0xc88200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571896), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432838 n_act=8 n_pre=2 n_ref_event=0 n_req=56 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=5.127e-05
n_activity=438 dram_eff=0.4018
bk0: 8a 3432902i bk1: 8a 3432955i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432946i bk5: 0a 3432987i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432973i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.850000
Bank_Level_Parallism = 1.162304
Bank_Level_Parallism_Col = 1.131868
Bank_Level_Parallism_Ready = 1.011364
write_to_read_ratio_blp_rw_average = 0.857143
GrpLevelPara = 1.131868 

BW Util details:
bwutil = 0.000051 
total_CMD = 3433023 
util_bw = 176 
Wasted_Col = 194 
Wasted_Row = 12 
Idle = 3432641 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432838 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 56 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 176 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.005405 
queue_avg = 0.000265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000264781
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 4572085 -   mf: uid=14476694, sid4294967295:w4294967295, part=3, addr=0xc84380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571485), 
Ready @ 4572086 -   mf: uid=14476703, sid4294967295:w4294967295, part=3, addr=0xc84300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571486), 
Ready @ 4572088 -   mf: uid=14476712, sid4294967295:w4294967295, part=3, addr=0xc88380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571488), 
Ready @ 4572089 -   mf: uid=14476720, sid4294967295:w4294967295, part=3, addr=0xc88300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571489), 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432845 n_act=8 n_pre=2 n_ref_event=0 n_req=55 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=156 bw_util=5.01e-05
n_activity=428 dram_eff=0.4019
bk0: 8a 3432915i bk1: 8a 3432950i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432946i bk5: 0a 3432987i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432973i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854545
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.846154
Bank_Level_Parallism = 1.169355
Bank_Level_Parallism_Col = 1.135211
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.853521
GrpLevelPara = 1.135211 

BW Util details:
bwutil = 0.000050 
total_CMD = 3433023 
util_bw = 172 
Wasted_Col = 188 
Wasted_Row = 12 
Idle = 3432651 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 39 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432845 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 156 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 55 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 172 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.022472 
queue_avg = 0.000264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000263616
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 4572084 -   mf: uid=14476686, sid4294967295:w4294967295, part=4, addr=0xc84480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571484), 
Ready @ 4572085 -   mf: uid=14476695, sid4294967295:w4294967295, part=4, addr=0xc84400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571485), 
Ready @ 4572086 -   mf: uid=14476704, sid4294967295:w4294967295, part=4, addr=0xc88480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571486), 
Ready @ 4572088 -   mf: uid=14476713, sid4294967295:w4294967295, part=4, addr=0xc88400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571488), 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432837 n_act=8 n_pre=2 n_ref_event=0 n_req=56 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=5.127e-05
n_activity=439 dram_eff=0.4009
bk0: 8a 3432915i bk1: 8a 3432942i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432946i bk5: 0a 3432987i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432973i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.850000
Bank_Level_Parallism = 1.159269
Bank_Level_Parallism_Col = 1.131868
Bank_Level_Parallism_Ready = 1.017045
write_to_read_ratio_blp_rw_average = 0.857143
GrpLevelPara = 1.131868 

BW Util details:
bwutil = 0.000051 
total_CMD = 3433023 
util_bw = 176 
Wasted_Col = 195 
Wasted_Row = 12 
Idle = 3432640 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432837 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 56 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 176 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000265073
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 4572084 -   mf: uid=14476678, sid4294967295:w4294967295, part=5, addr=0xc84580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571484), 
Ready @ 4572085 -   mf: uid=14476687, sid4294967295:w4294967295, part=5, addr=0xc84500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571485), 
Ready @ 4572086 -   mf: uid=14476696, sid4294967295:w4294967295, part=5, addr=0xc88580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571486), 
Ready @ 4572088 -   mf: uid=14476705, sid4294967295:w4294967295, part=5, addr=0xc88500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571488), 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432823 n_act=8 n_pre=2 n_ref_event=0 n_req=60 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=176 bw_util=5.593e-05
n_activity=475 dram_eff=0.4042
bk0: 8a 3432915i bk1: 8a 3432942i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432946i bk5: 0a 3432961i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432973i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.863636
Bank_Level_Parallism = 1.158924
Bank_Level_Parallism_Col = 1.127551
Bank_Level_Parallism_Ready = 1.005208
write_to_read_ratio_blp_rw_average = 0.867347
GrpLevelPara = 1.127551 

BW Util details:
bwutil = 0.000056 
total_CMD = 3433023 
util_bw = 192 
Wasted_Col = 205 
Wasted_Row = 12 
Idle = 3432614 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 40 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 154 
rwq = 0 
CCDLc_limit_alone = 154 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432823 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 176 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 60 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 192 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.010000 
queue_avg = 0.000265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000265364
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 4572082 -   mf: uid=14476670, sid4294967295:w4294967295, part=6, addr=0xc84680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571482), 
Ready @ 4572084 -   mf: uid=14476679, sid4294967295:w4294967295, part=6, addr=0xc84600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571484), 
Ready @ 4572085 -   mf: uid=14476688, sid4294967295:w4294967295, part=6, addr=0xc88680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571485), 
Ready @ 4572086 -   mf: uid=14476697, sid4294967295:w4294967295, part=6, addr=0xc88600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571486), 
Ready @ 4572458 -   mf: uid=14477361, sid4294967295:w4294967295, part=6, addr=0xc86680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571858), 
Ready @ 4572459 -   mf: uid=14477363, sid4294967295:w4294967295, part=6, addr=0xc86600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571859), 
Ready @ 4572494 -   mf: uid=14477385, sid4294967295:w4294967295, part=6, addr=0xc86680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571894), 
Ready @ 4572495 -   mf: uid=14477388, sid4294967295:w4294967295, part=6, addr=0xc86600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571895), 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432822 n_act=8 n_pre=2 n_ref_event=0 n_req=60 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=176 bw_util=5.593e-05
n_activity=478 dram_eff=0.4017
bk0: 8a 3432915i bk1: 8a 3432942i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432946i bk5: 0a 3432961i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432973i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.863636
Bank_Level_Parallism = 1.150485
Bank_Level_Parallism_Col = 1.121827
Bank_Level_Parallism_Ready = 1.010417
write_to_read_ratio_blp_rw_average = 0.868020
GrpLevelPara = 1.121827 

BW Util details:
bwutil = 0.000056 
total_CMD = 3433023 
util_bw = 192 
Wasted_Col = 208 
Wasted_Row = 12 
Idle = 3432611 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 156 
rwq = 0 
CCDLc_limit_alone = 156 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432822 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 176 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 60 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 192 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.004975 
queue_avg = 0.000268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000268277
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 4572081 -   mf: uid=14476662, sid4294967295:w4294967295, part=7, addr=0xc84780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571481), 
Ready @ 4572082 -   mf: uid=14476671, sid4294967295:w4294967295, part=7, addr=0xc84700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571482), 
Ready @ 4572084 -   mf: uid=14476680, sid4294967295:w4294967295, part=7, addr=0xc88780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571484), 
Ready @ 4572085 -   mf: uid=14476689, sid4294967295:w4294967295, part=7, addr=0xc88700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571485), 
Ready @ 4572458 -   mf: uid=14477359, sid4294967295:w4294967295, part=7, addr=0xc86780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571858), 
Ready @ 4572459 -   mf: uid=14477362, sid4294967295:w4294967295, part=7, addr=0xc86700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571859), 
Ready @ 4572494 -   mf: uid=14477384, sid4294967295:w4294967295, part=7, addr=0xc86780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571894), 
Ready @ 4572495 -   mf: uid=14477386, sid4294967295:w4294967295, part=7, addr=0xc86700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571895), 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432829 n_act=8 n_pre=2 n_ref_event=0 n_req=59 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=172 bw_util=5.476e-05
n_activity=472 dram_eff=0.3983
bk0: 8a 3432916i bk1: 8a 3432943i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432946i bk5: 0a 3432968i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432973i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864407
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.860465
Bank_Level_Parallism = 1.157107
Bank_Level_Parallism_Col = 1.125000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.864583
GrpLevelPara = 1.125000 

BW Util details:
bwutil = 0.000055 
total_CMD = 3433023 
util_bw = 188 
Wasted_Col = 201 
Wasted_Row = 12 
Idle = 3432622 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 39 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 150 
rwq = 0 
CCDLc_limit_alone = 150 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432829 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 172 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 59 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 188 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.020619 
queue_avg = 0.000260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000259538
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 7): 
Ready @ 4572080 -   mf: uid=14476654, sid4294967295:w4294967295, part=8, addr=0xc84880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571480), 
Ready @ 4572081 -   mf: uid=14476663, sid4294967295:w4294967295, part=8, addr=0xc84800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571481), 
Ready @ 4572082 -   mf: uid=14476672, sid4294967295:w4294967295, part=8, addr=0xc88880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571482), 
Ready @ 4572084 -   mf: uid=14476681, sid4294967295:w4294967295, part=8, addr=0xc88800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571484), 
Ready @ 4572456 -   mf: uid=14477357, sid4294967295:w4294967295, part=8, addr=0xc86880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571856), 
Ready @ 4572458 -   mf: uid=14477360, sid4294967295:w4294967295, part=8, addr=0xc86800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571858), 
Ready @ 4572492 -   mf: uid=14477383, sid4294967295:w4294967295, part=8, addr=0xc86800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571892), 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432825 n_act=8 n_pre=2 n_ref_event=0 n_req=59 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=172 bw_util=5.476e-05
n_activity=475 dram_eff=0.3958
bk0: 8a 3432916i bk1: 8a 3432942i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432940i bk5: 0a 3432974i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432973i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864407
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.860465
Bank_Level_Parallism = 1.150990
Bank_Level_Parallism_Col = 1.124675
Bank_Level_Parallism_Ready = 1.015957
write_to_read_ratio_blp_rw_average = 0.864935
GrpLevelPara = 1.124675 

BW Util details:
bwutil = 0.000055 
total_CMD = 3433023 
util_bw = 188 
Wasted_Col = 204 
Wasted_Row = 12 
Idle = 3432619 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432825 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 172 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 59 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 188 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000253712
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 7): 
Ready @ 4572080 -   mf: uid=14476655, sid4294967295:w4294967295, part=9, addr=0xc84900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571480), 
Ready @ 4572081 -   mf: uid=14476664, sid4294967295:w4294967295, part=9, addr=0xc88980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571481), 
Ready @ 4572082 -   mf: uid=14476673, sid4294967295:w4294967295, part=9, addr=0xc88900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571482), 
Ready @ 4572455 -   mf: uid=14477355, sid4294967295:w4294967295, part=9, addr=0xc86980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571855), 
Ready @ 4572456 -   mf: uid=14477358, sid4294967295:w4294967295, part=9, addr=0xc86900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571856), 
Ready @ 4572488 -   mf: uid=14477380, sid4294967295:w4294967295, part=9, addr=0xc88980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571888), 
Ready @ 4572490 -   mf: uid=14477382, sid4294967295:w4294967295, part=9, addr=0xc88900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571890), 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432835 n_act=8 n_pre=2 n_ref_event=0 n_req=57 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=164 bw_util=5.243e-05
n_activity=455 dram_eff=0.3956
bk0: 8a 3432923i bk1: 8a 3432942i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432947i bk5: 0a 3432974i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432973i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859649
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.853659
Bank_Level_Parallism = 1.169271
Bank_Level_Parallism_Col = 1.136240
Bank_Level_Parallism_Ready = 1.005556
write_to_read_ratio_blp_rw_average = 0.858311
GrpLevelPara = 1.136240 

BW Util details:
bwutil = 0.000052 
total_CMD = 3433023 
util_bw = 180 
Wasted_Col = 192 
Wasted_Row = 12 
Idle = 3432639 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 40 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 141 
rwq = 0 
CCDLc_limit_alone = 141 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432835 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 164 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 57 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 180 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.010638 
queue_avg = 0.000247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000247013
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 4572080 -   mf: uid=14476656, sid4294967295:w4294967295, part=10, addr=0xc88a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571480), 
Ready @ 4572081 -   mf: uid=14476665, sid4294967295:w4294967295, part=10, addr=0xc88a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571481), 
Ready @ 4572454 -   mf: uid=14477353, sid4294967295:w4294967295, part=10, addr=0xc86a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571854), 
Ready @ 4572455 -   mf: uid=14477356, sid4294967295:w4294967295, part=10, addr=0xc86a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571855), 
Ready @ 4572487 -   mf: uid=14477378, sid4294967295:w4294967295, part=10, addr=0xc88a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571887), 
Ready @ 4572488 -   mf: uid=14477381, sid4294967295:w4294967295, part=10, addr=0xc88a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571888), 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432838 n_act=8 n_pre=2 n_ref_event=0 n_req=56 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=5.127e-05
n_activity=446 dram_eff=0.3946
bk0: 8a 3432929i bk1: 8a 3432942i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432947i bk5: 0a 3432974i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432973i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.850000
Bank_Level_Parallism = 1.163158
Bank_Level_Parallism_Col = 1.132597
Bank_Level_Parallism_Ready = 1.011364
write_to_read_ratio_blp_rw_average = 0.856354
GrpLevelPara = 1.132597 

BW Util details:
bwutil = 0.000051 
total_CMD = 3433023 
util_bw = 176 
Wasted_Col = 192 
Wasted_Row = 12 
Idle = 3432643 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 140 
rwq = 0 
CCDLc_limit_alone = 140 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432838 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 56 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 176 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.005405 
queue_avg = 0.000249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000249052
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 4572080 -   mf: uid=14476648, sid4294967295:w4294967295, part=11, addr=0xc88b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571480), 
Ready @ 4572081 -   mf: uid=14476657, sid4294967295:w4294967295, part=11, addr=0xc88b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571481), 
Ready @ 4572454 -   mf: uid=14477351, sid4294967295:w4294967295, part=11, addr=0xc86b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571854), 
Ready @ 4572455 -   mf: uid=14477354, sid4294967295:w4294967295, part=11, addr=0xc86b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571855), 
Ready @ 4572486 -   mf: uid=14477376, sid4294967295:w4294967295, part=11, addr=0xc88b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571886), 
Ready @ 4572487 -   mf: uid=14477379, sid4294967295:w4294967295, part=11, addr=0xc88b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571887), 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432841 n_act=8 n_pre=2 n_ref_event=0 n_req=56 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=5.127e-05
n_activity=448 dram_eff=0.3929
bk0: 8a 3432930i bk1: 8a 3432943i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432947i bk5: 0a 3432974i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432973i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.850000
Bank_Level_Parallism = 1.167109
Bank_Level_Parallism_Col = 1.133333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.855556
GrpLevelPara = 1.133333 

BW Util details:
bwutil = 0.000051 
total_CMD = 3433023 
util_bw = 176 
Wasted_Col = 189 
Wasted_Row = 12 
Idle = 3432646 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 39 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432841 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 56 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 176 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.021978 
queue_avg = 0.000233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000233031
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 4572078 -   mf: uid=14476642, sid4294967295:w4294967295, part=12, addr=0xc88c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571478), 
Ready @ 4572080 -   mf: uid=14476649, sid4294967295:w4294967295, part=12, addr=0xc88c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571480), 
Ready @ 4572452 -   mf: uid=14477349, sid4294967295:w4294967295, part=12, addr=0xc86c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571852), 
Ready @ 4572454 -   mf: uid=14477352, sid4294967295:w4294967295, part=12, addr=0xc86c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571854), 
Ready @ 4572486 -   mf: uid=14477374, sid4294967295:w4294967295, part=12, addr=0xc88c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571886), 
Ready @ 4572487 -   mf: uid=14477377, sid4294967295:w4294967295, part=12, addr=0xc88c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571887), 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432850 n_act=8 n_pre=2 n_ref_event=0 n_req=53 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=148 bw_util=4.777e-05
n_activity=426 dram_eff=0.385
bk0: 8a 3432943i bk1: 8a 3432936i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432961i bk5: 0a 3432974i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432973i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849057
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.837838
Bank_Level_Parallism = 1.174648
Bank_Level_Parallism_Col = 1.142433
Bank_Level_Parallism_Ready = 1.012195
write_to_read_ratio_blp_rw_average = 0.845697
GrpLevelPara = 1.142433 

BW Util details:
bwutil = 0.000048 
total_CMD = 3433023 
util_bw = 164 
Wasted_Col = 179 
Wasted_Row = 12 
Idle = 3432668 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 127 
rwq = 0 
CCDLc_limit_alone = 127 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432850 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 148 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 53 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 164 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.005780 
queue_avg = 0.000204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000204485
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 4572078 -   mf: uid=14476643, sid4294967295:w4294967295, part=13, addr=0xc88d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571478), 
Ready @ 4572451 -   mf: uid=14477347, sid4294967295:w4294967295, part=13, addr=0xc86d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571851), 
Ready @ 4572452 -   mf: uid=14477350, sid4294967295:w4294967295, part=13, addr=0xc86d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571852), 
Ready @ 4572484 -   mf: uid=14477372, sid4294967295:w4294967295, part=13, addr=0xc88d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571884), 
Ready @ 4572486 -   mf: uid=14477375, sid4294967295:w4294967295, part=13, addr=0xc88d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571886), 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432858 n_act=8 n_pre=2 n_ref_event=0 n_req=51 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=4.544e-05
n_activity=404 dram_eff=0.3861
bk0: 8a 3432943i bk1: 8a 3432929i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432974i bk5: 0a 3432974i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432980i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.843137
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.828571
Bank_Level_Parallism = 1.189349
Bank_Level_Parallism_Col = 1.156250
Bank_Level_Parallism_Ready = 1.012820
write_to_read_ratio_blp_rw_average = 0.837500
GrpLevelPara = 1.156250 

BW Util details:
bwutil = 0.000045 
total_CMD = 3433023 
util_bw = 156 
Wasted_Col = 170 
Wasted_Row = 12 
Idle = 3432685 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432858 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 51 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 156 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.006061 
queue_avg = 0.000184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000183803
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 4572450 -   mf: uid=14477345, sid4294967295:w4294967295, part=14, addr=0xc86e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571850), 
Ready @ 4572451 -   mf: uid=14477348, sid4294967295:w4294967295, part=14, addr=0xc86e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571851), 
Ready @ 4572483 -   mf: uid=14477370, sid4294967295:w4294967295, part=14, addr=0xc88e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571883), 
Ready @ 4572484 -   mf: uid=14477373, sid4294967295:w4294967295, part=14, addr=0xc88e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571884), 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432854 n_act=8 n_pre=2 n_ref_event=0 n_req=52 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=4.661e-05
n_activity=418 dram_eff=0.3828
bk0: 8a 3432943i bk1: 8a 3432929i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432974i bk5: 0a 3432961i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432987i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.178674
Bank_Level_Parallism_Col = 1.145897
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.841945
GrpLevelPara = 1.145897 

BW Util details:
bwutil = 0.000047 
total_CMD = 3433023 
util_bw = 160 
Wasted_Col = 175 
Wasted_Row = 12 
Idle = 3432676 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432854 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 52 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 160 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000047 
Either_Row_CoL_Bus_Util = 0.000049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.005917 
queue_avg = 0.000174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000174482
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 4572042 -   mf: uid=14476483, sid4294967295:w4294967295, part=15, addr=0xc86f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571442), 
Ready @ 4572044 -   mf: uid=14476489, sid4294967295:w4294967295, part=15, addr=0xc86f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571444), 
Ready @ 4572450 -   mf: uid=14477343, sid4294967295:w4294967295, part=15, addr=0xc86f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571850), 
Ready @ 4572451 -   mf: uid=14477346, sid4294967295:w4294967295, part=15, addr=0xc86f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571851), 
Ready @ 4572482 -   mf: uid=14477368, sid4294967295:w4294967295, part=15, addr=0xc88f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571882), 
Ready @ 4572483 -   mf: uid=14477371, sid4294967295:w4294967295, part=15, addr=0xc88f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571883), 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432856 n_act=8 n_pre=2 n_ref_event=0 n_req=52 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=4.661e-05
n_activity=417 dram_eff=0.3837
bk0: 8a 3432943i bk1: 8a 3432930i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432974i bk5: 0a 3432961i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432987i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.179191
Bank_Level_Parallism_Col = 1.146341
Bank_Level_Parallism_Ready = 1.006250
write_to_read_ratio_blp_rw_average = 0.841463
GrpLevelPara = 1.146341 

BW Util details:
bwutil = 0.000047 
total_CMD = 3433023 
util_bw = 160 
Wasted_Col = 174 
Wasted_Row = 12 
Idle = 3432677 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 40 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 122 
rwq = 0 
CCDLc_limit_alone = 122 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432856 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 52 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 160 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000047 
Either_Row_CoL_Bus_Util = 0.000049 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.017964 
queue_avg = 0.000174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000174482
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 4572041 -   mf: uid=14476477, sid4294967295:w4294967295, part=16, addr=0xc87080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571441), 
Ready @ 4572042 -   mf: uid=14476484, sid4294967295:w4294967295, part=16, addr=0xc87000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571442), 
Ready @ 4572448 -   mf: uid=14477341, sid4294967295:w4294967295, part=16, addr=0xc87080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571848), 
Ready @ 4572450 -   mf: uid=14477344, sid4294967295:w4294967295, part=16, addr=0xc87000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571850), 
Ready @ 4572482 -   mf: uid=14477366, sid4294967295:w4294967295, part=16, addr=0xc89080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571882), 
Ready @ 4572483 -   mf: uid=14477369, sid4294967295:w4294967295, part=16, addr=0xc89000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571883), 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432858 n_act=8 n_pre=2 n_ref_event=0 n_req=51 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=4.544e-05
n_activity=410 dram_eff=0.3805
bk0: 8a 3432950i bk1: 8a 3432929i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432974i bk5: 0a 3432961i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432987i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.843137
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.828571
Bank_Level_Parallism = 1.182891
Bank_Level_Parallism_Col = 1.149533
Bank_Level_Parallism_Ready = 1.012820
write_to_read_ratio_blp_rw_average = 0.838006
GrpLevelPara = 1.149533 

BW Util details:
bwutil = 0.000045 
total_CMD = 3433023 
util_bw = 156 
Wasted_Col = 171 
Wasted_Row = 12 
Idle = 3432684 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432858 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 51 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 156 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.006061 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000172734
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 4572040 -   mf: uid=14476471, sid4294967295:w4294967295, part=17, addr=0xc87180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571440), 
Ready @ 4572041 -   mf: uid=14476478, sid4294967295:w4294967295, part=17, addr=0xc87100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571441), 
Ready @ 4572447 -   mf: uid=14477339, sid4294967295:w4294967295, part=17, addr=0xc87180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571847), 
Ready @ 4572448 -   mf: uid=14477342, sid4294967295:w4294967295, part=17, addr=0xc87100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571848), 
Ready @ 4572480 -   mf: uid=14477364, sid4294967295:w4294967295, part=17, addr=0xc89180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571880), 
Ready @ 4572482 -   mf: uid=14477367, sid4294967295:w4294967295, part=17, addr=0xc89100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571882), 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432866 n_act=8 n_pre=2 n_ref_event=0 n_req=49 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=132 bw_util=4.311e-05
n_activity=388 dram_eff=0.3814
bk0: 8a 3432956i bk1: 8a 3432929i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432981i bk5: 0a 3432961i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432987i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836735
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.818182
Bank_Level_Parallism = 1.198758
Bank_Level_Parallism_Col = 1.164474
Bank_Level_Parallism_Ready = 1.013514
write_to_read_ratio_blp_rw_average = 0.828947
GrpLevelPara = 1.164474 

BW Util details:
bwutil = 0.000043 
total_CMD = 3433023 
util_bw = 148 
Wasted_Col = 162 
Wasted_Row = 12 
Idle = 3432701 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 110 
rwq = 0 
CCDLc_limit_alone = 110 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432866 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 132 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 49 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 148 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000046 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.006369 
queue_avg = 0.000172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000171569
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 4572040 -   mf: uid=14476465, sid4294967295:w4294967295, part=18, addr=0xc87280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571440), 
Ready @ 4572041 -   mf: uid=14476472, sid4294967295:w4294967295, part=18, addr=0xc87200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571441), 
Ready @ 4572446 -   mf: uid=14477337, sid4294967295:w4294967295, part=18, addr=0xc87280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571846), 
Ready @ 4572447 -   mf: uid=14477340, sid4294967295:w4294967295, part=18, addr=0xc87200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571847), 
Ready @ 4572480 -   mf: uid=14477365, sid4294967295:w4294967295, part=18, addr=0xc89200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571880), 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432870 n_act=8 n_pre=2 n_ref_event=0 n_req=48 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=4.195e-05
n_activity=378 dram_eff=0.381
bk0: 8a 3432956i bk1: 8a 3432929i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432987i bk5: 0a 3432961i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432987i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.812500
Bank_Level_Parallism = 1.195584
Bank_Level_Parallism_Col = 1.160535
Bank_Level_Parallism_Ready = 1.013889
write_to_read_ratio_blp_rw_average = 0.826087
GrpLevelPara = 1.160535 

BW Util details:
bwutil = 0.000042 
total_CMD = 3433023 
util_bw = 144 
Wasted_Col = 161 
Wasted_Row = 12 
Idle = 3432706 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432870 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 48 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 144 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.006536 
queue_avg = 0.000170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00016953
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 4572038 -   mf: uid=14476459, sid4294967295:w4294967295, part=19, addr=0xc87380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571438), 
Ready @ 4572040 -   mf: uid=14476466, sid4294967295:w4294967295, part=19, addr=0xc87300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571440), 
Ready @ 4572446 -   mf: uid=14477335, sid4294967295:w4294967295, part=19, addr=0xc87380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571846), 
Ready @ 4572447 -   mf: uid=14477338, sid4294967295:w4294967295, part=19, addr=0xc87300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571847), 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432872 n_act=8 n_pre=2 n_ref_event=0 n_req=48 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=4.195e-05
n_activity=377 dram_eff=0.382
bk0: 8a 3432956i bk1: 8a 3432930i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432987i bk5: 0a 3432961i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432987i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.812500
Bank_Level_Parallism = 1.196203
Bank_Level_Parallism_Col = 1.161074
Bank_Level_Parallism_Ready = 1.006944
write_to_read_ratio_blp_rw_average = 0.825503
GrpLevelPara = 1.161074 

BW Util details:
bwutil = 0.000042 
total_CMD = 3433023 
util_bw = 144 
Wasted_Col = 160 
Wasted_Row = 12 
Idle = 3432707 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 40 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432872 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 48 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 144 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.019868 
queue_avg = 0.000171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000170986
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 4572037 -   mf: uid=14476453, sid4294967295:w4294967295, part=20, addr=0xc87480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571437), 
Ready @ 4572038 -   mf: uid=14476460, sid4294967295:w4294967295, part=20, addr=0xc87400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571438), 
Ready @ 4572444 -   mf: uid=14477333, sid4294967295:w4294967295, part=20, addr=0xc87480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571844), 
Ready @ 4572446 -   mf: uid=14477336, sid4294967295:w4294967295, part=20, addr=0xc87400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571846), 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432870 n_act=8 n_pre=2 n_ref_event=0 n_req=48 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=4.195e-05
n_activity=378 dram_eff=0.381
bk0: 8a 3432956i bk1: 8a 3432929i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432987i bk5: 0a 3432961i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432987i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.812500
Bank_Level_Parallism = 1.195584
Bank_Level_Parallism_Col = 1.160535
Bank_Level_Parallism_Ready = 1.013889
write_to_read_ratio_blp_rw_average = 0.826087
GrpLevelPara = 1.160535 

BW Util details:
bwutil = 0.000042 
total_CMD = 3433023 
util_bw = 144 
Wasted_Col = 161 
Wasted_Row = 12 
Idle = 3432706 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432870 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 48 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 144 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.006536 
queue_avg = 0.000171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000171278
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 4572036 -   mf: uid=14476447, sid4294967295:w4294967295, part=21, addr=0xc87580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571436), 
Ready @ 4572037 -   mf: uid=14476454, sid4294967295:w4294967295, part=21, addr=0xc87500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571437), 
Ready @ 4572443 -   mf: uid=14477331, sid4294967295:w4294967295, part=21, addr=0xc87580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571843), 
Ready @ 4572444 -   mf: uid=14477334, sid4294967295:w4294967295, part=21, addr=0xc87500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571844), 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432866 n_act=8 n_pre=2 n_ref_event=0 n_req=49 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=132 bw_util=4.311e-05
n_activity=388 dram_eff=0.3814
bk0: 8a 3432950i bk1: 8a 3432929i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432987i bk5: 0a 3432961i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432987i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836735
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.818182
Bank_Level_Parallism = 1.198758
Bank_Level_Parallism_Col = 1.164474
Bank_Level_Parallism_Ready = 1.013514
write_to_read_ratio_blp_rw_average = 0.828947
GrpLevelPara = 1.164474 

BW Util details:
bwutil = 0.000043 
total_CMD = 3433023 
util_bw = 148 
Wasted_Col = 162 
Wasted_Row = 12 
Idle = 3432701 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 110 
rwq = 0 
CCDLc_limit_alone = 110 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432866 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 132 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 49 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 148 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000046 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.006369 
queue_avg = 0.000172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000171569
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 4572036 -   mf: uid=14476441, sid4294967295:w4294967295, part=22, addr=0xc87680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571436), 
Ready @ 4572037 -   mf: uid=14476448, sid4294967295:w4294967295, part=22, addr=0xc87600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571437), 
Ready @ 4572442 -   mf: uid=14477329, sid4294967295:w4294967295, part=22, addr=0xc87680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571842), 
Ready @ 4572443 -   mf: uid=14477332, sid4294967295:w4294967295, part=22, addr=0xc87600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571843), 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432858 n_act=8 n_pre=2 n_ref_event=0 n_req=51 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=4.544e-05
n_activity=410 dram_eff=0.3805
bk0: 8a 3432943i bk1: 8a 3432929i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432981i bk5: 0a 3432961i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432987i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.843137
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.828571
Bank_Level_Parallism = 1.182891
Bank_Level_Parallism_Col = 1.149533
Bank_Level_Parallism_Ready = 1.012820
write_to_read_ratio_blp_rw_average = 0.838006
GrpLevelPara = 1.149533 

BW Util details:
bwutil = 0.000045 
total_CMD = 3433023 
util_bw = 156 
Wasted_Col = 171 
Wasted_Row = 12 
Idle = 3432684 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432858 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 51 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 156 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.006061 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000172734
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 4572034 -   mf: uid=14476435, sid4294967295:w4294967295, part=23, addr=0xc87780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571434), 
Ready @ 4572036 -   mf: uid=14476442, sid4294967295:w4294967295, part=23, addr=0xc87700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571436), 
Ready @ 4572065 -   mf: uid=14476588, sid4294967295:w4294967295, part=23, addr=0xc85780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571465), 
Ready @ 4572442 -   mf: uid=14477327, sid4294967295:w4294967295, part=23, addr=0xc87780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571842), 
Ready @ 4572443 -   mf: uid=14477330, sid4294967295:w4294967295, part=23, addr=0xc87700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571843), 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432853 n_act=8 n_pre=2 n_ref_event=0 n_req=52 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=4.661e-05
n_activity=417 dram_eff=0.3837
bk0: 8a 3432943i bk1: 8a 3432929i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432974i bk5: 0a 3432961i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432987i bk9: 0a 3432986i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.184971
Bank_Level_Parallism_Col = 1.152439
Bank_Level_Parallism_Ready = 1.018750
write_to_read_ratio_blp_rw_average = 0.841463
GrpLevelPara = 1.152439 

BW Util details:
bwutil = 0.000047 
total_CMD = 3433023 
util_bw = 160 
Wasted_Col = 174 
Wasted_Row = 12 
Idle = 3432677 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 122 
rwq = 0 
CCDLc_limit_alone = 122 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432853 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 52 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 160 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000047 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000173899
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 4572033 -   mf: uid=14476429, sid4294967295:w4294967295, part=24, addr=0xc87880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571433), 
Ready @ 4572034 -   mf: uid=14476436, sid4294967295:w4294967295, part=24, addr=0xc87800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571434), 
Ready @ 4572064 -   mf: uid=14476582, sid4294967295:w4294967295, part=24, addr=0xc85880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571464), 
Ready @ 4572065 -   mf: uid=14476589, sid4294967295:w4294967295, part=24, addr=0xc85800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571465), 
Ready @ 4572440 -   mf: uid=14477325, sid4294967295:w4294967295, part=24, addr=0xc87880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571840), 
Ready @ 4572442 -   mf: uid=14477328, sid4294967295:w4294967295, part=24, addr=0xc87800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571842), 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432853 n_act=8 n_pre=2 n_ref_event=0 n_req=52 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=4.661e-05
n_activity=419 dram_eff=0.3819
bk0: 8a 3432943i bk1: 8a 3432929i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432974i bk5: 0a 3432961i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432987i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.175287
Bank_Level_Parallism_Col = 1.145897
Bank_Level_Parallism_Ready = 1.018750
write_to_read_ratio_blp_rw_average = 0.841945
GrpLevelPara = 1.145897 

BW Util details:
bwutil = 0.000047 
total_CMD = 3433023 
util_bw = 160 
Wasted_Col = 176 
Wasted_Row = 12 
Idle = 3432675 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432853 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 52 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 160 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000047 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000175064
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 4572032 -   mf: uid=14476423, sid4294967295:w4294967295, part=25, addr=0xc87980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571432), 
Ready @ 4572033 -   mf: uid=14476430, sid4294967295:w4294967295, part=25, addr=0xc87900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571433), 
Ready @ 4572064 -   mf: uid=14476577, sid4294967295:w4294967295, part=25, addr=0xc85980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571464), 
Ready @ 4572065 -   mf: uid=14476583, sid4294967295:w4294967295, part=25, addr=0xc85900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571465), 
Ready @ 4572439 -   mf: uid=14477323, sid4294967295:w4294967295, part=25, addr=0xc87980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571839), 
Ready @ 4572440 -   mf: uid=14477326, sid4294967295:w4294967295, part=25, addr=0xc87900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571840), 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432853 n_act=8 n_pre=2 n_ref_event=0 n_req=52 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=4.661e-05
n_activity=419 dram_eff=0.3819
bk0: 8a 3432943i bk1: 8a 3432929i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432974i bk5: 0a 3432961i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432987i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.175287
Bank_Level_Parallism_Col = 1.145897
Bank_Level_Parallism_Ready = 1.018750
write_to_read_ratio_blp_rw_average = 0.841945
GrpLevelPara = 1.145897 

BW Util details:
bwutil = 0.000047 
total_CMD = 3433023 
util_bw = 160 
Wasted_Col = 176 
Wasted_Row = 12 
Idle = 3432675 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432853 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 52 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 160 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000047 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000173899
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 4572032 -   mf: uid=14476418, sid4294967295:w4294967295, part=26, addr=0xc87a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571432), 
Ready @ 4572033 -   mf: uid=14476424, sid4294967295:w4294967295, part=26, addr=0xc87a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571433), 
Ready @ 4572062 -   mf: uid=14476571, sid4294967295:w4294967295, part=26, addr=0xc85a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571462), 
Ready @ 4572064 -   mf: uid=14476578, sid4294967295:w4294967295, part=26, addr=0xc85a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571464), 
Ready @ 4572438 -   mf: uid=14477321, sid4294967295:w4294967295, part=26, addr=0xc87a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571838), 
Ready @ 4572439 -   mf: uid=14477324, sid4294967295:w4294967295, part=26, addr=0xc87a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571839), 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432854 n_act=8 n_pre=2 n_ref_event=0 n_req=52 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=4.661e-05
n_activity=420 dram_eff=0.381
bk0: 8a 3432943i bk1: 8a 3432929i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432974i bk5: 0a 3432961i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432987i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.171920
Bank_Level_Parallism_Col = 1.138973
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.842900
GrpLevelPara = 1.138973 

BW Util details:
bwutil = 0.000047 
total_CMD = 3433023 
util_bw = 160 
Wasted_Col = 177 
Wasted_Row = 12 
Idle = 3432674 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 125 
rwq = 0 
CCDLc_limit_alone = 125 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432854 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 52 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 160 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000047 
Either_Row_CoL_Bus_Util = 0.000049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.005917 
queue_avg = 0.000174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000174482
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 4572030 -   mf: uid=14476412, sid4294967295:w4294967295, part=27, addr=0xc87b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571430), 
Ready @ 4572032 -   mf: uid=14476419, sid4294967295:w4294967295, part=27, addr=0xc87b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571432), 
Ready @ 4572061 -   mf: uid=14476565, sid4294967295:w4294967295, part=27, addr=0xc85b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571461), 
Ready @ 4572062 -   mf: uid=14476572, sid4294967295:w4294967295, part=27, addr=0xc85b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571462), 
Ready @ 4572438 -   mf: uid=14477319, sid4294967295:w4294967295, part=27, addr=0xc87b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571838), 
Ready @ 4572439 -   mf: uid=14477322, sid4294967295:w4294967295, part=27, addr=0xc87b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571839), 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432861 n_act=8 n_pre=2 n_ref_event=0 n_req=50 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=136 bw_util=4.428e-05
n_activity=399 dram_eff=0.381
bk0: 8a 3432956i bk1: 8a 3432929i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432974i bk5: 0a 3432961i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432987i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.823529
Bank_Level_Parallism = 1.183183
Bank_Level_Parallism_Col = 1.152866
Bank_Level_Parallism_Ready = 1.019737
write_to_read_ratio_blp_rw_average = 0.834395
GrpLevelPara = 1.152866 

BW Util details:
bwutil = 0.000044 
total_CMD = 3433023 
util_bw = 152 
Wasted_Col = 169 
Wasted_Row = 12 
Idle = 3432690 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432861 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 136 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 152 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000044 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000172151
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 4572029 -   mf: uid=14476406, sid4294967295:w4294967295, part=28, addr=0xc87c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571429), 
Ready @ 4572030 -   mf: uid=14476413, sid4294967295:w4294967295, part=28, addr=0xc87c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571430), 
Ready @ 4572060 -   mf: uid=14476559, sid4294967295:w4294967295, part=28, addr=0xc85c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571460), 
Ready @ 4572061 -   mf: uid=14476566, sid4294967295:w4294967295, part=28, addr=0xc85c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571461), 
Ready @ 4572436 -   mf: uid=14477317, sid4294967295:w4294967295, part=28, addr=0xc87c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571836), 
Ready @ 4572438 -   mf: uid=14477320, sid4294967295:w4294967295, part=28, addr=0xc87c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571838), 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432865 n_act=8 n_pre=2 n_ref_event=0 n_req=49 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=132 bw_util=4.311e-05
n_activity=391 dram_eff=0.3785
bk0: 8a 3432956i bk1: 8a 3432929i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432981i bk5: 0a 3432961i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432987i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836735
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.818182
Bank_Level_Parallism = 1.187692
Bank_Level_Parallism_Col = 1.156863
Bank_Level_Parallism_Ready = 1.020270
write_to_read_ratio_blp_rw_average = 0.830065
GrpLevelPara = 1.156863 

BW Util details:
bwutil = 0.000043 
total_CMD = 3433023 
util_bw = 148 
Wasted_Col = 165 
Wasted_Row = 12 
Idle = 3432698 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432865 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 132 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 49 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 148 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000046 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000172443
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 4572028 -   mf: uid=14476400, sid4294967295:w4294967295, part=29, addr=0xc87d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571428), 
Ready @ 4572029 -   mf: uid=14476407, sid4294967295:w4294967295, part=29, addr=0xc87d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571429), 
Ready @ 4572060 -   mf: uid=14476560, sid4294967295:w4294967295, part=29, addr=0xc85d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571460), 
Ready @ 4572435 -   mf: uid=14477315, sid4294967295:w4294967295, part=29, addr=0xc87d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571835), 
Ready @ 4572436 -   mf: uid=14477318, sid4294967295:w4294967295, part=29, addr=0xc87d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571836), 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432869 n_act=8 n_pre=2 n_ref_event=0 n_req=48 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=4.195e-05
n_activity=379 dram_eff=0.3799
bk0: 8a 3432956i bk1: 8a 3432929i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432987i bk5: 0a 3432961i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432987i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.812500
Bank_Level_Parallism = 1.191824
Bank_Level_Parallism_Col = 1.160535
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.826087
GrpLevelPara = 1.160535 

BW Util details:
bwutil = 0.000042 
total_CMD = 3433023 
util_bw = 144 
Wasted_Col = 162 
Wasted_Row = 12 
Idle = 3432705 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432869 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 48 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 144 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000170695
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 4572028 -   mf: uid=14476394, sid4294967295:w4294967295, part=30, addr=0xc87e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571428), 
Ready @ 4572029 -   mf: uid=14476401, sid4294967295:w4294967295, part=30, addr=0xc87e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571429), 
Ready @ 4572434 -   mf: uid=14477313, sid4294967295:w4294967295, part=30, addr=0xc87e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571834), 
Ready @ 4572435 -   mf: uid=14477316, sid4294967295:w4294967295, part=30, addr=0xc87e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571835), 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432870 n_act=8 n_pre=2 n_ref_event=0 n_req=48 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=4.195e-05
n_activity=380 dram_eff=0.3789
bk0: 8a 3432956i bk1: 8a 3432929i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432987i bk5: 0a 3432961i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432987i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.812500
Bank_Level_Parallism = 1.188088
Bank_Level_Parallism_Col = 1.152824
Bank_Level_Parallism_Ready = 1.013889
write_to_read_ratio_blp_rw_average = 0.827243
GrpLevelPara = 1.152824 

BW Util details:
bwutil = 0.000042 
total_CMD = 3433023 
util_bw = 144 
Wasted_Col = 163 
Wasted_Row = 12 
Idle = 3432704 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432870 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 48 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 144 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.006536 
queue_avg = 0.000171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000170986
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 4572026 -   mf: uid=14476389, sid4294967295:w4294967295, part=31, addr=0xc87f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571426), 
Ready @ 4572028 -   mf: uid=14476395, sid4294967295:w4294967295, part=31, addr=0xc87f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571428), 
Ready @ 4572434 -   mf: uid=14477312, sid4294967295:w4294967295, part=31, addr=0xc87f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571834), 
Ready @ 4572435 -   mf: uid=14477314, sid4294967295:w4294967295, part=31, addr=0xc87f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4571835), 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3433023 n_nop=3432859 n_act=8 n_pre=2 n_ref_event=0 n_req=51 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=4.544e-05
n_activity=410 dram_eff=0.3805
bk0: 8a 3432956i bk1: 8a 3432909i bk2: 0a 3433023i bk3: 0a 3433023i bk4: 0a 3432987i bk5: 0a 3432961i bk6: 0a 3433023i bk7: 0a 3433023i bk8: 0a 3432987i bk9: 0a 3432987i bk10: 0a 3433023i bk11: 0a 3433023i bk12: 0a 3433023i bk13: 0a 3433023i bk14: 0a 3433023i bk15: 0a 3433023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.843137
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.828571
Bank_Level_Parallism = 1.151863
Bank_Level_Parallism_Col = 1.121212
Bank_Level_Parallism_Ready = 1.012820
write_to_read_ratio_blp_rw_average = 0.842424
GrpLevelPara = 1.121212 

BW Util details:
bwutil = 0.000045 
total_CMD = 3433023 
util_bw = 156 
Wasted_Col = 181 
Wasted_Row = 12 
Idle = 3432674 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3433023 
n_nop = 3432859 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 51 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 156 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.012195 
queue_avg = 0.000177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000177103

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1567, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 1631, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 1695, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 609, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 545, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 481, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 36864
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.0139
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27648
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=37632
icnt_total_pkts_simt_to_mem=37632
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 37632
Req_Network_cycles = 4571980
Req_Network_injected_packets_per_cycle =       0.0082 
Req_Network_conflicts_per_cycle =       0.0040
Req_Network_conflicts_per_cycle_util =       1.1451
Req_Bank_Level_Parallism =       2.3798
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0069
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 37632
Reply_Network_cycles = 4571980
Reply_Network_injected_packets_per_cycle =        0.0082
Reply_Network_conflicts_per_cycle =        0.0253
Reply_Network_conflicts_per_cycle_util =       7.2276
Reply_Bank_Level_Parallism =       2.3505
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0017
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 19 min, 52 sec (11992 sec)
gpgpu_simulation_rate = 69228 (inst/sec)
gpgpu_simulation_rate = 381 (cycle/sec)
gpgpu_silicon_slowdown = 2971128x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
