entity And2 is
  port(
    a : in bit;
    b : in bit;
    y : out bit
  );
end entity;

architecture rtl of And2 is
  component Nand2
    port(
      a : in bit;
      b : in bit;
      y : out bit
    );
  end component;

  component Not1
    port(
      a : in bit;
      y : out bit
    );
  end component;

  signal t : bit;
begin
  u_nand: Nand2 port map (a => a, b => b, y => t);
  u_not: Not1 port map (a => t, y => y);
end architecture;
