
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu1' (Linux_x86_64 version 5.4.0-216-generic) on Tue Jul 29 06:53:13 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project compute_attention_HLS 
INFO: [HLS 200-10] Creating and opening project '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp' to the project
INFO: [HLS 200-1510] Running: set_top compute_attention_HLS 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 44507
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.04 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.6 seconds. CPU system time: 0.91 seconds. Elapsed time: 18.63 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'softmax(float (*) [100][100])' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'softmax(float (*) [100][100])' into 'compute_attention_HLS(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100][128], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100][128], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100][128], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100][128])' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:43:0)
INFO: [HLS 214-241] Aggregating bram variable 'Output' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'V' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'K' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'Q' with compact=bit mode in 16-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.3 seconds. CPU system time: 0.44 seconds. Elapsed time: 2.82 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1102: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.225 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_4' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:52) in function 'compute_attention_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_3' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:24) in function 'compute_attention_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_4' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:31) in function 'compute_attention_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_5' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:36) in function 'compute_attention_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_8' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:67) in function 'compute_attention_HLS' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:52:43) to (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:52:34) in function 'compute_attention_HLS'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:67:23) to (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:68:34) in function 'compute_attention_HLS'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:66:30) in function 'compute_attention_HLS'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.260 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_3' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:51:23) in function 'compute_attention_HLS'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_2' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:49:35) in function 'compute_attention_HLS'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_1' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:48:31) in function 'compute_attention_HLS'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_22_2' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:22:35) in function 'compute_attention_HLS' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_1' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:21:31) in function 'compute_attention_HLS'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_66_7' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:67:23) in function 'compute_attention_HLS'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_65_6' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:65:35) in function 'compute_attention_HLS'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_5' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:64:31) in function 'compute_attention_HLS'.
INFO: [HLS 200-472] Inferring partial write operation for 'attention' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:55:36)
INFO: [HLS 200-472] Inferring partial write operation for 'attention' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:32:33)
INFO: [HLS 200-472] Inferring partial write operation for 'attention' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:37:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_attention_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_HLS_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_3_VITIS_LOOP_52_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1_VITIS_LOOP_50_3_VITIS_LOOP_52_4'.
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_HLS_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_3_VITIS_LOOP_52_4' (loop 'VITIS_LOOP_48_1_VITIS_LOOP_50_3_VITIS_LOOP_52_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln53', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:53) of variable 'sum', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:53 on local variable 'sum' and 'load' operation ('sum_load', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:50) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_HLS_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_3_VITIS_LOOP_52_4' (loop 'VITIS_LOOP_48_1_VITIS_LOOP_50_3_VITIS_LOOP_52_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln53', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:53) of variable 'sum', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:53 on local variable 'sum' and 'load' operation ('sum_load', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:50) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_HLS_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_3_VITIS_LOOP_52_4' (loop 'VITIS_LOOP_48_1_VITIS_LOOP_50_3_VITIS_LOOP_52_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln53', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:53) of variable 'sum', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:53 on local variable 'sum' and 'load' operation ('sum_load', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:50) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 19, loop 'VITIS_LOOP_48_1_VITIS_LOOP_50_3_VITIS_LOOP_52_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_HLS_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_24_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_HLS_Pipeline_VITIS_LOOP_31_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_4'.
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_HLS_Pipeline_VITIS_LOOP_31_4' (loop 'VITIS_LOOP_31_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_1_write_ln31', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:31) of variable 'sum', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:33 on local variable 'sum' and 'load' operation ('sum_1_load', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:33) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_HLS_Pipeline_VITIS_LOOP_31_4' (loop 'VITIS_LOOP_31_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_1_write_ln31', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:31) of variable 'sum', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:33 on local variable 'sum' and 'load' operation ('sum_1_load', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:33) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_HLS_Pipeline_VITIS_LOOP_31_4' (loop 'VITIS_LOOP_31_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_1_write_ln31', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:31) of variable 'sum', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:33 on local variable 'sum' and 'load' operation ('sum_1_load', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:33) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 20, loop 'VITIS_LOOP_31_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_HLS_Pipeline_VITIS_LOOP_36_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_36_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_HLS_Pipeline_VITIS_LOOP_64_5_VITIS_LOOP_66_7_VITIS_LOOP_68_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_5_VITIS_LOOP_66_7_VITIS_LOOP_68_8'.
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_HLS_Pipeline_VITIS_LOOP_64_5_VITIS_LOOP_66_7_VITIS_LOOP_68_8' (loop 'VITIS_LOOP_64_5_VITIS_LOOP_66_7_VITIS_LOOP_68_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln69', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:69) of variable 'sum', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:69 on local variable 'sum' and 'load' operation ('sum_load', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:66) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_HLS_Pipeline_VITIS_LOOP_64_5_VITIS_LOOP_66_7_VITIS_LOOP_68_8' (loop 'VITIS_LOOP_64_5_VITIS_LOOP_66_7_VITIS_LOOP_68_8'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln69', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:69) of variable 'sum', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:69 on local variable 'sum' and 'load' operation ('sum_load', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:66) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_HLS_Pipeline_VITIS_LOOP_64_5_VITIS_LOOP_66_7_VITIS_LOOP_68_8' (loop 'VITIS_LOOP_64_5_VITIS_LOOP_66_7_VITIS_LOOP_68_8'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln69', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:69) of variable 'sum', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:69 on local variable 'sum' and 'load' operation ('sum_load', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_attention_HLS/compute_attention_HLS_slow.cpp:66) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 19, loop 'VITIS_LOOP_64_5_VITIS_LOOP_66_7_VITIS_LOOP_68_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln23_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln23) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_attention_HLS_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_3_VITIS_LOOP_52_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_attention_HLS_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_3_VITIS_LOOP_52_4' pipeline 'VITIS_LOOP_48_1_VITIS_LOOP_50_3_VITIS_LOOP_52_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_attention_HLS_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_3_VITIS_LOOP_52_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_attention_HLS_Pipeline_VITIS_LOOP_24_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_attention_HLS_Pipeline_VITIS_LOOP_24_3' pipeline 'VITIS_LOOP_24_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_attention_HLS_Pipeline_VITIS_LOOP_24_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_attention_HLS_Pipeline_VITIS_LOOP_31_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_attention_HLS_Pipeline_VITIS_LOOP_31_4' pipeline 'VITIS_LOOP_31_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_attention_HLS_Pipeline_VITIS_LOOP_31_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_attention_HLS_Pipeline_VITIS_LOOP_36_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_attention_HLS_Pipeline_VITIS_LOOP_36_5' pipeline 'VITIS_LOOP_36_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_attention_HLS_Pipeline_VITIS_LOOP_36_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_attention_HLS_Pipeline_VITIS_LOOP_64_5_VITIS_LOOP_66_7_VITIS_LOOP_68_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_attention_HLS_Pipeline_VITIS_LOOP_64_5_VITIS_LOOP_66_7_VITIS_LOOP_68_8' pipeline 'VITIS_LOOP_64_5_VITIS_LOOP_66_7_VITIS_LOOP_68_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_attention_HLS_Pipeline_VITIS_LOOP_64_5_VITIS_LOOP_66_7_VITIS_LOOP_68_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_attention_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_attention_HLS/Q' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_attention_HLS/K' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_attention_HLS/V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_attention_HLS/Output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_attention_HLS' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_7ns_7ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_attention_HLS'.
INFO: [RTMG 210-278] Implementing memory 'compute_attention_HLS_attention_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.321 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.328 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_attention_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_attention_HLS.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 278.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 25.61 seconds. CPU system time: 1.58 seconds. Elapsed time: 28.29 seconds; current allocated memory: 135.539 MB.
INFO: [HLS 200-112] Total CPU user time: 28.15 seconds. Total CPU system time: 2.03 seconds. Total elapsed time: 41.62 seconds; peak allocated memory: 1.329 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Jul 29 06:53:54 2025...
