{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 20 18:55:55 2010 " "Info: Processing started: Tue Jul 20 18:55:55 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=on --write_settings_files=off effect -c effect --speed=6 " "Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off effect -c effect --speed=6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Warning: Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "i2c_clk 0 " "Info: Pin \"i2c_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "i2c_dat 0 " "Info: Pin \"i2c_dat\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dacdat 0 " "Info: Pin \"dacdat\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk 0 " "Info: Pin \"clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "bclk " "Info: Assuming node \"bclk\" is an undefined clock" {  } { { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 12 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "bclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "i2c:i2c1\|clk_slow\[3\] " "Info: Detected ripple clock \"i2c:i2c1\|clk_slow\[3\]\" as buffer" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "i2c:i2c1\|clk_slow\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk12m:clk12m1\|altpll:altpll_component\|_clk0 register i2c:i2c1\|clk_slow\[4\] register i2c:i2c1\|i2c_counter\[5\] 38.159 ns " "Info: Slack time is 38.159 ns for clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" between source register \"i2c:i2c1\|clk_slow\[4\]\" and destination register \"i2c:i2c1\|i2c_counter\[5\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "142.53 MHz 7.016 ns " "Info: Fmax is 142.53 MHz (period= 7.016 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "44.191 ns + Largest register register " "Info: + Largest register to register requirement is 44.191 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "41.667 ns + " "Info: + Setup relationship between source and destination is 41.667 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 80.715 ns " "Info: + Latch edge is 80.715 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk12m:clk12m1\|altpll:altpll_component\|_clk0 83.333 ns -2.618 ns  50 " "Info: Clock period of Destination clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" is 83.333 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 39.048 ns " "Info: - Launch edge is 39.048 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk12m:clk12m1\|altpll:altpll_component\|_clk0 83.333 ns 39.048 ns inverted 50 " "Info: Clock period of Source clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" is 83.333 ns with inverted offset of 39.048 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.738 ns + Largest " "Info: + Largest clock skew is 2.738 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk12m:clk12m1\|altpll:altpll_component\|_clk0 destination 5.564 ns + Shortest register " "Info: + Shortest clock path from clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" to destination register is 5.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk12m:clk12m1\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'clk12m:clk12m1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk12m:clk12m1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns clk12m:clk12m1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 29 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 29; COMB Node = 'clk12m:clk12m1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.025 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.787 ns) 3.076 ns i2c:i2c1\|clk_slow\[3\] 3 REG LCFF_X47_Y50_N9 3 " "Info: 3: + IC(1.264 ns) + CELL(0.787 ns) = 3.076 ns; Loc. = LCFF_X47_Y50_N9; Fanout = 3; REG Node = 'i2c:i2c1\|clk_slow\[3\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.051 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.000 ns) 3.818 ns i2c:i2c1\|clk_slow\[3\]~clkctrl 4 COMB CLKCTRL_G9 56 " "Info: 4: + IC(0.742 ns) + CELL(0.000 ns) = 3.818 ns; Loc. = CLKCTRL_G9; Fanout = 56; COMB Node = 'i2c:i2c1\|clk_slow\[3\]~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.742 ns" { i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.537 ns) 5.564 ns i2c:i2c1\|i2c_counter\[5\] 5 REG LCFF_X40_Y17_N11 3 " "Info: 5: + IC(1.209 ns) + CELL(0.537 ns) = 5.564 ns; Loc. = LCFF_X40_Y17_N11; Fanout = 3; REG Node = 'i2c:i2c1\|i2c_counter\[5\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.746 ns" { i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|i2c_counter[5] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 23.80 % ) " "Info: Total cell delay = 1.324 ns ( 23.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.240 ns ( 76.20 % ) " "Info: Total interconnect delay = 4.240 ns ( 76.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.564 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|i2c_counter[5] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.564 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|i2c_counter[5] {} } { 0.000ns 1.025ns 1.264ns 0.742ns 1.209ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk12m:clk12m1\|altpll:altpll_component\|_clk0 source 2.826 ns - Longest register " "Info: - Longest clock path from clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" to source register is 2.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk12m:clk12m1\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'clk12m:clk12m1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk12m:clk12m1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns clk12m:clk12m1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 29 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 29; COMB Node = 'clk12m:clk12m1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.025 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.537 ns) 2.826 ns i2c:i2c1\|clk_slow\[4\] 3 REG LCFF_X47_Y50_N27 4 " "Info: 3: + IC(1.264 ns) + CELL(0.537 ns) = 2.826 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'i2c:i2c1\|clk_slow\[4\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.801 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[4] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.00 % ) " "Info: Total cell delay = 0.537 ns ( 19.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.289 ns ( 81.00 % ) " "Info: Total interconnect delay = 2.289 ns ( 81.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.826 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[4] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.826 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[4] {} } { 0.000ns 1.025ns 1.264ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.564 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|i2c_counter[5] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.564 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|i2c_counter[5] {} } { 0.000ns 1.025ns 1.264ns 0.742ns 1.209ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.826 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[4] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.826 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[4] {} } { 0.000ns 1.025ns 1.264ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 111 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.564 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|i2c_counter[5] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.564 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|i2c_counter[5] {} } { 0.000ns 1.025ns 1.264ns 0.742ns 1.209ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.826 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[4] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.826 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[4] {} } { 0.000ns 1.025ns 1.264ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.032 ns - Longest register register " "Info: - Longest register to register delay is 6.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i2c:i2c1\|clk_slow\[4\] 1 REG LCFF_X47_Y50_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'i2c:i2c1\|clk_slow\[4\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i2c:i2c1|clk_slow[4] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.846 ns) + CELL(0.150 ns) 3.996 ns i2c:i2c1\|always4~5 2 COMB LCCOMB_X40_Y19_N8 3 " "Info: 2: + IC(3.846 ns) + CELL(0.150 ns) = 3.996 ns; Loc. = LCCOMB_X40_Y19_N8; Fanout = 3; COMB Node = 'i2c:i2c1\|always4~5'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.996 ns" { i2c:i2c1|clk_slow[4] i2c:i2c1|always4~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.393 ns) 4.664 ns i2c:i2c1\|i2c_counter\[4\]~30 3 COMB LCCOMB_X40_Y19_N6 8 " "Info: 3: + IC(0.275 ns) + CELL(0.393 ns) = 4.664 ns; Loc. = LCCOMB_X40_Y19_N6; Fanout = 8; COMB Node = 'i2c:i2c1\|i2c_counter\[4\]~30'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.668 ns" { i2c:i2c1|always4~5 i2c:i2c1|i2c_counter[4]~30 } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.660 ns) 6.032 ns i2c:i2c1\|i2c_counter\[5\] 4 REG LCFF_X40_Y17_N11 3 " "Info: 4: + IC(0.708 ns) + CELL(0.660 ns) = 6.032 ns; Loc. = LCFF_X40_Y17_N11; Fanout = 3; REG Node = 'i2c:i2c1\|i2c_counter\[5\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.368 ns" { i2c:i2c1|i2c_counter[4]~30 i2c:i2c1|i2c_counter[5] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.203 ns ( 19.94 % ) " "Info: Total cell delay = 1.203 ns ( 19.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.829 ns ( 80.06 % ) " "Info: Total interconnect delay = 4.829 ns ( 80.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.032 ns" { i2c:i2c1|clk_slow[4] i2c:i2c1|always4~5 i2c:i2c1|i2c_counter[4]~30 i2c:i2c1|i2c_counter[5] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.032 ns" { i2c:i2c1|clk_slow[4] {} i2c:i2c1|always4~5 {} i2c:i2c1|i2c_counter[4]~30 {} i2c:i2c1|i2c_counter[5] {} } { 0.000ns 3.846ns 0.275ns 0.708ns } { 0.000ns 0.150ns 0.393ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.564 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|i2c_counter[5] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.564 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|i2c_counter[5] {} } { 0.000ns 1.025ns 1.264ns 0.742ns 1.209ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.826 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[4] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.826 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[4] {} } { 0.000ns 1.025ns 1.264ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.032 ns" { i2c:i2c1|clk_slow[4] i2c:i2c1|always4~5 i2c:i2c1|i2c_counter[4]~30 i2c:i2c1|i2c_counter[5] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.032 ns" { i2c:i2c1|clk_slow[4] {} i2c:i2c1|always4~5 {} i2c:i2c1|i2c_counter[4]~30 {} i2c:i2c1|i2c_counter[5] {} } { 0.000ns 3.846ns 0.275ns 0.708ns } { 0.000ns 0.150ns 0.393ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 register cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src1\[12\] register cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src2\[0\] 1.565 ns " "Info: Slack time is 1.565 ns for clock \"cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0\" between source register \"cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src1\[12\]\" and destination register \"cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src2\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "118.55 MHz 8.435 ns " "Info: Fmax is 118.55 MHz (period= 8.435 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.772 ns + Largest register register " "Info: + Largest register to register requirement is 9.772 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.587 ns " "Info: + Latch edge is 5.587 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 10.000 ns -4.413 ns  50 " "Info: Clock period of Destination clock \"cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -4.413 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -4.413 ns " "Info: - Launch edge is -4.413 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 10.000 ns -4.413 ns  50 " "Info: Clock period of Source clock \"cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -4.413 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.014 ns + Largest " "Info: + Largest clock skew is -0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 destination 2.791 ns + Shortest register " "Info: + Shortest clock path from clock \"cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0\" to destination register is 2.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 4410 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 4410; COMB Node = 'cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.038 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.216 ns) + CELL(0.537 ns) 2.791 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src2\[0\] 3 REG LCFF_X60_Y33_N19 15 " "Info: 3: + IC(1.216 ns) + CELL(0.537 ns) = 2.791 ns; Loc. = LCFF_X60_Y33_N19; Fanout = 15; REG Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src2\[0\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.753 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0] } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 9388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.24 % ) " "Info: Total cell delay = 0.537 ns ( 19.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.254 ns ( 80.76 % ) " "Info: Total interconnect delay = 2.254 ns ( 80.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.791 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.791 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 {} cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl {} cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0] {} } { 0.000ns 1.038ns 1.216ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 source 2.805 ns - Longest register " "Info: - Longest clock path from clock \"cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0\" to source register is 2.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 4410 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 4410; COMB Node = 'cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.038 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.537 ns) 2.805 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src1\[12\] 3 REG LCFF_X60_Y31_N23 10 " "Info: 3: + IC(1.230 ns) + CELL(0.537 ns) = 2.805 ns; Loc. = LCFF_X60_Y31_N23; Fanout = 10; REG Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src1\[12\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.767 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[12] } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 9379 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.14 % ) " "Info: Total cell delay = 0.537 ns ( 19.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.268 ns ( 80.86 % ) " "Info: Total interconnect delay = 2.268 ns ( 80.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.805 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[12] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.805 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 {} cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl {} cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[12] {} } { 0.000ns 1.038ns 1.230ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.791 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.791 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 {} cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl {} cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0] {} } { 0.000ns 1.038ns 1.216ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.805 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[12] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.805 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 {} cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl {} cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[12] {} } { 0.000ns 1.038ns 1.230ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 9379 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 9388 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.791 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.791 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 {} cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl {} cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0] {} } { 0.000ns 1.038ns 1.216ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.805 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[12] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.805 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 {} cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl {} cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[12] {} } { 0.000ns 1.038ns 1.230ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.207 ns - Longest register register " "Info: - Longest register to register delay is 8.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src1\[12\] 1 REG LCFF_X60_Y31_N23 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y31_N23; Fanout = 10; REG Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src1\[12\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[12] } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 9379 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.923 ns) + CELL(0.393 ns) 2.316 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~25 2 COMB LCCOMB_X59_Y28_N8 2 " "Info: 2: + IC(1.923 ns) + CELL(0.393 ns) = 2.316 ns; Loc. = LCCOMB_X59_Y28_N8; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~25'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.316 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[12] cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~25 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.387 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~27 3 COMB LCCOMB_X59_Y28_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 2.387 ns; Loc. = LCCOMB_X59_Y28_N10; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~27'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~25 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~27 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.458 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~29 4 COMB LCCOMB_X59_Y28_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 2.458 ns; Loc. = LCCOMB_X59_Y28_N12; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~29'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~27 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~29 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.617 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~31 5 COMB LCCOMB_X59_Y28_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 2.617 ns; Loc. = LCCOMB_X59_Y28_N14; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~31'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.159 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~29 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~31 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.688 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~33 6 COMB LCCOMB_X59_Y28_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.688 ns; Loc. = LCCOMB_X59_Y28_N16; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~33'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~31 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~33 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.759 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~35 7 COMB LCCOMB_X59_Y28_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.759 ns; Loc. = LCCOMB_X59_Y28_N18; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~35'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~33 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~35 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.830 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~37 8 COMB LCCOMB_X59_Y28_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.830 ns; Loc. = LCCOMB_X59_Y28_N20; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~37'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~35 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~37 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.901 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~39 9 COMB LCCOMB_X59_Y28_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.901 ns; Loc. = LCCOMB_X59_Y28_N22; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~39'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~37 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~39 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.972 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~41 10 COMB LCCOMB_X59_Y28_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.972 ns; Loc. = LCCOMB_X59_Y28_N24; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~41'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~39 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~41 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.043 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~43 11 COMB LCCOMB_X59_Y28_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.043 ns; Loc. = LCCOMB_X59_Y28_N26; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~43'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~41 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~43 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.114 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~45 12 COMB LCCOMB_X59_Y28_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.114 ns; Loc. = LCCOMB_X59_Y28_N28; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~45'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~43 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~45 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 3.260 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~47 13 COMB LCCOMB_X59_Y28_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 3.260 ns; Loc. = LCCOMB_X59_Y28_N30; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~47'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.146 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~45 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~47 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.331 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~49 14 COMB LCCOMB_X59_Y27_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.331 ns; Loc. = LCCOMB_X59_Y27_N0; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~49'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~47 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~49 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.402 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~51 15 COMB LCCOMB_X59_Y27_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.402 ns; Loc. = LCCOMB_X59_Y27_N2; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~51'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~49 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~51 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.473 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~53 16 COMB LCCOMB_X59_Y27_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.473 ns; Loc. = LCCOMB_X59_Y27_N4; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~53'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~51 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~53 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.544 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~55 17 COMB LCCOMB_X59_Y27_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.544 ns; Loc. = LCCOMB_X59_Y27_N6; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~55'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~53 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~55 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.615 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~57 18 COMB LCCOMB_X59_Y27_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.615 ns; Loc. = LCCOMB_X59_Y27_N8; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~57'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~55 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~57 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.686 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~59 19 COMB LCCOMB_X59_Y27_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.686 ns; Loc. = LCCOMB_X59_Y27_N10; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~59'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~57 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~59 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.757 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~61 20 COMB LCCOMB_X59_Y27_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.757 ns; Loc. = LCCOMB_X59_Y27_N12; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~61'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~59 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~61 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.916 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~63 21 COMB LCCOMB_X59_Y27_N14 1 " "Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 3.916 ns; Loc. = LCCOMB_X59_Y27_N14; Fanout = 1; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~63'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.159 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~61 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~63 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.326 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~64 22 COMB LCCOMB_X59_Y27_N16 1 " "Info: 22: + IC(0.000 ns) + CELL(0.410 ns) = 4.326 ns; Loc. = LCCOMB_X59_Y27_N16; Fanout = 1; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~64'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~63 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~64 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.150 ns) 4.911 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_arith_result\[32\]~10 23 COMB LCCOMB_X60_Y27_N18 1 " "Info: 23: + IC(0.435 ns) + CELL(0.150 ns) = 4.911 ns; Loc. = LCCOMB_X60_Y27_N18; Fanout = 1; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_arith_result\[32\]~10'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.585 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~64 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_arith_result[32]~10 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 4500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.150 ns) 5.817 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_br_result~0 24 COMB LCCOMB_X61_Y30_N8 3 " "Info: 24: + IC(0.756 ns) + CELL(0.150 ns) = 5.817 ns; Loc. = LCCOMB_X61_Y30_N8; Fanout = 3; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_br_result~0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.906 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|E_arith_result[32]~10 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_br_result~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 4509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.271 ns) 6.538 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src1\[0\]~0 25 COMB LCCOMB_X60_Y30_N18 3 " "Info: 25: + IC(0.450 ns) + CELL(0.271 ns) = 6.538 ns; Loc. = LCCOMB_X60_Y30_N18; Fanout = 3; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src1\[0\]~0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.721 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|E_br_result~0 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[0]~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 9379 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.420 ns) 7.218 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src2\[0\]~12 26 COMB LCCOMB_X60_Y30_N28 2 " "Info: 26: + IC(0.260 ns) + CELL(0.420 ns) = 7.218 ns; Loc. = LCCOMB_X60_Y30_N28; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src2\[0\]~12'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.680 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[0]~0 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0]~12 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 9388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.149 ns) 8.123 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src2\[0\]~feeder 27 COMB LCCOMB_X60_Y33_N18 1 " "Info: 27: + IC(0.756 ns) + CELL(0.149 ns) = 8.123 ns; Loc. = LCCOMB_X60_Y33_N18; Fanout = 1; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src2\[0\]~feeder'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.905 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0]~12 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0]~feeder } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 9388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.207 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src2\[0\] 28 REG LCFF_X60_Y33_N19 15 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 8.207 ns; Loc. = LCFF_X60_Y33_N19; Fanout = 15; REG Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src2\[0\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0]~feeder cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0] } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 9388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.627 ns ( 44.19 % ) " "Info: Total cell delay = 3.627 ns ( 44.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.580 ns ( 55.81 % ) " "Info: Total interconnect delay = 4.580 ns ( 55.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.207 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[12] cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~25 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~27 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~29 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~31 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~33 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~35 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~37 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~39 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~41 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~43 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~45 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~47 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~49 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~51 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~53 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~55 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~57 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~59 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~61 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~63 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~64 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_arith_result[32]~10 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_br_result~0 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[0]~0 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0]~12 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0]~feeder cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "8.207 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[12] {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~25 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~27 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~29 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~31 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~33 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~35 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~37 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~39 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~41 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~43 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~45 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~47 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~49 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~51 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~53 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~55 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~57 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~59 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~61 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~63 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~64 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|E_arith_result[32]~10 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|E_br_result~0 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[0]~0 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0]~12 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0]~feeder {} cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0] {} } { 0.000ns 1.923ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.435ns 0.756ns 0.450ns 0.260ns 0.756ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.150ns 0.271ns 0.420ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.791 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.791 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 {} cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl {} cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0] {} } { 0.000ns 1.038ns 1.216ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.805 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[12] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.805 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 {} cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl {} cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[12] {} } { 0.000ns 1.038ns 1.230ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.207 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[12] cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~25 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~27 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~29 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~31 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~33 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~35 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~37 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~39 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~41 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~43 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~45 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~47 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~49 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~51 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~53 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~55 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~57 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~59 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~61 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~63 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~64 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_arith_result[32]~10 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_br_result~0 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[0]~0 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0]~12 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0]~feeder cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "8.207 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[12] {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~25 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~27 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~29 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~31 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~33 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~35 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~37 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~39 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~41 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~43 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~45 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~47 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~49 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~51 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~53 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~55 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~57 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~59 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~61 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~63 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~64 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|E_arith_result[32]~10 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|E_br_result~0 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[0]~0 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0]~12 {} cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0]~feeder {} cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0] {} } { 0.000ns 1.923ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.435ns 0.756ns 0.450ns 0.260ns 0.756ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.150ns 0.271ns 0.420ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clkfast " "Info: No valid register-to-register data paths exist for clock \"clkfast\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clkfast2 register cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_slave_FSM:slave_FSM\|slave_read_request register cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1 3.714 ns " "Info: Slack time is 3.714 ns for clock \"clkfast2\" between source register \"cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_slave_FSM:slave_FSM\|slave_read_request\" and destination register \"cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.252 ns + Largest register register " "Info: + Largest register to register requirement is 4.252 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.413 ns + " "Info: + Setup relationship between source and destination is 4.413 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkfast2 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clkfast2\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 5.587 ns " "Info: - Launch edge is 5.587 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 10.000 ns -4.413 ns  50 " "Info: Clock period of Source clock \"cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -4.413 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.053 ns + Largest " "Info: + Largest clock skew is 0.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkfast2 destination 2.805 ns + Shortest register " "Info: + Shortest clock path from clock \"clkfast2\" to destination register is 2.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clkfast2 1 CLK PIN_D16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D16; Fanout = 2; CLK Node = 'clkfast2'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkfast2 } "NODE_NAME" } } { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.091 ns clkfast2~clkctrl 2 COMB CLKCTRL_G10 74 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G10; Fanout = 74; COMB Node = 'clkfast2~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.112 ns" { clkfast2 clkfast2~clkctrl } "NODE_NAME" } } { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.537 ns) 2.805 ns cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1 3 REG LCFF_X52_Y35_N7 1 " "Info: 3: + IC(1.177 ns) + CELL(0.537 ns) = 2.805 ns; Loc. = LCFF_X52_Y35_N7; Fanout = 1; REG Node = 'cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.714 ns" { clkfast2~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "../../altera9.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 54.05 % ) " "Info: Total cell delay = 1.516 ns ( 54.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.289 ns ( 45.95 % ) " "Info: Total interconnect delay = 1.289 ns ( 45.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.805 ns" { clkfast2 clkfast2~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.805 ns" { clkfast2 {} clkfast2~combout {} clkfast2~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.112ns 1.177ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 source 2.752 ns - Longest register " "Info: - Longest clock path from clock \"cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0\" to source register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 4410 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 4410; COMB Node = 'cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.038 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.537 ns) 2.752 ns cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_slave_FSM:slave_FSM\|slave_read_request 3 REG LCFF_X52_Y35_N3 2 " "Info: 3: + IC(1.177 ns) + CELL(0.537 ns) = 2.752 ns; Loc. = LCFF_X52_Y35_N3; Fanout = 2; REG Node = 'cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_slave_FSM:slave_FSM\|slave_read_request'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.714 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "cpueffect_clock_0.v" "" { Text "/home/lucaspeng/dclab/final/cpueffect_clock_0.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.51 % ) " "Info: Total cell delay = 0.537 ns ( 19.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.215 ns ( 80.49 % ) " "Info: Total interconnect delay = 2.215 ns ( 80.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.752 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.752 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 {} cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 1.038ns 1.177ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.805 ns" { clkfast2 clkfast2~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.805 ns" { clkfast2 {} clkfast2~combout {} clkfast2~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.112ns 1.177ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.752 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.752 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 {} cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 1.038ns 1.177ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "cpueffect_clock_0.v" "" { Text "/home/lucaspeng/dclab/final/cpueffect_clock_0.v" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "../../altera9.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.805 ns" { clkfast2 clkfast2~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.805 ns" { clkfast2 {} clkfast2~combout {} clkfast2~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.112ns 1.177ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.752 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.752 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 {} cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 1.038ns 1.177ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.538 ns - Longest register register " "Info: - Longest register to register delay is 0.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_slave_FSM:slave_FSM\|slave_read_request 1 REG LCFF_X52_Y35_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y35_N3; Fanout = 2; REG Node = 'cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_slave_FSM:slave_FSM\|slave_read_request'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "cpueffect_clock_0.v" "" { Text "/home/lucaspeng/dclab/final/cpueffect_clock_0.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.149 ns) 0.454 ns cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1~feeder 2 COMB LCCOMB_X52_Y35_N6 1 " "Info: 2: + IC(0.305 ns) + CELL(0.149 ns) = 0.454 ns; Loc. = LCCOMB_X52_Y35_N6; Fanout = 1; COMB Node = 'cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1~feeder'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.454 ns" { cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_read_request cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder } "NODE_NAME" } } { "../../altera9.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.538 ns cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1 3 REG LCFF_X52_Y35_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.538 ns; Loc. = LCFF_X52_Y35_N7; Fanout = 1; REG Node = 'cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "../../altera9.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 43.31 % ) " "Info: Total cell delay = 0.233 ns ( 43.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.305 ns ( 56.69 % ) " "Info: Total interconnect delay = 0.305 ns ( 56.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.538 ns" { cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_read_request cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "0.538 ns" { cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_read_request {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.305ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.805 ns" { clkfast2 clkfast2~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.805 ns" { clkfast2 {} clkfast2~combout {} clkfast2~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.112ns 1.177ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.752 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.752 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 {} cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 1.038ns 1.177ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.538 ns" { cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_read_request cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "0.538 ns" { cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_read_request {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.305ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|virtual_ir_scan_reg register sld_hub:sld_hub_inst\|tdo 179.66 MHz 5.566 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 179.66 MHz between source register \"sld_hub:sld_hub_inst\|virtual_ir_scan_reg\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 5.566 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.557 ns + Longest register register " "Info: + Longest register to register delay is 2.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|virtual_ir_scan_reg 1 REG LCFF_X45_Y35_N1 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y35_N1; Fanout = 21; REG Node = 'sld_hub:sld_hub_inst\|virtual_ir_scan_reg'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "../../altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.378 ns) 1.140 ns sld_hub:sld_hub_inst\|tdo~3 2 COMB LCCOMB_X44_Y36_N6 1 " "Info: 2: + IC(0.762 ns) + CELL(0.378 ns) = 1.140 ns; Loc. = LCCOMB_X44_Y36_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~3'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.140 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg sld_hub:sld_hub_inst|tdo~3 } "NODE_NAME" } } { "../../altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 1.848 ns sld_hub:sld_hub_inst\|tdo~4 3 COMB LCCOMB_X44_Y36_N2 1 " "Info: 3: + IC(0.270 ns) + CELL(0.438 ns) = 1.848 ns; Loc. = LCCOMB_X44_Y36_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~4'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.708 ns" { sld_hub:sld_hub_inst|tdo~3 sld_hub:sld_hub_inst|tdo~4 } "NODE_NAME" } } { "../../altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.378 ns) 2.473 ns sld_hub:sld_hub_inst\|tdo~7 4 COMB LCCOMB_X44_Y36_N20 1 " "Info: 4: + IC(0.247 ns) + CELL(0.378 ns) = 2.473 ns; Loc. = LCCOMB_X44_Y36_N20; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~7'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.625 ns" { sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~7 } "NODE_NAME" } } { "../../altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.557 ns sld_hub:sld_hub_inst\|tdo 5 REG LCFF_X44_Y36_N21 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.557 ns; Loc. = LCFF_X44_Y36_N21; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.278 ns ( 49.98 % ) " "Info: Total cell delay = 1.278 ns ( 49.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.279 ns ( 50.02 % ) " "Info: Total interconnect delay = 1.279 ns ( 50.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.557 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg sld_hub:sld_hub_inst|tdo~3 sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.557 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg {} sld_hub:sld_hub_inst|tdo~3 {} sld_hub:sld_hub_inst|tdo~4 {} sld_hub:sld_hub_inst|tdo~7 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.762ns 0.270ns 0.247ns 0.000ns } { 0.000ns 0.378ns 0.438ns 0.378ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.012 ns - Smallest " "Info: - Smallest clock skew is -0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.615 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 108 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G1; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.537 ns) 4.615 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X44_Y36_N21 2 " "Info: 3: + IC(1.205 ns) + CELL(0.537 ns) = 4.615 ns; Loc. = LCFF_X44_Y36_N21; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.742 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.64 % ) " "Info: Total cell delay = 0.537 ns ( 11.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.078 ns ( 88.36 % ) " "Info: Total interconnect delay = 4.078 ns ( 88.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.615 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "4.615 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.873ns 1.205ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.627 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 108 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G1; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.537 ns) 4.627 ns sld_hub:sld_hub_inst\|virtual_ir_scan_reg 3 REG LCFF_X45_Y35_N1 21 " "Info: 3: + IC(1.217 ns) + CELL(0.537 ns) = 4.627 ns; Loc. = LCFF_X45_Y35_N1; Fanout = 21; REG Node = 'sld_hub:sld_hub_inst\|virtual_ir_scan_reg'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.754 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "../../altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.61 % ) " "Info: Total cell delay = 0.537 ns ( 11.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.090 ns ( 88.39 % ) " "Info: Total interconnect delay = 4.090 ns ( 88.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.627 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "4.627 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|virtual_ir_scan_reg {} } { 0.000ns 2.873ns 1.217ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.615 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "4.615 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.873ns 1.205ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.627 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "4.627 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|virtual_ir_scan_reg {} } { 0.000ns 2.873ns 1.217ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } } { "../../altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.557 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg sld_hub:sld_hub_inst|tdo~3 sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.557 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg {} sld_hub:sld_hub_inst|tdo~3 {} sld_hub:sld_hub_inst|tdo~4 {} sld_hub:sld_hub_inst|tdo~7 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.762ns 0.270ns 0.247ns 0.000ns } { 0.000ns 0.378ns 0.438ns 0.378ns 0.084ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.615 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "4.615 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.873ns 1.205ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.627 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "4.627 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|virtual_ir_scan_reg {} } { 0.000ns 2.873ns 1.217ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "bclk register dac:dac1\|counter\[0\] register dac:dac1\|dacdat 150.4 MHz 6.649 ns Internal " "Info: Clock \"bclk\" has Internal fmax of 150.4 MHz between source register \"dac:dac1\|counter\[0\]\" and destination register \"dac:dac1\|dacdat\" (period= 6.649 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.435 ns + Longest register register " "Info: + Longest register to register delay is 6.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dac:dac1\|counter\[0\] 1 REG LCFF_X57_Y43_N11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y43_N11; Fanout = 8; REG Node = 'dac:dac1\|counter\[0\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { dac:dac1|counter[0] } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.438 ns) 0.820 ns dac:dac1\|Add0~1 2 COMB LCCOMB_X57_Y43_N18 9 " "Info: 2: + IC(0.382 ns) + CELL(0.438 ns) = 0.820 ns; Loc. = LCCOMB_X57_Y43_N18; Fanout = 9; COMB Node = 'dac:dac1\|Add0~1'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.820 ns" { dac:dac1|counter[0] dac:dac1|Add0~1 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.437 ns) 2.059 ns dac:dac1\|Mux0~0 3 COMB LCCOMB_X57_Y40_N24 1 " "Info: 3: + IC(0.802 ns) + CELL(0.437 ns) = 2.059 ns; Loc. = LCCOMB_X57_Y40_N24; Fanout = 1; COMB Node = 'dac:dac1\|Mux0~0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.239 ns" { dac:dac1|Add0~1 dac:dac1|Mux0~0 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.438 ns) 2.761 ns dac:dac1\|Mux0~4 4 COMB LCCOMB_X57_Y40_N30 2 " "Info: 4: + IC(0.264 ns) + CELL(0.438 ns) = 2.761 ns; Loc. = LCCOMB_X57_Y40_N30; Fanout = 2; COMB Node = 'dac:dac1\|Mux0~4'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.702 ns" { dac:dac1|Mux0~0 dac:dac1|Mux0~4 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.438 ns) 3.622 ns dac:dac1\|Mux0~17 5 COMB LCCOMB_X57_Y40_N28 1 " "Info: 5: + IC(0.423 ns) + CELL(0.438 ns) = 3.622 ns; Loc. = LCCOMB_X57_Y40_N28; Fanout = 1; COMB Node = 'dac:dac1\|Mux0~17'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.861 ns" { dac:dac1|Mux0~4 dac:dac1|Mux0~17 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.419 ns) 4.293 ns dac:dac1\|Mux0~18 6 COMB LCCOMB_X57_Y40_N22 1 " "Info: 6: + IC(0.252 ns) + CELL(0.419 ns) = 4.293 ns; Loc. = LCCOMB_X57_Y40_N22; Fanout = 1; COMB Node = 'dac:dac1\|Mux0~18'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.671 ns" { dac:dac1|Mux0~17 dac:dac1|Mux0~18 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.420 ns) 5.453 ns dac:dac1\|Mux0~12 7 COMB LCCOMB_X57_Y43_N22 1 " "Info: 7: + IC(0.740 ns) + CELL(0.420 ns) = 5.453 ns; Loc. = LCCOMB_X57_Y43_N22; Fanout = 1; COMB Node = 'dac:dac1\|Mux0~12'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.160 ns" { dac:dac1|Mux0~18 dac:dac1|Mux0~12 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.438 ns) 6.351 ns dac:dac1\|dacdat~3 8 COMB LCCOMB_X57_Y43_N24 1 " "Info: 8: + IC(0.460 ns) + CELL(0.438 ns) = 6.351 ns; Loc. = LCCOMB_X57_Y43_N24; Fanout = 1; COMB Node = 'dac:dac1\|dacdat~3'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.898 ns" { dac:dac1|Mux0~12 dac:dac1|dacdat~3 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.435 ns dac:dac1\|dacdat 9 REG LCFF_X57_Y43_N25 1 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 6.435 ns; Loc. = LCFF_X57_Y43_N25; Fanout = 1; REG Node = 'dac:dac1\|dacdat'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { dac:dac1|dacdat~3 dac:dac1|dacdat } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.112 ns ( 48.36 % ) " "Info: Total cell delay = 3.112 ns ( 48.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.323 ns ( 51.64 % ) " "Info: Total interconnect delay = 3.323 ns ( 51.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.435 ns" { dac:dac1|counter[0] dac:dac1|Add0~1 dac:dac1|Mux0~0 dac:dac1|Mux0~4 dac:dac1|Mux0~17 dac:dac1|Mux0~18 dac:dac1|Mux0~12 dac:dac1|dacdat~3 dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.435 ns" { dac:dac1|counter[0] {} dac:dac1|Add0~1 {} dac:dac1|Mux0~0 {} dac:dac1|Mux0~4 {} dac:dac1|Mux0~17 {} dac:dac1|Mux0~18 {} dac:dac1|Mux0~12 {} dac:dac1|dacdat~3 {} dac:dac1|dacdat {} } { 0.000ns 0.382ns 0.802ns 0.264ns 0.423ns 0.252ns 0.740ns 0.460ns 0.000ns } { 0.000ns 0.438ns 0.437ns 0.438ns 0.438ns 0.419ns 0.420ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk destination 2.718 ns + Shortest register " "Info: + Shortest clock path from clock \"bclk\" to destination register is 2.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns bclk 1 CLK PIN_E17 45 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E17; Fanout = 45; CLK Node = 'bclk'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.537 ns) 2.718 ns dac:dac1\|dacdat 2 REG LCFF_X57_Y43_N25 1 " "Info: 2: + IC(1.351 ns) + CELL(0.537 ns) = 2.718 ns; Loc. = LCFF_X57_Y43_N25; Fanout = 1; REG Node = 'dac:dac1\|dacdat'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.888 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.367 ns ( 50.29 % ) " "Info: Total cell delay = 1.367 ns ( 50.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 49.71 % ) " "Info: Total interconnect delay = 1.351 ns ( 49.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.718 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.718 ns" { bclk {} bclk~combout {} dac:dac1|dacdat {} } { 0.000ns 0.000ns 1.351ns } { 0.000ns 0.830ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk source 2.718 ns - Longest register " "Info: - Longest clock path from clock \"bclk\" to source register is 2.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns bclk 1 CLK PIN_E17 45 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E17; Fanout = 45; CLK Node = 'bclk'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.537 ns) 2.718 ns dac:dac1\|counter\[0\] 2 REG LCFF_X57_Y43_N11 8 " "Info: 2: + IC(1.351 ns) + CELL(0.537 ns) = 2.718 ns; Loc. = LCFF_X57_Y43_N11; Fanout = 8; REG Node = 'dac:dac1\|counter\[0\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.888 ns" { bclk dac:dac1|counter[0] } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.367 ns ( 50.29 % ) " "Info: Total cell delay = 1.367 ns ( 50.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 49.71 % ) " "Info: Total interconnect delay = 1.351 ns ( 49.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.718 ns" { bclk dac:dac1|counter[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.718 ns" { bclk {} bclk~combout {} dac:dac1|counter[0] {} } { 0.000ns 0.000ns 1.351ns } { 0.000ns 0.830ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.718 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.718 ns" { bclk {} bclk~combout {} dac:dac1|dacdat {} } { 0.000ns 0.000ns 1.351ns } { 0.000ns 0.830ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.718 ns" { bclk dac:dac1|counter[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.718 ns" { bclk {} bclk~combout {} dac:dac1|counter[0] {} } { 0.000ns 0.000ns 1.351ns } { 0.000ns 0.830ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.435 ns" { dac:dac1|counter[0] dac:dac1|Add0~1 dac:dac1|Mux0~0 dac:dac1|Mux0~4 dac:dac1|Mux0~17 dac:dac1|Mux0~18 dac:dac1|Mux0~12 dac:dac1|dacdat~3 dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.435 ns" { dac:dac1|counter[0] {} dac:dac1|Add0~1 {} dac:dac1|Mux0~0 {} dac:dac1|Mux0~4 {} dac:dac1|Mux0~17 {} dac:dac1|Mux0~18 {} dac:dac1|Mux0~12 {} dac:dac1|dacdat~3 {} dac:dac1|dacdat {} } { 0.000ns 0.382ns 0.802ns 0.264ns 0.423ns 0.252ns 0.740ns 0.460ns 0.000ns } { 0.000ns 0.438ns 0.437ns 0.438ns 0.438ns 0.419ns 0.420ns 0.438ns 0.084ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.718 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.718 ns" { bclk {} bclk~combout {} dac:dac1|dacdat {} } { 0.000ns 0.000ns 1.351ns } { 0.000ns 0.830ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.718 ns" { bclk dac:dac1|counter[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.718 ns" { bclk {} bclk~combout {} dac:dac1|counter[0] {} } { 0.000ns 0.000ns 1.351ns } { 0.000ns 0.830ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk12m:clk12m1\|altpll:altpll_component\|_clk0 register i2c:i2c1\|ready_2 register i2c:i2c1\|ready_2 391 ps " "Info: Minimum slack time is 391 ps for clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" between source register \"i2c:i2c1\|ready_2\" and destination register \"i2c:i2c1\|ready_2\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i2c:i2c1\|ready_2 1 REG LCFF_X39_Y17_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y17_N23; Fanout = 2; REG Node = 'i2c:i2c1\|ready_2'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i2c:i2c1|ready_2 } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns i2c:i2c1\|ready_2~2 2 COMB LCCOMB_X39_Y17_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X39_Y17_N22; Fanout = 1; COMB Node = 'i2c:i2c1\|ready_2~2'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { i2c:i2c1|ready_2 i2c:i2c1|ready_2~2 } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns i2c:i2c1\|ready_2 3 REG LCFF_X39_Y17_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X39_Y17_N23; Fanout = 2; REG Node = 'i2c:i2c1\|ready_2'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { i2c:i2c1|ready_2~2 i2c:i2c1|ready_2 } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { i2c:i2c1|ready_2 i2c:i2c1|ready_2~2 i2c:i2c1|ready_2 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { i2c:i2c1|ready_2 {} i2c:i2c1|ready_2~2 {} i2c:i2c1|ready_2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.618 ns " "Info: + Latch edge is -2.618 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk12m:clk12m1\|altpll:altpll_component\|_clk0 83.333 ns -2.618 ns  50 " "Info: Clock period of Destination clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" is 83.333 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.618 ns " "Info: - Launch edge is -2.618 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk12m:clk12m1\|altpll:altpll_component\|_clk0 83.333 ns -2.618 ns  50 " "Info: Clock period of Source clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" is 83.333 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk12m:clk12m1\|altpll:altpll_component\|_clk0 destination 5.563 ns + Longest register " "Info: + Longest clock path from clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" to destination register is 5.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk12m:clk12m1\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'clk12m:clk12m1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk12m:clk12m1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns clk12m:clk12m1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 29 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 29; COMB Node = 'clk12m:clk12m1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.025 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.787 ns) 3.076 ns i2c:i2c1\|clk_slow\[3\] 3 REG LCFF_X47_Y50_N9 3 " "Info: 3: + IC(1.264 ns) + CELL(0.787 ns) = 3.076 ns; Loc. = LCFF_X47_Y50_N9; Fanout = 3; REG Node = 'i2c:i2c1\|clk_slow\[3\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.051 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.000 ns) 3.818 ns i2c:i2c1\|clk_slow\[3\]~clkctrl 4 COMB CLKCTRL_G9 56 " "Info: 4: + IC(0.742 ns) + CELL(0.000 ns) = 3.818 ns; Loc. = CLKCTRL_G9; Fanout = 56; COMB Node = 'i2c:i2c1\|clk_slow\[3\]~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.742 ns" { i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.537 ns) 5.563 ns i2c:i2c1\|ready_2 5 REG LCFF_X39_Y17_N23 2 " "Info: 5: + IC(1.208 ns) + CELL(0.537 ns) = 5.563 ns; Loc. = LCFF_X39_Y17_N23; Fanout = 2; REG Node = 'i2c:i2c1\|ready_2'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.745 ns" { i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|ready_2 } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 23.80 % ) " "Info: Total cell delay = 1.324 ns ( 23.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.239 ns ( 76.20 % ) " "Info: Total interconnect delay = 4.239 ns ( 76.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.563 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|ready_2 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.563 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|ready_2 {} } { 0.000ns 1.025ns 1.264ns 0.742ns 1.208ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk12m:clk12m1\|altpll:altpll_component\|_clk0 source 5.563 ns - Shortest register " "Info: - Shortest clock path from clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" to source register is 5.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk12m:clk12m1\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'clk12m:clk12m1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk12m:clk12m1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns clk12m:clk12m1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 29 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 29; COMB Node = 'clk12m:clk12m1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.025 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.787 ns) 3.076 ns i2c:i2c1\|clk_slow\[3\] 3 REG LCFF_X47_Y50_N9 3 " "Info: 3: + IC(1.264 ns) + CELL(0.787 ns) = 3.076 ns; Loc. = LCFF_X47_Y50_N9; Fanout = 3; REG Node = 'i2c:i2c1\|clk_slow\[3\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.051 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.000 ns) 3.818 ns i2c:i2c1\|clk_slow\[3\]~clkctrl 4 COMB CLKCTRL_G9 56 " "Info: 4: + IC(0.742 ns) + CELL(0.000 ns) = 3.818 ns; Loc. = CLKCTRL_G9; Fanout = 56; COMB Node = 'i2c:i2c1\|clk_slow\[3\]~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.742 ns" { i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.537 ns) 5.563 ns i2c:i2c1\|ready_2 5 REG LCFF_X39_Y17_N23 2 " "Info: 5: + IC(1.208 ns) + CELL(0.537 ns) = 5.563 ns; Loc. = LCFF_X39_Y17_N23; Fanout = 2; REG Node = 'i2c:i2c1\|ready_2'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.745 ns" { i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|ready_2 } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 23.80 % ) " "Info: Total cell delay = 1.324 ns ( 23.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.239 ns ( 76.20 % ) " "Info: Total interconnect delay = 4.239 ns ( 76.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.563 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|ready_2 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.563 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|ready_2 {} } { 0.000ns 1.025ns 1.264ns 0.742ns 1.208ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.563 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|ready_2 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.563 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|ready_2 {} } { 0.000ns 1.025ns 1.264ns 0.742ns 1.208ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.563 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|ready_2 {} } { 0.000ns 1.025ns 1.264ns 0.742ns 1.208ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.563 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|ready_2 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.563 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|ready_2 {} } { 0.000ns 1.025ns 1.264ns 0.742ns 1.208ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.563 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|ready_2 {} } { 0.000ns 1.025ns 1.264ns 0.742ns 1.208ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { i2c:i2c1|ready_2 i2c:i2c1|ready_2~2 i2c:i2c1|ready_2 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { i2c:i2c1|ready_2 {} i2c:i2c1|ready_2~2 {} i2c:i2c1|ready_2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.563 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|ready_2 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.563 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|ready_2 {} } { 0.000ns 1.025ns 1.264ns 0.742ns 1.208ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.563 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|ready_2 {} } { 0.000ns 1.025ns 1.264ns 0.742ns 1.208ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 register cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_slave_FSM:slave_FSM\|slave_write_request register cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_slave_FSM:slave_FSM\|slave_write_request 391 ps " "Info: Minimum slack time is 391 ps for clock \"cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0\" between source register \"cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_slave_FSM:slave_FSM\|slave_write_request\" and destination register \"cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_slave_FSM:slave_FSM\|slave_write_request\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_slave_FSM:slave_FSM\|slave_write_request 1 REG LCFF_X52_Y35_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y35_N13; Fanout = 2; REG Node = 'cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_slave_FSM:slave_FSM\|slave_write_request'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "cpueffect_clock_0.v" "" { Text "/home/lucaspeng/dclab/final/cpueffect_clock_0.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_slave_FSM:slave_FSM\|slave_write_request~0 2 COMB LCCOMB_X52_Y35_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X52_Y35_N12; Fanout = 1; COMB Node = 'cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_slave_FSM:slave_FSM\|slave_write_request~0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request~0 } "NODE_NAME" } } { "cpueffect_clock_0.v" "" { Text "/home/lucaspeng/dclab/final/cpueffect_clock_0.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_slave_FSM:slave_FSM\|slave_write_request 3 REG LCFF_X52_Y35_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X52_Y35_N13; Fanout = 2; REG Node = 'cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_slave_FSM:slave_FSM\|slave_write_request'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request~0 cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "cpueffect_clock_0.v" "" { Text "/home/lucaspeng/dclab/final/cpueffect_clock_0.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request~0 cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request~0 {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -4.413 ns " "Info: + Latch edge is -4.413 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 10.000 ns -4.413 ns  50 " "Info: Clock period of Destination clock \"cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -4.413 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -4.413 ns " "Info: - Launch edge is -4.413 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 10.000 ns -4.413 ns  50 " "Info: Clock period of Source clock \"cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -4.413 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 destination 2.752 ns + Longest register " "Info: + Longest clock path from clock \"cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0\" to destination register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 4410 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 4410; COMB Node = 'cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.038 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.537 ns) 2.752 ns cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_slave_FSM:slave_FSM\|slave_write_request 3 REG LCFF_X52_Y35_N13 2 " "Info: 3: + IC(1.177 ns) + CELL(0.537 ns) = 2.752 ns; Loc. = LCFF_X52_Y35_N13; Fanout = 2; REG Node = 'cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_slave_FSM:slave_FSM\|slave_write_request'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.714 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "cpueffect_clock_0.v" "" { Text "/home/lucaspeng/dclab/final/cpueffect_clock_0.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.51 % ) " "Info: Total cell delay = 0.537 ns ( 19.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.215 ns ( 80.49 % ) " "Info: Total interconnect delay = 2.215 ns ( 80.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.752 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.752 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 {} cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.038ns 1.177ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 source 2.752 ns - Shortest register " "Info: - Shortest clock path from clock \"cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0\" to source register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 4410 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 4410; COMB Node = 'cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.038 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.537 ns) 2.752 ns cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_slave_FSM:slave_FSM\|slave_write_request 3 REG LCFF_X52_Y35_N13 2 " "Info: 3: + IC(1.177 ns) + CELL(0.537 ns) = 2.752 ns; Loc. = LCFF_X52_Y35_N13; Fanout = 2; REG Node = 'cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_slave_FSM:slave_FSM\|slave_write_request'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.714 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "cpueffect_clock_0.v" "" { Text "/home/lucaspeng/dclab/final/cpueffect_clock_0.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.51 % ) " "Info: Total cell delay = 0.537 ns ( 19.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.215 ns ( 80.49 % ) " "Info: Total interconnect delay = 2.215 ns ( 80.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.752 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.752 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 {} cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.038ns 1.177ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.752 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.752 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 {} cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.038ns 1.177ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.752 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 {} cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.038ns 1.177ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "cpueffect_clock_0.v" "" { Text "/home/lucaspeng/dclab/final/cpueffect_clock_0.v" 76 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "cpueffect_clock_0.v" "" { Text "/home/lucaspeng/dclab/final/cpueffect_clock_0.v" 76 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.752 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.752 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 {} cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.038ns 1.177ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.752 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 {} cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.038ns 1.177ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request~0 cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request~0 {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.752 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.752 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 {} cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.038ns 1.177ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.752 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 {} cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.038ns 1.177ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clkfast2 register cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_master_FSM:master_FSM\|master_write register cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_master_FSM:master_FSM\|master_write 391 ps " "Info: Minimum slack time is 391 ps for clock \"clkfast2\" between source register \"cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_master_FSM:master_FSM\|master_write\" and destination register \"cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_master_FSM:master_FSM\|master_write\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_master_FSM:master_FSM\|master_write 1 REG LCFF_X53_Y39_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y39_N9; Fanout = 2; REG Node = 'cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_master_FSM:master_FSM\|master_write'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "cpueffect_clock_0.v" "" { Text "/home/lucaspeng/dclab/final/cpueffect_clock_0.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_master_FSM:master_FSM\|Selector4~3 2 COMB LCCOMB_X53_Y39_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X53_Y39_N8; Fanout = 1; COMB Node = 'cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_master_FSM:master_FSM\|Selector4~3'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|Selector4~3 } "NODE_NAME" } } { "cpueffect_clock_0.v" "" { Text "/home/lucaspeng/dclab/final/cpueffect_clock_0.v" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_master_FSM:master_FSM\|master_write 3 REG LCFF_X53_Y39_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X53_Y39_N9; Fanout = 2; REG Node = 'cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_master_FSM:master_FSM\|master_write'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|Selector4~3 cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "cpueffect_clock_0.v" "" { Text "/home/lucaspeng/dclab/final/cpueffect_clock_0.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|Selector4~3 cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|Selector4~3 {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkfast2 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clkfast2\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkfast2 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clkfast2\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkfast2 destination 2.785 ns + Longest register " "Info: + Longest clock path from clock \"clkfast2\" to destination register is 2.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clkfast2 1 CLK PIN_D16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D16; Fanout = 2; CLK Node = 'clkfast2'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkfast2 } "NODE_NAME" } } { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.091 ns clkfast2~clkctrl 2 COMB CLKCTRL_G10 74 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G10; Fanout = 74; COMB Node = 'clkfast2~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.112 ns" { clkfast2 clkfast2~clkctrl } "NODE_NAME" } } { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.537 ns) 2.785 ns cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_master_FSM:master_FSM\|master_write 3 REG LCFF_X53_Y39_N9 2 " "Info: 3: + IC(1.157 ns) + CELL(0.537 ns) = 2.785 ns; Loc. = LCFF_X53_Y39_N9; Fanout = 2; REG Node = 'cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_master_FSM:master_FSM\|master_write'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.694 ns" { clkfast2~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "cpueffect_clock_0.v" "" { Text "/home/lucaspeng/dclab/final/cpueffect_clock_0.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 54.43 % ) " "Info: Total cell delay = 1.516 ns ( 54.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.269 ns ( 45.57 % ) " "Info: Total interconnect delay = 1.269 ns ( 45.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.785 ns" { clkfast2 clkfast2~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.785 ns" { clkfast2 {} clkfast2~combout {} clkfast2~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write {} } { 0.000ns 0.000ns 0.112ns 1.157ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkfast2 source 2.785 ns - Shortest register " "Info: - Shortest clock path from clock \"clkfast2\" to source register is 2.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clkfast2 1 CLK PIN_D16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D16; Fanout = 2; CLK Node = 'clkfast2'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkfast2 } "NODE_NAME" } } { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.091 ns clkfast2~clkctrl 2 COMB CLKCTRL_G10 74 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G10; Fanout = 74; COMB Node = 'clkfast2~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.112 ns" { clkfast2 clkfast2~clkctrl } "NODE_NAME" } } { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.537 ns) 2.785 ns cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_master_FSM:master_FSM\|master_write 3 REG LCFF_X53_Y39_N9 2 " "Info: 3: + IC(1.157 ns) + CELL(0.537 ns) = 2.785 ns; Loc. = LCFF_X53_Y39_N9; Fanout = 2; REG Node = 'cpueffect:cpueffect1\|cpueffect_clock_0:the_cpueffect_clock_0\|cpueffect_clock_0_master_FSM:master_FSM\|master_write'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.694 ns" { clkfast2~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "cpueffect_clock_0.v" "" { Text "/home/lucaspeng/dclab/final/cpueffect_clock_0.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 54.43 % ) " "Info: Total cell delay = 1.516 ns ( 54.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.269 ns ( 45.57 % ) " "Info: Total interconnect delay = 1.269 ns ( 45.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.785 ns" { clkfast2 clkfast2~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.785 ns" { clkfast2 {} clkfast2~combout {} clkfast2~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write {} } { 0.000ns 0.000ns 0.112ns 1.157ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.785 ns" { clkfast2 clkfast2~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.785 ns" { clkfast2 {} clkfast2~combout {} clkfast2~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write {} } { 0.000ns 0.000ns 0.112ns 1.157ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.785 ns" { clkfast2 {} clkfast2~combout {} clkfast2~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write {} } { 0.000ns 0.000ns 0.112ns 1.157ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "cpueffect_clock_0.v" "" { Text "/home/lucaspeng/dclab/final/cpueffect_clock_0.v" 217 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "cpueffect_clock_0.v" "" { Text "/home/lucaspeng/dclab/final/cpueffect_clock_0.v" 217 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.785 ns" { clkfast2 clkfast2~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.785 ns" { clkfast2 {} clkfast2~combout {} clkfast2~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write {} } { 0.000ns 0.000ns 0.112ns 1.157ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.785 ns" { clkfast2 {} clkfast2~combout {} clkfast2~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write {} } { 0.000ns 0.000ns 0.112ns 1.157ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|Selector4~3 cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|Selector4~3 {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.785 ns" { clkfast2 clkfast2~clkctrl cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.785 ns" { clkfast2 {} clkfast2~combout {} clkfast2~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write {} } { 0.000ns 0.000ns 0.112ns 1.157ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.785 ns" { clkfast2 {} clkfast2~combout {} clkfast2~clkctrl {} cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_write {} } { 0.000ns 0.000ns 0.112ns 1.157ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cpueffect:cpueffect1\|vibrato_on:the_vibrato_on\|readdata vibratoon clkfast2 9.377 ns register " "Info: tsu for register \"cpueffect:cpueffect1\|vibrato_on:the_vibrato_on\|readdata\" (data pin = \"vibratoon\", clock pin = \"clkfast2\") is 9.377 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.754 ns + Longest pin register " "Info: + Longest pin to register delay is 7.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns vibratoon 1 PIN PIN_AC27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 1; PIN Node = 'vibratoon'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vibratoon } "NODE_NAME" } } { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.543 ns) + CELL(0.275 ns) 7.670 ns cpueffect:cpueffect1\|vibrato_on:the_vibrato_on\|read_mux_out 2 COMB LCCOMB_X53_Y35_N6 1 " "Info: 2: + IC(6.543 ns) + CELL(0.275 ns) = 7.670 ns; Loc. = LCCOMB_X53_Y35_N6; Fanout = 1; COMB Node = 'cpueffect:cpueffect1\|vibrato_on:the_vibrato_on\|read_mux_out'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.818 ns" { vibratoon cpueffect:cpueffect1|vibrato_on:the_vibrato_on|read_mux_out } "NODE_NAME" } } { "vibrato_on.v" "" { Text "/home/lucaspeng/dclab/final/vibrato_on.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.754 ns cpueffect:cpueffect1\|vibrato_on:the_vibrato_on\|readdata 3 REG LCFF_X53_Y35_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.754 ns; Loc. = LCFF_X53_Y35_N7; Fanout = 1; REG Node = 'cpueffect:cpueffect1\|vibrato_on:the_vibrato_on\|readdata'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { cpueffect:cpueffect1|vibrato_on:the_vibrato_on|read_mux_out cpueffect:cpueffect1|vibrato_on:the_vibrato_on|readdata } "NODE_NAME" } } { "vibrato_on.v" "" { Text "/home/lucaspeng/dclab/final/vibrato_on.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.211 ns ( 15.62 % ) " "Info: Total cell delay = 1.211 ns ( 15.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.543 ns ( 84.38 % ) " "Info: Total interconnect delay = 6.543 ns ( 84.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.754 ns" { vibratoon cpueffect:cpueffect1|vibrato_on:the_vibrato_on|read_mux_out cpueffect:cpueffect1|vibrato_on:the_vibrato_on|readdata } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "7.754 ns" { vibratoon {} vibratoon~combout {} cpueffect:cpueffect1|vibrato_on:the_vibrato_on|read_mux_out {} cpueffect:cpueffect1|vibrato_on:the_vibrato_on|readdata {} } { 0.000ns 0.000ns 6.543ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "vibrato_on.v" "" { Text "/home/lucaspeng/dclab/final/vibrato_on.v" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clkfast2 cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 -4.413 ns - " "Info: - Offset between input clock \"clkfast2\" and output clock \"cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0\" is -4.413 ns" {  } { { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 10 -1 0 } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 destination 2.754 ns - Shortest register " "Info: - Shortest clock path from clock \"cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0\" to destination register is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 4410 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 4410; COMB Node = 'cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.038 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.537 ns) 2.754 ns cpueffect:cpueffect1\|vibrato_on:the_vibrato_on\|readdata 3 REG LCFF_X53_Y35_N7 1 " "Info: 3: + IC(1.179 ns) + CELL(0.537 ns) = 2.754 ns; Loc. = LCFF_X53_Y35_N7; Fanout = 1; REG Node = 'cpueffect:cpueffect1\|vibrato_on:the_vibrato_on\|readdata'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.716 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|vibrato_on:the_vibrato_on|readdata } "NODE_NAME" } } { "vibrato_on.v" "" { Text "/home/lucaspeng/dclab/final/vibrato_on.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.50 % ) " "Info: Total cell delay = 0.537 ns ( 19.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.217 ns ( 80.50 % ) " "Info: Total interconnect delay = 2.217 ns ( 80.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.754 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|vibrato_on:the_vibrato_on|readdata } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.754 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 {} cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl {} cpueffect:cpueffect1|vibrato_on:the_vibrato_on|readdata {} } { 0.000ns 1.038ns 1.179ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.754 ns" { vibratoon cpueffect:cpueffect1|vibrato_on:the_vibrato_on|read_mux_out cpueffect:cpueffect1|vibrato_on:the_vibrato_on|readdata } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "7.754 ns" { vibratoon {} vibratoon~combout {} cpueffect:cpueffect1|vibrato_on:the_vibrato_on|read_mux_out {} cpueffect:cpueffect1|vibrato_on:the_vibrato_on|readdata {} } { 0.000ns 0.000ns 6.543ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.084ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.754 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl cpueffect:cpueffect1|vibrato_on:the_vibrato_on|readdata } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.754 ns" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 {} cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0~clkctrl {} cpueffect:cpueffect1|vibrato_on:the_vibrato_on|readdata {} } { 0.000ns 1.038ns 1.179ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkfast i2c_dat i2c:i2c1\|i2c_dat 9.603 ns register " "Info: tco from clock \"clkfast\" to destination pin \"i2c_dat\" through register \"i2c:i2c1\|i2c_dat\" is 9.603 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clkfast clk12m:clk12m1\|altpll:altpll_component\|_clk0 -2.618 ns + " "Info: + Offset between input clock \"clkfast\" and output clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" is -2.618 ns" {  } { { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 10 -1 0 } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk12m:clk12m1\|altpll:altpll_component\|_clk0 source 5.563 ns + Longest register " "Info: + Longest clock path from clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" to source register is 5.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk12m:clk12m1\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'clk12m:clk12m1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk12m:clk12m1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns clk12m:clk12m1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 29 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 29; COMB Node = 'clk12m:clk12m1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.025 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.787 ns) 3.076 ns i2c:i2c1\|clk_slow\[3\] 3 REG LCFF_X47_Y50_N9 3 " "Info: 3: + IC(1.264 ns) + CELL(0.787 ns) = 3.076 ns; Loc. = LCFF_X47_Y50_N9; Fanout = 3; REG Node = 'i2c:i2c1\|clk_slow\[3\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.051 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.000 ns) 3.818 ns i2c:i2c1\|clk_slow\[3\]~clkctrl 4 COMB CLKCTRL_G9 56 " "Info: 4: + IC(0.742 ns) + CELL(0.000 ns) = 3.818 ns; Loc. = CLKCTRL_G9; Fanout = 56; COMB Node = 'i2c:i2c1\|clk_slow\[3\]~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.742 ns" { i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.537 ns) 5.563 ns i2c:i2c1\|i2c_dat 5 REG LCFF_X39_Y17_N1 1 " "Info: 5: + IC(1.208 ns) + CELL(0.537 ns) = 5.563 ns; Loc. = LCFF_X39_Y17_N1; Fanout = 1; REG Node = 'i2c:i2c1\|i2c_dat'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.745 ns" { i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|i2c_dat } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 23.80 % ) " "Info: Total cell delay = 1.324 ns ( 23.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.239 ns ( 76.20 % ) " "Info: Total interconnect delay = 4.239 ns ( 76.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.563 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|i2c_dat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.563 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|i2c_dat {} } { 0.000ns 1.025ns 1.264ns 0.742ns 1.208ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.408 ns + Longest register pin " "Info: + Longest register to pin delay is 6.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i2c:i2c1\|i2c_dat 1 REG LCFF_X39_Y17_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y17_N1; Fanout = 1; REG Node = 'i2c:i2c1\|i2c_dat'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i2c:i2c1|i2c_dat } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.650 ns) + CELL(2.758 ns) 6.408 ns i2c_dat 2 PIN PIN_H18 0 " "Info: 2: + IC(3.650 ns) + CELL(2.758 ns) = 6.408 ns; Loc. = PIN_H18; Fanout = 0; PIN Node = 'i2c_dat'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.408 ns" { i2c:i2c1|i2c_dat i2c_dat } "NODE_NAME" } } { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.758 ns ( 43.04 % ) " "Info: Total cell delay = 2.758 ns ( 43.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.650 ns ( 56.96 % ) " "Info: Total interconnect delay = 3.650 ns ( 56.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.408 ns" { i2c:i2c1|i2c_dat i2c_dat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.408 ns" { i2c:i2c1|i2c_dat {} i2c_dat {} } { 0.000ns 3.650ns } { 0.000ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.563 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|i2c_dat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.563 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|i2c_dat {} } { 0.000ns 1.025ns 1.264ns 0.742ns 1.208ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.408 ns" { i2c:i2c1|i2c_dat i2c_dat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.408 ns" { i2c:i2c1|i2c_dat {} i2c_dat {} } { 0.000ns 3.650ns } { 0.000ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.622 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.622 ns) 2.622 ns altera_reserved_tdo 2 PIN PIN_R4 0 " "Info: 2: + IC(0.000 ns) + CELL(2.622 ns) = 2.622 ns; Loc. = PIN_R4; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.622 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 100.00 % ) " "Info: Total cell delay = 2.622 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.622 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.622 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 0.781 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 0.781 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.627 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 108 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G1; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.537 ns) 4.627 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] 3 REG LCFF_X45_Y35_N31 2 " "Info: 3: + IC(1.217 ns) + CELL(0.537 ns) = 4.627 ns; Loc. = LCFF_X45_Y35_N31; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.754 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "../../altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.61 % ) " "Info: Total cell delay = 0.537 ns ( 11.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.090 ns ( 88.39 % ) " "Info: Total interconnect delay = 4.090 ns ( 88.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.627 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "4.627 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 2.873ns 1.217ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../../altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.112 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y26_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.746 ns) + CELL(0.366 ns) 4.112 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] 2 REG LCFF_X45_Y35_N31 2 " "Info: 2: + IC(3.746 ns) + CELL(0.366 ns) = 4.112 ns; Loc. = LCFF_X45_Y35_N31; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.112 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "../../altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 8.90 % ) " "Info: Total cell delay = 0.366 ns ( 8.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.746 ns ( 91.10 % ) " "Info: Total interconnect delay = 3.746 ns ( 91.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.112 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "4.112 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 3.746ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.627 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "4.627 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 2.873ns 1.217ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.112 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "4.112 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 3.746ns } { 0.000ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 20 18:56:04 2010 " "Info: Processing ended: Tue Jul 20 18:56:04 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
