Active-HDL 13.0.376.8320 2023-06-04 16:02:09

Elaboration top modules:
Verilog Module                FA_tb


--------------------------------------------------------------------------------------------
Verilog Module          | Library  | Info | Compiler Version          | Compilation Options
--------------------------------------------------------------------------------------------
FA_tb                   | workshop |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
FullAdder               | workshop |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------
Library                 | Comment
--------------------------------------------------------------------------------------------
workshop                | None
--------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +w_nets +access +r +access +r+w FA_tb


The performance of simulation is reduced. Version Student Edition
