

================================================================
== Vitis HLS Report for 'sinus'
================================================================
* Date:           Fri Jan 28 10:58:17 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        sinus
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.825 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        3|  10.000 ns|  30.000 ns|    2|    4|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    279|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|       8|      9|    -|
|Multiplexer      |        -|    -|       -|    202|    -|
|Register         |        -|    -|      42|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      50|    490|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |   Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |sin_table_U  |sin_table  |        0|  8|   9|    0|    65|    8|     1|          520|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |           |        0|  8|   9|    0|    65|    8|     1|          520|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |grp_fu_293_p2                    |         -|   0|  0|  15|           1|           8|
    |idx_1_fu_437_p2                  |         -|   0|  0|  15|           8|           7|
    |idx_4_fu_351_p2                  |         -|   0|  0|  15|           8|           7|
    |idx_7_fu_423_p2                  |         -|   0|  0|  15|           8|           7|
    |idx_fu_365_p2                    |         -|   0|  0|  15|           8|           7|
    |sub_ln26_1_fu_329_p2             |         -|   0|  0|  14|           1|           7|
    |sub_ln26_3_fu_387_p2             |         -|   0|  0|  14|           1|           6|
    |sub_ln26_4_fu_401_p2             |         -|   0|  0|  14|           1|           7|
    |sub_ln26_fu_315_p2               |         -|   0|  0|  14|           1|           6|
    |ap_condition_211                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_249                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_531                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_533                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_535                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_536                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_638                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op109_write_state5  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op112_write_state5  |       and|   0|  0|   2|           1|           1|
    |grp_fu_259_p2                    |       and|   0|  0|   2|           1|           1|
    |grp_fu_287_p2                    |       and|   0|  0|   2|           1|           1|
    |grp_fu_215_p2                    |      icmp|   0|  0|  18|          32|           9|
    |grp_fu_221_p2                    |      icmp|   0|  0|  18|          32|           7|
    |grp_fu_237_p2                    |      icmp|   0|  0|  16|          26|           1|
    |grp_fu_253_p2                    |      icmp|   0|  0|  15|          25|           1|
    |grp_fu_275_p2                    |      icmp|   0|  0|  15|          25|           1|
    |grp_fu_281_p2                    |      icmp|   0|  0|  18|          32|           8|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_io               |        or|   0|  0|   2|           1|           1|
    |ap_condition_219                 |        or|   0|  0|   2|           1|           1|
    |ap_condition_257                 |        or|   0|  0|   2|           1|           1|
    |select_ln26_1_fu_415_p3          |    select|   0|  0|   7|           1|           7|
    |select_ln26_fu_343_p3            |    select|   0|  0|   7|           1|           7|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 279|         228|         120|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |angle_V_TDATA_blk_n                    |   9|          2|    1|          2|
    |ap_NS_fsm                              |  48|          9|    1|          9|
    |ap_phi_mux_signal_tmp_1_phi_fu_196_p4  |  14|          3|    9|         27|
    |ap_phi_mux_signal_tmp_phi_fu_165_p4    |  14|          3|    9|         27|
    |idx_2_reg_153                          |   9|          2|    7|         14|
    |idx_3_i22_ph_reg_202                   |  14|          3|    7|         21|
    |idx_3_i_ph_reg_171                     |  14|          3|    7|         21|
    |idx_5_reg_184                          |   9|          2|    7|         14|
    |sin_table_address0                     |  25|          5|    7|         35|
    |sinus_1_V_TDATA_blk_n                  |   9|          2|    1|          2|
    |sinus_1_V_TDATA_int_regslice           |  14|          3|   32|         96|
    |sinus_2_V_TDATA_blk_n                  |   9|          2|    1|          2|
    |sinus_2_V_TDATA_int_regslice           |  14|          3|   32|         96|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 202|         42|  121|        366|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |and_ln17_1_reg_555    |  1|   0|    1|          0|
    |and_ln17_reg_520      |  1|   0|    1|          0|
    |ap_CS_fsm             |  8|   0|    8|          0|
    |icmp_ln13_1_reg_551   |  1|   0|    1|          0|
    |icmp_ln13_reg_516     |  1|   0|    1|          0|
    |icmp_ln9_1_reg_547    |  1|   0|    1|          0|
    |icmp_ln9_reg_512      |  1|   0|    1|          0|
    |idx_2_reg_153         |  7|   0|    7|          0|
    |idx_3_i22_ph_reg_202  |  7|   0|    7|          0|
    |idx_3_i_ph_reg_171    |  7|   0|    7|          0|
    |idx_5_reg_184         |  7|   0|    7|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 42|   0|   42|          0|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|         sinus|  return value|
|ap_rst_n          |   in|    1|  ap_ctrl_hs|         sinus|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|         sinus|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|         sinus|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|         sinus|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|         sinus|  return value|
|start_r           |   in|    1|     ap_none|       start_r|        scalar|
|debug             |   in|    1|     ap_none|         debug|        scalar|
|step              |   in|    1|     ap_none|          step|        scalar|
|angle_V_TDATA     |   in|   32|        axis|       angle_V|       pointer|
|angle_V_TVALID    |   in|    1|        axis|       angle_V|       pointer|
|angle_V_TREADY    |  out|    1|        axis|       angle_V|       pointer|
|sinus_1_V_TDATA   |  out|   32|        axis|     sinus_1_V|       pointer|
|sinus_1_V_TVALID  |  out|    1|        axis|     sinus_1_V|       pointer|
|sinus_1_V_TREADY  |   in|    1|        axis|     sinus_1_V|       pointer|
|sinus_2_V_TDATA   |  out|   32|        axis|     sinus_2_V|       pointer|
|sinus_2_V_TVALID  |  out|    1|        axis|     sinus_2_V|       pointer|
|sinus_2_V_TREADY  |   in|    1|        axis|     sinus_2_V|       pointer|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 5 4 2 8 6 
2 --> 3 
3 --> 5 
4 --> 3 
5 --> 
6 --> 7 
7 --> 5 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 9 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%step_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %step"   --->   Operation 10 'read' 'step_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%debug_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %debug"   --->   Operation 11 'read' 'debug_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_r"   --->   Operation 12 'read' 'start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_r"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %debug"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debug, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %step"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %step, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %angle_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %angle_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sinus_1_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sinus_1_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sinus_2_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sinus_2_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %start_read, void %._crit_edge, void" [sinus.cpp:49]   --->   Operation 25 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %debug_read, void, void" [sinus.cpp:53]   --->   Operation 26 'br' 'br_ln53' <Predicate = (start_read)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_10 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %angle_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'read' 'tmp_10' <Predicate = (start_read & !debug_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%idx_3 = trunc i32 %tmp_10" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 28 'trunc' 'idx_3' <Predicate = (start_read & !debug_read)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln155_1 = trunc i32 %tmp_10" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 29 'trunc' 'trunc_ln155_1' <Predicate = (start_read & !debug_read)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.47ns)   --->   "%icmp_ln9 = icmp_eq  i32 %tmp_10, i32 256" [sinus.cpp:9]   --->   Operation 30 'icmp' 'icmp_ln9' <Predicate = (start_read & !debug_read)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.70ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void, void %_Z10sin_lookupi.exit.thread" [sinus.cpp:9]   --->   Operation 31 'br' 'br_ln9' <Predicate = (start_read & !debug_read)> <Delay = 1.70>
ST_1 : Operation 32 [1/1] (2.47ns)   --->   "%icmp_ln13 = icmp_ult  i32 %tmp_10, i32 65" [sinus.cpp:13]   --->   Operation 32 'icmp' 'icmp_ln13' <Predicate = (start_read & !debug_read & !icmp_ln9)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.70ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void, void %_Z10sin_lookupi.exit.thread" [sinus.cpp:13]   --->   Operation 33 'br' 'br_ln13' <Predicate = (start_read & !debug_read & !icmp_ln9)> <Delay = 1.70>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %tmp_10, i32 6, i32 31" [sinus.cpp:17]   --->   Operation 34 'partselect' 'tmp' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.45ns)   --->   "%icmp_ln17 = icmp_sgt  i26 %tmp, i26 0" [sinus.cpp:17]   --->   Operation 35 'icmp' 'icmp_ln17' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13)> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %tmp_10, i32 7, i32 31" [sinus.cpp:17]   --->   Operation 36 'partselect' 'tmp_1' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.45ns)   --->   "%icmp_ln17_1 = icmp_slt  i25 %tmp_1, i25 1" [sinus.cpp:17]   --->   Operation 37 'icmp' 'icmp_ln17_1' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13)> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.97ns)   --->   "%and_ln17 = and i1 %icmp_ln17, i1 %icmp_ln17_1" [sinus.cpp:17]   --->   Operation 38 'and' 'and_ln17' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %and_ln17, void, void" [sinus.cpp:17]   --->   Operation 39 'br' 'br_ln17' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %tmp_10, i32 7, i32 31" [sinus.cpp:21]   --->   Operation 40 'partselect' 'tmp_5' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.45ns)   --->   "%icmp_ln21 = icmp_sgt  i25 %tmp_5, i25 0" [sinus.cpp:21]   --->   Operation 41 'icmp' 'icmp_ln21' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17)> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.47ns)   --->   "%icmp_ln21_1 = icmp_slt  i32 %tmp_10, i32 192" [sinus.cpp:21]   --->   Operation 42 'icmp' 'icmp_ln21_1' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.97ns)   --->   "%and_ln21 = and i1 %icmp_ln21, i1 %icmp_ln21_1" [sinus.cpp:21]   --->   Operation 43 'and' 'and_ln21' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %and_ln21, void, void" [sinus.cpp:21]   --->   Operation 44 'br' 'br_ln21' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_10, i32 31" [sinus.cpp:26]   --->   Operation 45 'bitselect' 'tmp_8' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17 & !and_ln21)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.82ns)   --->   "%sub_ln26 = sub i6 0, i6 %idx_3" [sinus.cpp:26]   --->   Operation 46 'sub' 'sub_ln26' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17 & !and_ln21)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_and_t_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %sub_ln26" [sinus.cpp:26]   --->   Operation 47 'bitconcatenate' 'p_and_t_cast' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17 & !and_ln21)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.87ns)   --->   "%sub_ln26_1 = sub i7 0, i7 %p_and_t_cast" [sinus.cpp:26]   --->   Operation 48 'sub' 'sub_ln26_1' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17 & !and_ln21)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%tmp_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %idx_3" [sinus.cpp:26]   --->   Operation 49 'bitconcatenate' 'tmp_3' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17 & !and_ln21)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%select_ln26 = select i1 %tmp_8, i7 %sub_ln26_1, i7 %tmp_3" [sinus.cpp:26]   --->   Operation 50 'select' 'select_ln26' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17 & !and_ln21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.87ns) (out node of the LUT)   --->   "%idx_4 = sub i7 64, i7 %select_ln26" [sinus.cpp:26]   --->   Operation 51 'sub' 'idx_4' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17 & !and_ln21)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17 & !and_ln21)> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i6 %idx_3" [sinus.cpp:7]   --->   Operation 53 'zext' 'zext_ln7' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17 & and_ln21)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%br_ln24 = br void" [sinus.cpp:24]   --->   Operation 54 'br' 'br_ln24' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & !and_ln17 & and_ln21)> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %idx_3" [sinus.cpp:18]   --->   Operation 55 'zext' 'zext_ln18' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & and_ln17)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.87ns)   --->   "%idx = sub i7 64, i7 %zext_ln18" [sinus.cpp:18]   --->   Operation 56 'sub' 'idx' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & and_ln17)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.70ns)   --->   "%br_ln20 = br void %_Z10sin_lookupi.exit.thread" [sinus.cpp:20]   --->   Operation 57 'br' 'br_ln20' <Predicate = (start_read & !debug_read & !icmp_ln9 & !icmp_ln13 & and_ln17)> <Delay = 1.70>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %step_read, void %._crit_edge, void" [sinus.cpp:62]   --->   Operation 58 'br' 'br_ln62' <Predicate = (start_read & debug_read)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_11 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %angle_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'read' 'tmp_11' <Predicate = (start_read & debug_read & step_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%idx_6 = trunc i32 %tmp_11" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 60 'trunc' 'idx_6' <Predicate = (start_read & debug_read & step_read)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln155_3 = trunc i32 %tmp_11" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 61 'trunc' 'trunc_ln155_3' <Predicate = (start_read & debug_read & step_read)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (2.47ns)   --->   "%icmp_ln9_1 = icmp_eq  i32 %tmp_11, i32 256" [sinus.cpp:9]   --->   Operation 62 'icmp' 'icmp_ln9_1' <Predicate = (start_read & debug_read & step_read)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.70ns)   --->   "%br_ln9 = br i1 %icmp_ln9_1, void, void %_Z10sin_lookupi.exit28.thread" [sinus.cpp:9]   --->   Operation 63 'br' 'br_ln9' <Predicate = (start_read & debug_read & step_read)> <Delay = 1.70>
ST_1 : Operation 64 [1/1] (2.47ns)   --->   "%icmp_ln13_1 = icmp_ult  i32 %tmp_11, i32 65" [sinus.cpp:13]   --->   Operation 64 'icmp' 'icmp_ln13_1' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (1.70ns)   --->   "%br_ln13 = br i1 %icmp_ln13_1, void, void %_Z10sin_lookupi.exit28.thread" [sinus.cpp:13]   --->   Operation 65 'br' 'br_ln13' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1)> <Delay = 1.70>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %tmp_11, i32 6, i32 31" [sinus.cpp:17]   --->   Operation 66 'partselect' 'tmp_2' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (2.45ns)   --->   "%icmp_ln17_2 = icmp_sgt  i26 %tmp_2, i26 0" [sinus.cpp:17]   --->   Operation 67 'icmp' 'icmp_ln17_2' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1)> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %tmp_11, i32 7, i32 31" [sinus.cpp:17]   --->   Operation 68 'partselect' 'tmp_4' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (2.45ns)   --->   "%icmp_ln17_3 = icmp_slt  i25 %tmp_4, i25 1" [sinus.cpp:17]   --->   Operation 69 'icmp' 'icmp_ln17_3' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1)> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.97ns)   --->   "%and_ln17_1 = and i1 %icmp_ln17_2, i1 %icmp_ln17_3" [sinus.cpp:17]   --->   Operation 70 'and' 'and_ln17_1' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %and_ln17_1, void, void" [sinus.cpp:17]   --->   Operation 71 'br' 'br_ln17' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %tmp_11, i32 7, i32 31" [sinus.cpp:21]   --->   Operation 72 'partselect' 'tmp_6' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (2.45ns)   --->   "%icmp_ln21_2 = icmp_sgt  i25 %tmp_6, i25 0" [sinus.cpp:21]   --->   Operation 73 'icmp' 'icmp_ln21_2' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1)> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (2.47ns)   --->   "%icmp_ln21_3 = icmp_slt  i32 %tmp_11, i32 192" [sinus.cpp:21]   --->   Operation 74 'icmp' 'icmp_ln21_3' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.97ns)   --->   "%and_ln21_1 = and i1 %icmp_ln21_2, i1 %icmp_ln21_3" [sinus.cpp:21]   --->   Operation 75 'and' 'and_ln21_1' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %and_ln21_1, void, void" [sinus.cpp:21]   --->   Operation 76 'br' 'br_ln21' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node idx_7)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_11, i32 31" [sinus.cpp:26]   --->   Operation 77 'bitselect' 'tmp_9' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1 & !and_ln21_1)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.82ns)   --->   "%sub_ln26_3 = sub i6 0, i6 %idx_6" [sinus.cpp:26]   --->   Operation 78 'sub' 'sub_ln26_3' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1 & !and_ln21_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_and_t3_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %sub_ln26_3" [sinus.cpp:26]   --->   Operation 79 'bitconcatenate' 'p_and_t3_cast' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1 & !and_ln21_1)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.87ns)   --->   "%sub_ln26_4 = sub i7 0, i7 %p_and_t3_cast" [sinus.cpp:26]   --->   Operation 80 'sub' 'sub_ln26_4' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1 & !and_ln21_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node idx_7)   --->   "%tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %idx_6" [sinus.cpp:26]   --->   Operation 81 'bitconcatenate' 'tmp_7' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1 & !and_ln21_1)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node idx_7)   --->   "%select_ln26_1 = select i1 %tmp_9, i7 %sub_ln26_4, i7 %tmp_7" [sinus.cpp:26]   --->   Operation 82 'select' 'select_ln26_1' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1 & !and_ln21_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.87ns) (out node of the LUT)   --->   "%idx_7 = sub i7 64, i7 %select_ln26_1" [sinus.cpp:26]   --->   Operation 83 'sub' 'idx_7' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1 & !and_ln21_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 84 'br' 'br_ln0' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1 & !and_ln21_1)> <Delay = 1.58>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln7_1 = zext i6 %idx_6" [sinus.cpp:7]   --->   Operation 85 'zext' 'zext_ln7_1' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1 & and_ln21_1)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.58ns)   --->   "%br_ln24 = br void" [sinus.cpp:24]   --->   Operation 86 'br' 'br_ln24' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1 & and_ln21_1)> <Delay = 1.58>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i6 %idx_6" [sinus.cpp:18]   --->   Operation 87 'zext' 'zext_ln18_1' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & and_ln17_1)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.87ns)   --->   "%idx_1 = sub i7 64, i7 %zext_ln18_1" [sinus.cpp:18]   --->   Operation 88 'sub' 'idx_1' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & and_ln17_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (1.70ns)   --->   "%br_ln20 = br void %_Z10sin_lookupi.exit28.thread" [sinus.cpp:20]   --->   Operation 89 'br' 'br_ln20' <Predicate = (start_read & debug_read & step_read & !icmp_ln9_1 & !icmp_ln13_1 & and_ln17_1)> <Delay = 1.70>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%idx_2 = phi i7 %zext_ln7, void, i7 %idx_4, void"   --->   Operation 90 'phi' 'idx_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%idxprom_i = zext i7 %idx_2" [sinus.cpp:7]   --->   Operation 91 'zext' 'idxprom_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sin_table_addr_2 = getelementptr i8 %sin_table, i64 0, i64 %idxprom_i" [sinus.cpp:7]   --->   Operation 92 'getelementptr' 'sin_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (2.32ns)   --->   "%sin_table_load_2 = load i7 %sin_table_addr_2" [sinus.cpp:7]   --->   Operation 93 'load' 'sin_table_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>

State 3 <SV = 2> <Delay = 5.82>
ST_3 : Operation 94 [1/2] (2.32ns)   --->   "%sin_table_load_2 = load i7 %sin_table_addr_2" [sinus.cpp:7]   --->   Operation 94 'load' 'sin_table_load_2' <Predicate = (!icmp_ln9 & !icmp_ln13 & !and_ln17)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>
ST_3 : Operation 95 [1/1] (1.91ns)   --->   "%sub_ln31 = sub i8 0, i8 %sin_table_load_2" [sinus.cpp:31]   --->   Operation 95 'sub' 'sub_ln31' <Predicate = (!icmp_ln9 & !icmp_ln13 & !and_ln17)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i8 %sub_ln31" [sinus.cpp:29]   --->   Operation 96 'sext' 'sext_ln29' <Predicate = (!icmp_ln9 & !icmp_ln13 & !and_ln17)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.58ns)   --->   "%br_ln29 = br void" [sinus.cpp:29]   --->   Operation 97 'br' 'br_ln29' <Predicate = (!icmp_ln9 & !icmp_ln13 & !and_ln17)> <Delay = 1.58>
ST_3 : Operation 98 [1/2] (2.32ns)   --->   "%sin_table_load = load i7 %sin_table_addr" [sinus.cpp:18]   --->   Operation 98 'load' 'sin_table_load' <Predicate = (and_ln17) | (icmp_ln13) | (icmp_ln9)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i8 %sin_table_load" [sinus.cpp:29]   --->   Operation 99 'zext' 'zext_ln29' <Predicate = (and_ln17) | (icmp_ln13) | (icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.58ns)   --->   "%br_ln29 = br void" [sinus.cpp:29]   --->   Operation 100 'br' 'br_ln29' <Predicate = (and_ln17) | (icmp_ln13) | (icmp_ln9)> <Delay = 1.58>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%signal_tmp = phi i9 %sext_ln29, void, i9 %zext_ln29, void %_Z10sin_lookupi.exit.thread" [sinus.cpp:29]   --->   Operation 101 'phi' 'signal_tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i9 %signal_tmp" [sinus.cpp:56]   --->   Operation 102 'sext' 'sext_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_1_V, i32 %sext_ln56" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 104 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_2_V, i32 %sext_ln56" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 104 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 1> <Delay = 2.32>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%idx_3_i_ph = phi i7 %idx, void, i7 0, void, i7 %trunc_ln155_1, void"   --->   Operation 105 'phi' 'idx_3_i_ph' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%idxprom_i29 = zext i7 %idx_3_i_ph" [sinus.cpp:18]   --->   Operation 106 'zext' 'idxprom_i29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%sin_table_addr = getelementptr i8 %sin_table, i64 0, i64 %idxprom_i29" [sinus.cpp:18]   --->   Operation 107 'getelementptr' 'sin_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (2.32ns)   --->   "%sin_table_load = load i7 %sin_table_addr" [sinus.cpp:18]   --->   Operation 108 'load' 'sin_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 109 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_1_V, i32 %sext_ln56" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 109 'write' 'write_ln174' <Predicate = (start_read & !debug_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 110 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_2_V, i32 %sext_ln56" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 110 'write' 'write_ln174' <Predicate = (start_read & !debug_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln59 = br void %._crit_edge" [sinus.cpp:59]   --->   Operation 111 'br' 'br_ln59' <Predicate = (start_read & !debug_read)> <Delay = 0.00>
ST_5 : Operation 112 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_1_V, i32 %sext_ln65" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'write' 'write_ln174' <Predicate = (start_read & debug_read & step_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 113 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_2_V, i32 %sext_ln65" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'write' 'write_ln174' <Predicate = (start_read & debug_read & step_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln68 = br void %._crit_edge" [sinus.cpp:68]   --->   Operation 114 'br' 'br_ln68' <Predicate = (start_read & debug_read & step_read)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [sinus.cpp:71]   --->   Operation 115 'ret' 'ret_ln71' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 2.32>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%idx_5 = phi i7 %zext_ln7_1, void, i7 %idx_7, void"   --->   Operation 116 'phi' 'idx_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%idxprom_i24 = zext i7 %idx_5" [sinus.cpp:7]   --->   Operation 117 'zext' 'idxprom_i24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%sin_table_addr_3 = getelementptr i8 %sin_table, i64 0, i64 %idxprom_i24" [sinus.cpp:7]   --->   Operation 118 'getelementptr' 'sin_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [2/2] (2.32ns)   --->   "%sin_table_load_3 = load i7 %sin_table_addr_3" [sinus.cpp:7]   --->   Operation 119 'load' 'sin_table_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>

State 7 <SV = 2> <Delay = 5.82>
ST_7 : Operation 120 [1/2] (2.32ns)   --->   "%sin_table_load_3 = load i7 %sin_table_addr_3" [sinus.cpp:7]   --->   Operation 120 'load' 'sin_table_load_3' <Predicate = (!icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>
ST_7 : Operation 121 [1/1] (1.91ns)   --->   "%sub_ln31_1 = sub i8 0, i8 %sin_table_load_3" [sinus.cpp:31]   --->   Operation 121 'sub' 'sub_ln31_1' <Predicate = (!icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i8 %sub_ln31_1" [sinus.cpp:29]   --->   Operation 122 'sext' 'sext_ln29_1' <Predicate = (!icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (1.58ns)   --->   "%br_ln29 = br void" [sinus.cpp:29]   --->   Operation 123 'br' 'br_ln29' <Predicate = (!icmp_ln9_1 & !icmp_ln13_1 & !and_ln17_1)> <Delay = 1.58>
ST_7 : Operation 124 [1/2] (2.32ns)   --->   "%sin_table_load_1 = load i7 %sin_table_addr_1" [sinus.cpp:18]   --->   Operation 124 'load' 'sin_table_load_1' <Predicate = (and_ln17_1) | (icmp_ln13_1) | (icmp_ln9_1)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i8 %sin_table_load_1" [sinus.cpp:29]   --->   Operation 125 'zext' 'zext_ln29_1' <Predicate = (and_ln17_1) | (icmp_ln13_1) | (icmp_ln9_1)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (1.58ns)   --->   "%br_ln29 = br void" [sinus.cpp:29]   --->   Operation 126 'br' 'br_ln29' <Predicate = (and_ln17_1) | (icmp_ln13_1) | (icmp_ln9_1)> <Delay = 1.58>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%signal_tmp_1 = phi i9 %sext_ln29_1, void, i9 %zext_ln29_1, void %_Z10sin_lookupi.exit28.thread" [sinus.cpp:29]   --->   Operation 127 'phi' 'signal_tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i9 %signal_tmp_1" [sinus.cpp:65]   --->   Operation 128 'sext' 'sext_ln65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_1_V, i32 %sext_ln65" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 129 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 130 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_2_V, i32 %sext_ln65" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 130 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 1> <Delay = 2.32>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%idx_3_i22_ph = phi i7 %idx_1, void, i7 0, void, i7 %trunc_ln155_3, void"   --->   Operation 131 'phi' 'idx_3_i22_ph' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%idxprom_i2432 = zext i7 %idx_3_i22_ph" [sinus.cpp:18]   --->   Operation 132 'zext' 'idxprom_i2432' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%sin_table_addr_1 = getelementptr i8 %sin_table, i64 0, i64 %idxprom_i2432" [sinus.cpp:18]   --->   Operation 133 'getelementptr' 'sin_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [2/2] (2.32ns)   --->   "%sin_table_load_1 = load i7 %sin_table_addr_1" [sinus.cpp:18]   --->   Operation 134 'load' 'sin_table_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ start_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ debug]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ step]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ angle_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sinus_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sinus_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sin_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule ) [ 000000000]
step_read         (read          ) [ 011111111]
debug_read        (read          ) [ 011111111]
start_read        (read          ) [ 011111111]
specbitsmap_ln0   (specbitsmap   ) [ 000000000]
specinterface_ln0 (specinterface ) [ 000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000]
specinterface_ln0 (specinterface ) [ 000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000]
specinterface_ln0 (specinterface ) [ 000000000]
specinterface_ln0 (specinterface ) [ 000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000]
specinterface_ln0 (specinterface ) [ 000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000]
specinterface_ln0 (specinterface ) [ 000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000]
br_ln49           (br            ) [ 000000000]
br_ln53           (br            ) [ 000000000]
tmp_10            (read          ) [ 000000000]
idx_3             (trunc         ) [ 000000000]
trunc_ln155_1     (trunc         ) [ 010010000]
icmp_ln9          (icmp          ) [ 011110000]
br_ln9            (br            ) [ 010010000]
icmp_ln13         (icmp          ) [ 011110000]
br_ln13           (br            ) [ 010010000]
tmp               (partselect    ) [ 000000000]
icmp_ln17         (icmp          ) [ 000000000]
tmp_1             (partselect    ) [ 000000000]
icmp_ln17_1       (icmp          ) [ 000000000]
and_ln17          (and           ) [ 011110000]
br_ln17           (br            ) [ 000000000]
tmp_5             (partselect    ) [ 000000000]
icmp_ln21         (icmp          ) [ 000000000]
icmp_ln21_1       (icmp          ) [ 000000000]
and_ln21          (and           ) [ 010000000]
br_ln21           (br            ) [ 000000000]
tmp_8             (bitselect     ) [ 000000000]
sub_ln26          (sub           ) [ 000000000]
p_and_t_cast      (bitconcatenate) [ 000000000]
sub_ln26_1        (sub           ) [ 000000000]
tmp_3             (bitconcatenate) [ 000000000]
select_ln26       (select        ) [ 000000000]
idx_4             (sub           ) [ 011000000]
br_ln0            (br            ) [ 011000000]
zext_ln7          (zext          ) [ 011000000]
br_ln24           (br            ) [ 011000000]
zext_ln18         (zext          ) [ 000000000]
idx               (sub           ) [ 010010000]
br_ln20           (br            ) [ 010010000]
br_ln62           (br            ) [ 000000000]
tmp_11            (read          ) [ 000000000]
idx_6             (trunc         ) [ 000000000]
trunc_ln155_3     (trunc         ) [ 010000001]
icmp_ln9_1        (icmp          ) [ 010000111]
br_ln9            (br            ) [ 010000001]
icmp_ln13_1       (icmp          ) [ 010000111]
br_ln13           (br            ) [ 010000001]
tmp_2             (partselect    ) [ 000000000]
icmp_ln17_2       (icmp          ) [ 000000000]
tmp_4             (partselect    ) [ 000000000]
icmp_ln17_3       (icmp          ) [ 000000000]
and_ln17_1        (and           ) [ 010000111]
br_ln17           (br            ) [ 000000000]
tmp_6             (partselect    ) [ 000000000]
icmp_ln21_2       (icmp          ) [ 000000000]
icmp_ln21_3       (icmp          ) [ 000000000]
and_ln21_1        (and           ) [ 010000000]
br_ln21           (br            ) [ 000000000]
tmp_9             (bitselect     ) [ 000000000]
sub_ln26_3        (sub           ) [ 000000000]
p_and_t3_cast     (bitconcatenate) [ 000000000]
sub_ln26_4        (sub           ) [ 000000000]
tmp_7             (bitconcatenate) [ 000000000]
select_ln26_1     (select        ) [ 000000000]
idx_7             (sub           ) [ 010000100]
br_ln0            (br            ) [ 010000100]
zext_ln7_1        (zext          ) [ 010000100]
br_ln24           (br            ) [ 010000100]
zext_ln18_1       (zext          ) [ 000000000]
idx_1             (sub           ) [ 010000001]
br_ln20           (br            ) [ 010000001]
idx_2             (phi           ) [ 001000000]
idxprom_i         (zext          ) [ 000000000]
sin_table_addr_2  (getelementptr ) [ 000100000]
sin_table_load_2  (load          ) [ 000000000]
sub_ln31          (sub           ) [ 000000000]
sext_ln29         (sext          ) [ 000000000]
br_ln29           (br            ) [ 000000000]
sin_table_load    (load          ) [ 000000000]
zext_ln29         (zext          ) [ 000000000]
br_ln29           (br            ) [ 000000000]
signal_tmp        (phi           ) [ 000000000]
sext_ln56         (sext          ) [ 000001000]
idx_3_i_ph        (phi           ) [ 000010000]
idxprom_i29       (zext          ) [ 000000000]
sin_table_addr    (getelementptr ) [ 000100000]
write_ln174       (write         ) [ 000000000]
write_ln174       (write         ) [ 000000000]
br_ln59           (br            ) [ 000000000]
write_ln174       (write         ) [ 000000000]
write_ln174       (write         ) [ 000000000]
br_ln68           (br            ) [ 000000000]
ret_ln71          (ret           ) [ 000000000]
idx_5             (phi           ) [ 000000100]
idxprom_i24       (zext          ) [ 000000000]
sin_table_addr_3  (getelementptr ) [ 000000010]
sin_table_load_3  (load          ) [ 000000000]
sub_ln31_1        (sub           ) [ 000000000]
sext_ln29_1       (sext          ) [ 000000000]
br_ln29           (br            ) [ 000000000]
sin_table_load_1  (load          ) [ 000000000]
zext_ln29_1       (zext          ) [ 000000000]
br_ln29           (br            ) [ 000000000]
signal_tmp_1      (phi           ) [ 000000000]
sext_ln65         (sext          ) [ 000001000]
idx_3_i22_ph      (phi           ) [ 000000001]
idxprom_i2432     (zext          ) [ 000000000]
sin_table_addr_1  (getelementptr ) [ 000000010]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="start_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="debug">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="step">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="step"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="angle_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="angle_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sinus_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sinus_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sinus_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sinus_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sin_table">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="step_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="step_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="debug_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="debug_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="start_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_10/1 tmp_11/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="9" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 write_ln174/7 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_write_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="9" slack="0"/>
<pin id="113" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 write_ln174/7 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sin_table_addr_2_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="7" slack="0"/>
<pin id="120" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_table_addr_2/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sin_table_load_2/2 sin_table_load/4 sin_table_load_3/6 sin_table_load_1/8 "/>
</bind>
</comp>

<comp id="129" class="1004" name="sin_table_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="7" slack="0"/>
<pin id="133" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_table_addr/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="sin_table_addr_3_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="7" slack="0"/>
<pin id="141" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_table_addr_3/6 "/>
</bind>
</comp>

<comp id="145" class="1004" name="sin_table_addr_1_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="7" slack="0"/>
<pin id="149" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_table_addr_1/8 "/>
</bind>
</comp>

<comp id="153" class="1005" name="idx_2_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="155" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opset="idx_2 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="idx_2_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="7" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx_2/2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="signal_tmp_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="164" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opset="signal_tmp (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="signal_tmp_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="8" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="signal_tmp/3 "/>
</bind>
</comp>

<comp id="171" class="1005" name="idx_3_i_ph_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="1"/>
<pin id="173" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="idx_3_i_ph (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="idx_3_i_ph_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="4" bw="7" slack="1"/>
<pin id="181" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="6" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx_3_i_ph/4 "/>
</bind>
</comp>

<comp id="184" class="1005" name="idx_5_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="186" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opset="idx_5 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="idx_5_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="7" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx_5/6 "/>
</bind>
</comp>

<comp id="193" class="1005" name="signal_tmp_1_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="195" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opset="signal_tmp_1 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="signal_tmp_1_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="signal_tmp_1/7 "/>
</bind>
</comp>

<comp id="202" class="1005" name="idx_3_i22_ph_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="1"/>
<pin id="204" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="idx_3_i22_ph (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="idx_3_i22_ph_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="1" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="4" bw="7" slack="1"/>
<pin id="212" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="6" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx_3_i22_ph/8 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/1 icmp_ln9_1/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 icmp_ln13_1/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="26" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="4" slack="0"/>
<pin id="231" dir="0" index="3" bw="6" slack="0"/>
<pin id="232" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 tmp_2/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="26" slack="0"/>
<pin id="239" dir="0" index="1" bw="26" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 icmp_ln17_2/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="25" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="0" index="2" bw="4" slack="0"/>
<pin id="247" dir="0" index="3" bw="6" slack="0"/>
<pin id="248" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 tmp_4/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="25" slack="0"/>
<pin id="255" dir="0" index="1" bw="25" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_1/1 icmp_ln17_3/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17/1 and_ln17_1/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="25" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="0" index="2" bw="4" slack="0"/>
<pin id="269" dir="0" index="3" bw="6" slack="0"/>
<pin id="270" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 tmp_6/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="25" slack="0"/>
<pin id="277" dir="0" index="1" bw="25" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 icmp_ln21_2/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_1/1 icmp_ln21_3/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln21/1 and_ln21_1/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln31/3 sub_ln31_1/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="idx_3_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="idx_3/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln155_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln155_1/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_8_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="0" index="2" bw="6" slack="0"/>
<pin id="311" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sub_ln26_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="6" slack="0"/>
<pin id="318" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_and_t_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="6" slack="0"/>
<pin id="325" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_and_t_cast/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sub_ln26_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="7" slack="0"/>
<pin id="332" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_3_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="6" slack="0"/>
<pin id="339" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="select_ln26_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="7" slack="0"/>
<pin id="346" dir="0" index="2" bw="7" slack="0"/>
<pin id="347" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="idx_4_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="0"/>
<pin id="353" dir="0" index="1" bw="7" slack="0"/>
<pin id="354" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="idx_4/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln7_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="0"/>
<pin id="359" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln18_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="6" slack="0"/>
<pin id="363" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="idx_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="0"/>
<pin id="367" dir="0" index="1" bw="6" slack="0"/>
<pin id="368" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="idx_6_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="idx_6/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="trunc_ln155_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln155_3/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_9_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="0" index="2" bw="6" slack="0"/>
<pin id="383" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sub_ln26_3_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="6" slack="0"/>
<pin id="390" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_3/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_and_t3_cast_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="6" slack="0"/>
<pin id="397" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_and_t3_cast/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sub_ln26_4_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="7" slack="0"/>
<pin id="404" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_4/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_7_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="6" slack="0"/>
<pin id="411" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="select_ln26_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="7" slack="0"/>
<pin id="418" dir="0" index="2" bw="7" slack="0"/>
<pin id="419" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="idx_7_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="0" index="1" bw="7" slack="0"/>
<pin id="426" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="idx_7/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln7_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="0"/>
<pin id="431" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_1/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln18_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="0"/>
<pin id="435" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="idx_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="7" slack="0"/>
<pin id="439" dir="0" index="1" bw="6" slack="0"/>
<pin id="440" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="idx_1/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="idxprom_i_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="7" slack="0"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sext_ln29_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln29_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sext_ln56_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="9" slack="0"/>
<pin id="460" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="idxprom_i29_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="7" slack="0"/>
<pin id="466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i29/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="idxprom_i24_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="7" slack="0"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i24/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sext_ln29_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_1/7 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln29_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sext_ln65_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="9" slack="0"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln65/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="idxprom_i2432_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="7" slack="0"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i2432/8 "/>
</bind>
</comp>

<comp id="495" class="1005" name="step_read_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="3"/>
<pin id="497" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="step_read "/>
</bind>
</comp>

<comp id="499" class="1005" name="debug_read_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="3"/>
<pin id="501" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="debug_read "/>
</bind>
</comp>

<comp id="503" class="1005" name="start_read_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="3"/>
<pin id="505" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="start_read "/>
</bind>
</comp>

<comp id="507" class="1005" name="trunc_ln155_1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="7" slack="1"/>
<pin id="509" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln155_1 "/>
</bind>
</comp>

<comp id="512" class="1005" name="icmp_ln9_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="2"/>
<pin id="514" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="516" class="1005" name="icmp_ln13_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="2"/>
<pin id="518" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="520" class="1005" name="and_ln17_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="2"/>
<pin id="522" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln17 "/>
</bind>
</comp>

<comp id="527" class="1005" name="idx_4_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="7" slack="1"/>
<pin id="529" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="idx_4 "/>
</bind>
</comp>

<comp id="532" class="1005" name="zext_ln7_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="1"/>
<pin id="534" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln7 "/>
</bind>
</comp>

<comp id="537" class="1005" name="idx_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="7" slack="1"/>
<pin id="539" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="542" class="1005" name="trunc_ln155_3_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="7" slack="1"/>
<pin id="544" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln155_3 "/>
</bind>
</comp>

<comp id="547" class="1005" name="icmp_ln9_1_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="2"/>
<pin id="549" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9_1 "/>
</bind>
</comp>

<comp id="551" class="1005" name="icmp_ln13_1_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="2"/>
<pin id="553" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13_1 "/>
</bind>
</comp>

<comp id="555" class="1005" name="and_ln17_1_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="2"/>
<pin id="557" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln17_1 "/>
</bind>
</comp>

<comp id="562" class="1005" name="idx_7_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="7" slack="1"/>
<pin id="564" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="idx_7 "/>
</bind>
</comp>

<comp id="567" class="1005" name="zext_ln7_1_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="7" slack="1"/>
<pin id="569" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln7_1 "/>
</bind>
</comp>

<comp id="572" class="1005" name="idx_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="7" slack="1"/>
<pin id="574" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="idx_1 "/>
</bind>
</comp>

<comp id="577" class="1005" name="sin_table_addr_2_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="7" slack="1"/>
<pin id="579" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sin_table_addr_2 "/>
</bind>
</comp>

<comp id="582" class="1005" name="sext_ln56_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln56 "/>
</bind>
</comp>

<comp id="588" class="1005" name="sin_table_addr_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="7" slack="1"/>
<pin id="590" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sin_table_addr "/>
</bind>
</comp>

<comp id="593" class="1005" name="sin_table_addr_3_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="7" slack="1"/>
<pin id="595" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sin_table_addr_3 "/>
</bind>
</comp>

<comp id="598" class="1005" name="sext_ln65_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln65 "/>
</bind>
</comp>

<comp id="604" class="1005" name="sin_table_addr_1_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="7" slack="1"/>
<pin id="606" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sin_table_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="76" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="76" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="72" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="72" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="72" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="137" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="72" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="174"><net_src comp="68" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="183"><net_src comp="171" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="205"><net_src comp="68" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="202" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="219"><net_src comp="96" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="96" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="96" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="241"><net_src comp="227" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="48" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="96" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="52" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="257"><net_src comp="243" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="54" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="237" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="253" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="50" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="96" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="52" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="279"><net_src comp="265" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="56" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="96" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="58" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="275" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="281" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="74" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="123" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="96" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="96" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="60" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="96" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="46" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="319"><net_src comp="62" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="299" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="326"><net_src comp="64" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="66" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="315" pin="2"/><net_sink comp="321" pin=2"/></net>

<net id="333"><net_src comp="68" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="321" pin="3"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="64" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="66" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="299" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="348"><net_src comp="307" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="329" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="335" pin="3"/><net_sink comp="343" pin=2"/></net>

<net id="355"><net_src comp="70" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="343" pin="3"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="299" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="299" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="70" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="361" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="96" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="96" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="60" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="96" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="46" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="391"><net_src comp="62" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="371" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="64" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="66" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="387" pin="2"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="68" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="393" pin="3"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="64" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="66" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="371" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="420"><net_src comp="379" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="401" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="407" pin="3"/><net_sink comp="415" pin=2"/></net>

<net id="427"><net_src comp="70" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="415" pin="3"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="371" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="371" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="70" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="433" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="156" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="451"><net_src comp="293" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="456"><net_src comp="123" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="461"><net_src comp="165" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="467"><net_src comp="175" pin="6"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="472"><net_src comp="187" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="477"><net_src comp="293" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="482"><net_src comp="123" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="487"><net_src comp="196" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="493"><net_src comp="206" pin="6"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="498"><net_src comp="78" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="84" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="90" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="303" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="175" pin=4"/></net>

<net id="515"><net_src comp="215" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="221" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="259" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="530"><net_src comp="351" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="535"><net_src comp="357" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="540"><net_src comp="365" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="545"><net_src comp="375" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="206" pin=4"/></net>

<net id="550"><net_src comp="215" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="221" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="259" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="565"><net_src comp="423" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="570"><net_src comp="429" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="575"><net_src comp="437" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="580"><net_src comp="116" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="585"><net_src comp="458" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="591"><net_src comp="129" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="596"><net_src comp="137" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="601"><net_src comp="484" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="607"><net_src comp="145" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="123" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sinus_1_V | {5 }
	Port: sinus_2_V | {5 }
 - Input state : 
	Port: sinus : start_r | {1 }
	Port: sinus : debug | {1 }
	Port: sinus : step | {1 }
	Port: sinus : angle_V | {1 }
	Port: sinus : sin_table | {2 3 4 6 7 8 }
  - Chain level:
	State 1
		br_ln9 : 1
		br_ln13 : 1
		icmp_ln17 : 1
		icmp_ln17_1 : 1
		and_ln17 : 2
		br_ln17 : 2
		icmp_ln21 : 1
		and_ln21 : 2
		br_ln21 : 2
		sub_ln26 : 1
		p_and_t_cast : 2
		sub_ln26_1 : 3
		tmp_3 : 1
		select_ln26 : 4
		idx_4 : 5
		zext_ln7 : 1
		zext_ln18 : 1
		idx : 2
		br_ln9 : 1
		br_ln13 : 1
		icmp_ln17_2 : 1
		icmp_ln17_3 : 1
		and_ln17_1 : 2
		br_ln17 : 2
		icmp_ln21_2 : 1
		and_ln21_1 : 2
		br_ln21 : 2
		sub_ln26_3 : 1
		p_and_t3_cast : 2
		sub_ln26_4 : 3
		tmp_7 : 1
		select_ln26_1 : 4
		idx_7 : 5
		zext_ln7_1 : 1
		zext_ln18_1 : 1
		idx_1 : 2
	State 2
		idxprom_i : 1
		sin_table_addr_2 : 2
		sin_table_load_2 : 3
	State 3
		sub_ln31 : 1
		sext_ln29 : 2
		zext_ln29 : 1
		signal_tmp : 3
		sext_ln56 : 4
		write_ln174 : 5
		write_ln174 : 5
	State 4
		idxprom_i29 : 1
		sin_table_addr : 2
		sin_table_load : 3
	State 5
	State 6
		idxprom_i24 : 1
		sin_table_addr_3 : 2
		sin_table_load_3 : 3
	State 7
		sub_ln31_1 : 1
		sext_ln29_1 : 2
		zext_ln29_1 : 1
		signal_tmp_1 : 3
		sext_ln65 : 4
		write_ln174 : 5
		write_ln174 : 5
	State 8
		idxprom_i2432 : 1
		sin_table_addr_1 : 2
		sin_table_load_1 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |       grp_fu_293      |    0    |    15   |
|          |    sub_ln26_fu_315    |    0    |    14   |
|          |   sub_ln26_1_fu_329   |    0    |    14   |
|          |      idx_4_fu_351     |    0    |    14   |
|    sub   |       idx_fu_365      |    0    |    14   |
|          |   sub_ln26_3_fu_387   |    0    |    14   |
|          |   sub_ln26_4_fu_401   |    0    |    14   |
|          |      idx_7_fu_423     |    0    |    14   |
|          |      idx_1_fu_437     |    0    |    14   |
|----------|-----------------------|---------|---------|
|          |       grp_fu_215      |    0    |    18   |
|          |       grp_fu_221      |    0    |    18   |
|   icmp   |       grp_fu_237      |    0    |    16   |
|          |       grp_fu_253      |    0    |    15   |
|          |       grp_fu_275      |    0    |    15   |
|          |       grp_fu_281      |    0    |    18   |
|----------|-----------------------|---------|---------|
|  select  |   select_ln26_fu_343  |    0    |    7    |
|          |  select_ln26_1_fu_415 |    0    |    7    |
|----------|-----------------------|---------|---------|
|    and   |       grp_fu_259      |    0    |    2    |
|          |       grp_fu_287      |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |  step_read_read_fu_78 |    0    |    0    |
|   read   | debug_read_read_fu_84 |    0    |    0    |
|          | start_read_read_fu_90 |    0    |    0    |
|          |     grp_read_fu_96    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_102   |    0    |    0    |
|          |    grp_write_fu_109   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       grp_fu_227      |    0    |    0    |
|partselect|       grp_fu_243      |    0    |    0    |
|          |       grp_fu_265      |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      idx_3_fu_299     |    0    |    0    |
|   trunc  |  trunc_ln155_1_fu_303 |    0    |    0    |
|          |      idx_6_fu_371     |    0    |    0    |
|          |  trunc_ln155_3_fu_375 |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|      tmp_8_fu_307     |    0    |    0    |
|          |      tmp_9_fu_379     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  p_and_t_cast_fu_321  |    0    |    0    |
|bitconcatenate|      tmp_3_fu_335     |    0    |    0    |
|          |  p_and_t3_cast_fu_393 |    0    |    0    |
|          |      tmp_7_fu_407     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln7_fu_357    |    0    |    0    |
|          |    zext_ln18_fu_361   |    0    |    0    |
|          |   zext_ln7_1_fu_429   |    0    |    0    |
|          |   zext_ln18_1_fu_433  |    0    |    0    |
|   zext   |    idxprom_i_fu_443   |    0    |    0    |
|          |    zext_ln29_fu_453   |    0    |    0    |
|          |   idxprom_i29_fu_464  |    0    |    0    |
|          |   idxprom_i24_fu_469  |    0    |    0    |
|          |   zext_ln29_1_fu_479  |    0    |    0    |
|          |  idxprom_i2432_fu_490 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    sext_ln29_fu_448   |    0    |    0    |
|   sext   |    sext_ln56_fu_458   |    0    |    0    |
|          |   sext_ln29_1_fu_474  |    0    |    0    |
|          |    sext_ln65_fu_484   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   245   |
|----------|-----------------------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|sin_table|    0   |    8   |    9   |
+---------+--------+--------+--------+
|  Total  |    0   |    8   |    9   |
+---------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   and_ln17_1_reg_555   |    1   |
|    and_ln17_reg_520    |    1   |
|   debug_read_reg_499   |    1   |
|   icmp_ln13_1_reg_551  |    1   |
|    icmp_ln13_reg_516   |    1   |
|   icmp_ln9_1_reg_547   |    1   |
|    icmp_ln9_reg_512    |    1   |
|      idx_1_reg_572     |    7   |
|      idx_2_reg_153     |    7   |
|  idx_3_i22_ph_reg_202  |    7   |
|   idx_3_i_ph_reg_171   |    7   |
|      idx_4_reg_527     |    7   |
|      idx_5_reg_184     |    7   |
|      idx_7_reg_562     |    7   |
|       idx_reg_537      |    7   |
|    sext_ln56_reg_582   |   32   |
|    sext_ln65_reg_598   |   32   |
|  signal_tmp_1_reg_193  |    9   |
|   signal_tmp_reg_162   |    9   |
|sin_table_addr_1_reg_604|    7   |
|sin_table_addr_2_reg_577|    7   |
|sin_table_addr_3_reg_593|    7   |
| sin_table_addr_reg_588 |    7   |
|   start_read_reg_503   |    1   |
|    step_read_reg_495   |    1   |
|  trunc_ln155_1_reg_507 |    7   |
|  trunc_ln155_3_reg_542 |    7   |
|   zext_ln7_1_reg_567   |    7   |
|    zext_ln7_reg_532    |    7   |
+------------------------+--------+
|          Total         |   203  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_102 |  p2  |   4  |   9  |   36   ||    20   |
|  grp_write_fu_109 |  p2  |   4  |   9  |   36   ||    20   |
| grp_access_fu_123 |  p0  |   8  |   7  |   56   ||    42   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  5.957  ||    82   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   245  |
|   Memory  |    0   |    -   |    8   |    9   |
|Multiplexer|    -   |    5   |    -   |   82   |
|  Register |    -   |    -   |   203  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   211  |   336  |
+-----------+--------+--------+--------+--------+
