/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2017.12 Build: 338 Linux 64-bit                             */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -w -c                                                     */
/*    /home/kalyan/pen_haps_v2/capri/verif/common/csr_gen/ctype.css -t h   */
/*    capri/design/ms/src/cap_ms.gcsr                                      */
/*    -I/home/kalyan/pen_haps_v2/capri/verif/common/csr_gen                */
/*    -I/home/kalyan/pen_haps_v2/capri/design/common -O                    */
/*                                                                         */
/* Input files:                                                            */
/*    capri/design/ms/src/cap_ms.gcsr                                      */
/*                                                                         */
/* Included files:                                                         */
/*    /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr          */
/*    /home/kalyan/pen_haps_v2/capri/design/common/csr_axi_bw_mon.csr.pp   */
/*    /home/kalyan/pen_haps_v2/capri/design/common/csr_rdintr.csr.pp       */
/*    /home/kalyan/pen_haps_v2/capri/design/common/csr_scratch.csr.pp      */
/*    /home/kalyan/pen_haps_v2/capri/design/common/csr_uid2sidLL.csr.pp    */
/*    capri/design/ms/src/cap_ip_elam.gcsr                                 */
/*    capri/design/ms/src/cap_msh.gcsr                                     */
/*    capri/design/ms/src/cap_msr.gcsr                                     */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/kalyan/pen_haps_v2/capri/verif/common/csr_gen/ctype.css        */
/*                                                                         */
/* Generated on: Wed Feb 21 07:35:03 2018                                  */
/*           by: kalyan                                                    */
/*                                                                         */

#ifndef _CAP_MS_H_
#define _CAP_MS_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: cap_ms_csr                                */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 1000            */
/* Register: cap_ms_csr.base                                               */
#define CAP_MS_CSR_BASE_ADDRESS 0x0
#define CAP_MS_CSR_BASE_BYTE_ADDRESS 0x0
/* Register: cap_ms_csr.rdintr                                             */
#define CAP_MS_CSR_RDINTR_ADDRESS 0x1
#define CAP_MS_CSR_RDINTR_BYTE_ADDRESS 0x4
/* Register: cap_ms_csr.sta_chip                                           */
#define CAP_MS_CSR_STA_CHIP_ADDRESS 0x2
#define CAP_MS_CSR_STA_CHIP_BYTE_ADDRESS 0x8
/* Register: cap_ms_csr.sta_ver                                            */
#define CAP_MS_CSR_STA_VER_ADDRESS 0x3
#define CAP_MS_CSR_STA_VER_BYTE_ADDRESS 0xc
/* Register: cap_ms_csr.cfg_esec_dma                                       */
#define CAP_MS_CSR_CFG_ESEC_DMA_ADDRESS 0x4
#define CAP_MS_CSR_CFG_ESEC_DMA_BYTE_ADDRESS 0x10
/* Addressmap: cap_ms_csr.msr                                              */
#define CAP_MS_CSR_MSR_ADDRESS 0x20
#define CAP_MS_CSR_MSR_BYTE_ADDRESS 0x80
/* Register: cap_ms_csr.msr.cfg_nonresettable                              */
#define CAP_MS_CSR_MSR_CFG_NONRESETTABLE_ADDRESS 0x20
#define CAP_MS_CSR_MSR_CFG_NONRESETTABLE_BYTE_ADDRESS 0x80
#define CAP_MS_CSR_MSR_CFG_NONRESETTABLE_ARRAY_ELEMENT_SIZE 0x1
#define CAP_MS_CSR_MSR_CFG_NONRESETTABLE_ARRAY_COUNT 0x10
#define CAP_MS_CSR_MSR_CFG_NONRESETTABLE_ARRAY_INDEX_MAX 0xf
#define CAP_MS_CSR_MSR_CFG_NONRESETTABLE_ARRAY_INDEX_MIN 0x0
/* Register: cap_ms_csr.msr.cfg_boot                                       */
#define CAP_MS_CSR_MSR_CFG_BOOT_ADDRESS 0x30
#define CAP_MS_CSR_MSR_CFG_BOOT_BYTE_ADDRESS 0xc0
/* Register: cap_ms_csr.msr.sta_cause                                      */
#define CAP_MS_CSR_MSR_STA_CAUSE_ADDRESS 0x31
#define CAP_MS_CSR_MSR_STA_CAUSE_BYTE_ADDRESS 0xc4
/* Register: cap_ms_csr.msr.c2p_clk                                        */
#define CAP_MS_CSR_MSR_C2P_CLK_ADDRESS 0x32
#define CAP_MS_CSR_MSR_C2P_CLK_BYTE_ADDRESS 0xc8
/* Register: cap_ms_csr.msr.cfg_arm                                        */
#define CAP_MS_CSR_MSR_CFG_ARM_ADDRESS 0x33
#define CAP_MS_CSR_MSR_CFG_ARM_BYTE_ADDRESS 0xcc
/* Wide Register: cap_ms_csr.msr.cfg_flash                                 */
#define CAP_MS_CSR_MSR_CFG_FLASH_ADDRESS 0x34
#define CAP_MS_CSR_MSR_CFG_FLASH_BYTE_ADDRESS 0xd0
/* Register: cap_ms_csr.msr.cfg_flash.cfg_flash_0_2                        */
#define CAP_MS_CSR_MSR_CFG_FLASH_CFG_FLASH_0_2_ADDRESS 0x34
#define CAP_MS_CSR_MSR_CFG_FLASH_CFG_FLASH_0_2_BYTE_ADDRESS 0xd0
/* Register: cap_ms_csr.msr.cfg_flash.cfg_flash_1_2                        */
#define CAP_MS_CSR_MSR_CFG_FLASH_CFG_FLASH_1_2_ADDRESS 0x35
#define CAP_MS_CSR_MSR_CFG_FLASH_CFG_FLASH_1_2_BYTE_ADDRESS 0xd4
/* Addressmap: cap_ms_csr.msh                                              */
#define CAP_MS_CSR_MSH_ADDRESS 0x40
#define CAP_MS_CSR_MSH_BYTE_ADDRESS 0x100
/* Register: cap_ms_csr.msh.dci_wdata                                      */
#define CAP_MS_CSR_MSH_DCI_WDATA_ADDRESS 0x40
#define CAP_MS_CSR_MSH_DCI_WDATA_BYTE_ADDRESS 0x100
/* Register: cap_ms_csr.msh.dci_req                                        */
#define CAP_MS_CSR_MSH_DCI_REQ_ADDRESS 0x41
#define CAP_MS_CSR_MSH_DCI_REQ_BYTE_ADDRESS 0x104
/* Register: cap_ms_csr.msh.dci_stat                                       */
#define CAP_MS_CSR_MSH_DCI_STAT_ADDRESS 0x42
#define CAP_MS_CSR_MSH_DCI_STAT_BYTE_ADDRESS 0x108
/* Register: cap_ms_csr.msh.dci_grant                                      */
#define CAP_MS_CSR_MSH_DCI_GRANT_ADDRESS 0x43
#define CAP_MS_CSR_MSH_DCI_GRANT_BYTE_ADDRESS 0x10c
/* Register: cap_ms_csr.msh.cfg_esecure                                    */
#define CAP_MS_CSR_MSH_CFG_ESECURE_ADDRESS 0x44
#define CAP_MS_CSR_MSH_CFG_ESECURE_BYTE_ADDRESS 0x110
/* Register: cap_ms_csr.msh.sta_esecure                                    */
#define CAP_MS_CSR_MSH_STA_ESECURE_ADDRESS 0x45
#define CAP_MS_CSR_MSH_STA_ESECURE_BYTE_ADDRESS 0x114
/* Register: cap_ms_csr.msh.cfg_tamper                                     */
#define CAP_MS_CSR_MSH_CFG_TAMPER_ADDRESS 0x46
#define CAP_MS_CSR_MSH_CFG_TAMPER_BYTE_ADDRESS 0x118
/* Register: cap_ms_csr.msh.sta_tamper                                     */
#define CAP_MS_CSR_MSH_STA_TAMPER_ADDRESS 0x47
#define CAP_MS_CSR_MSH_STA_TAMPER_BYTE_ADDRESS 0x11c
/* Register: cap_ms_csr.msh.sta_zeroize                                    */
#define CAP_MS_CSR_MSH_STA_ZEROIZE_ADDRESS 0x48
#define CAP_MS_CSR_MSH_STA_ZEROIZE_BYTE_ADDRESS 0x120
/* Register: cap_ms_csr.msh.cfg_esecure_puf_ram                            */
#define CAP_MS_CSR_MSH_CFG_ESECURE_PUF_RAM_ADDRESS 0x49
#define CAP_MS_CSR_MSH_CFG_ESECURE_PUF_RAM_BYTE_ADDRESS 0x124
/* Register: cap_ms_csr.msh.cfg_ms_qbist                                   */
#define CAP_MS_CSR_MSH_CFG_MS_QBIST_ADDRESS 0x4a
#define CAP_MS_CSR_MSH_CFG_MS_QBIST_BYTE_ADDRESS 0x128
/* Register: cap_ms_csr.msh.sta_ms_qbist                                   */
#define CAP_MS_CSR_MSH_STA_MS_QBIST_ADDRESS 0x4b
#define CAP_MS_CSR_MSH_STA_MS_QBIST_BYTE_ADDRESS 0x12c
/* Register: cap_ms_csr.msh.cfg_esecure_pk_rom                             */
#define CAP_MS_CSR_MSH_CFG_ESECURE_PK_ROM_ADDRESS 0x4c
#define CAP_MS_CSR_MSH_CFG_ESECURE_PK_ROM_BYTE_ADDRESS 0x130
/* Register: cap_ms_csr.msh.cfg_esecure_sys_rom                            */
#define CAP_MS_CSR_MSH_CFG_ESECURE_SYS_ROM_ADDRESS 0x4d
#define CAP_MS_CSR_MSH_CFG_ESECURE_SYS_ROM_BYTE_ADDRESS 0x134
/* Register: cap_ms_csr.msh.cfg_esecure_data_ram                           */
#define CAP_MS_CSR_MSH_CFG_ESECURE_DATA_RAM_ADDRESS 0x4e
#define CAP_MS_CSR_MSH_CFG_ESECURE_DATA_RAM_BYTE_ADDRESS 0x138
/* Register: cap_ms_csr.msh.sta_esecure_puf_ram                            */
#define CAP_MS_CSR_MSH_STA_ESECURE_PUF_RAM_ADDRESS 0x4f
#define CAP_MS_CSR_MSH_STA_ESECURE_PUF_RAM_BYTE_ADDRESS 0x13c
/* Register: cap_ms_csr.msh.sta_esecure_pk_rom                             */
#define CAP_MS_CSR_MSH_STA_ESECURE_PK_ROM_ADDRESS 0x50
#define CAP_MS_CSR_MSH_STA_ESECURE_PK_ROM_BYTE_ADDRESS 0x140
/* Register: cap_ms_csr.msh.sta_esecure_sys_rom                            */
#define CAP_MS_CSR_MSH_STA_ESECURE_SYS_ROM_ADDRESS 0x51
#define CAP_MS_CSR_MSH_STA_ESECURE_SYS_ROM_BYTE_ADDRESS 0x144
/* Register: cap_ms_csr.msh.sta_esecure_data_ram                           */
#define CAP_MS_CSR_MSH_STA_ESECURE_DATA_RAM_ADDRESS 0x52
#define CAP_MS_CSR_MSH_STA_ESECURE_DATA_RAM_BYTE_ADDRESS 0x148
/* Register: cap_ms_csr.msh.cfg_esecure_esystem_ram                        */
#define CAP_MS_CSR_MSH_CFG_ESECURE_ESYSTEM_RAM_ADDRESS 0x53
#define CAP_MS_CSR_MSH_CFG_ESECURE_ESYSTEM_RAM_BYTE_ADDRESS 0x14c
/* Register: cap_ms_csr.msh.sta_esecure_esystem_ram                        */
#define CAP_MS_CSR_MSH_STA_ESECURE_ESYSTEM_RAM_ADDRESS 0x54
#define CAP_MS_CSR_MSH_STA_ESECURE_ESYSTEM_RAM_BYTE_ADDRESS 0x150
/* Register: cap_ms_csr.msh.cfg_esecure_m0                                 */
#define CAP_MS_CSR_MSH_CFG_ESECURE_M0_ADDRESS 0x55
#define CAP_MS_CSR_MSH_CFG_ESECURE_M0_BYTE_ADDRESS 0x154
/* Wide Register: cap_ms_csr.msh.sta_esecure_m0                            */
#define CAP_MS_CSR_MSH_STA_ESECURE_M0_ADDRESS 0x56
#define CAP_MS_CSR_MSH_STA_ESECURE_M0_BYTE_ADDRESS 0x158
/* Register: cap_ms_csr.msh.sta_esecure_m0.sta_esecure_m0_0_2              */
#define CAP_MS_CSR_MSH_STA_ESECURE_M0_STA_ESECURE_M0_0_2_ADDRESS 0x56
#define CAP_MS_CSR_MSH_STA_ESECURE_M0_STA_ESECURE_M0_0_2_BYTE_ADDRESS 0x158
/* Register: cap_ms_csr.msh.sta_esecure_m0.sta_esecure_m0_1_2              */
#define CAP_MS_CSR_MSH_STA_ESECURE_M0_STA_ESECURE_M0_1_2_ADDRESS 0x57
#define CAP_MS_CSR_MSH_STA_ESECURE_M0_STA_ESECURE_M0_1_2_BYTE_ADDRESS 0x15c
/* Register: cap_ms_csr.msh.cfg_bist_qspi_ram                              */
#define CAP_MS_CSR_MSH_CFG_BIST_QSPI_RAM_ADDRESS 0x58
#define CAP_MS_CSR_MSH_CFG_BIST_QSPI_RAM_BYTE_ADDRESS 0x160
/* Register: cap_ms_csr.msh.sta_bist_qspi_ram                              */
#define CAP_MS_CSR_MSH_STA_BIST_QSPI_RAM_ADDRESS 0x59
#define CAP_MS_CSR_MSH_STA_BIST_QSPI_RAM_BYTE_ADDRESS 0x164
/* Register: cap_ms_csr.cfg_wdt                                            */
#define CAP_MS_CSR_CFG_WDT_ADDRESS 0x60
#define CAP_MS_CSR_CFG_WDT_BYTE_ADDRESS 0x180
/* Register: cap_ms_csr.sta_apb                                            */
#define CAP_MS_CSR_STA_APB_ADDRESS 0x61
#define CAP_MS_CSR_STA_APB_BYTE_ADDRESS 0x184
/* Wide Memory: cap_ms_csr.dhs_elam_cap_buf                                */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ADDRESS 0x70
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_BYTE_ADDRESS 0x1c0
/* Wide Register: cap_ms_csr.dhs_elam_cap_buf.entry                        */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ADDRESS 0x70
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_BYTE_ADDRESS 0x1c0
/* Register: cap_ms_csr.dhs_elam_cap_buf.entry.entry_0_16                  */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_0_16_ADDRESS 0x70
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_0_16_BYTE_ADDRESS 0x1c0
/* Register: cap_ms_csr.dhs_elam_cap_buf.entry.entry_1_16                  */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_1_16_ADDRESS 0x71
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_1_16_BYTE_ADDRESS 0x1c4
/* Register: cap_ms_csr.dhs_elam_cap_buf.entry.entry_2_16                  */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_2_16_ADDRESS 0x72
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_2_16_BYTE_ADDRESS 0x1c8
/* Register: cap_ms_csr.dhs_elam_cap_buf.entry.entry_3_16                  */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_3_16_ADDRESS 0x73
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_3_16_BYTE_ADDRESS 0x1cc
/* Register: cap_ms_csr.dhs_elam_cap_buf.entry.entry_4_16                  */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_4_16_ADDRESS 0x74
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_4_16_BYTE_ADDRESS 0x1d0
/* Register: cap_ms_csr.dhs_elam_cap_buf.entry.entry_5_16                  */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_5_16_ADDRESS 0x75
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_5_16_BYTE_ADDRESS 0x1d4
/* Register: cap_ms_csr.dhs_elam_cap_buf.entry.entry_6_16                  */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_6_16_ADDRESS 0x76
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_6_16_BYTE_ADDRESS 0x1d8
/* Register: cap_ms_csr.dhs_elam_cap_buf.entry.entry_7_16                  */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_7_16_ADDRESS 0x77
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_7_16_BYTE_ADDRESS 0x1dc
/* Register: cap_ms_csr.dhs_elam_cap_buf.entry.entry_8_16                  */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_8_16_ADDRESS 0x78
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_8_16_BYTE_ADDRESS 0x1e0
/* Register: cap_ms_csr.dhs_elam_cap_buf.entry.entry_9_16                  */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_9_16_ADDRESS 0x79
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_9_16_BYTE_ADDRESS 0x1e4
/* Register: cap_ms_csr.dhs_elam_cap_buf.entry.entry_10_16                 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_10_16_ADDRESS 0x7a
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_10_16_BYTE_ADDRESS 0x1e8
/* Register: cap_ms_csr.dhs_elam_cap_buf.entry.entry_11_16                 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_11_16_ADDRESS 0x7b
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_11_16_BYTE_ADDRESS 0x1ec
/* Register: cap_ms_csr.dhs_elam_cap_buf.entry.entry_12_16                 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_12_16_ADDRESS 0x7c
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_12_16_BYTE_ADDRESS 0x1f0
/* Register: cap_ms_csr.dhs_elam_cap_buf.entry.entry_13_16                 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_13_16_ADDRESS 0x7d
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_13_16_BYTE_ADDRESS 0x1f4
/* Register: cap_ms_csr.dhs_elam_cap_buf.entry.entry_14_16                 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_14_16_ADDRESS 0x7e
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_14_16_BYTE_ADDRESS 0x1f8
/* Register: cap_ms_csr.dhs_elam_cap_buf.entry.entry_15_16                 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_15_16_ADDRESS 0x7f
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_15_16_BYTE_ADDRESS 0x1fc
/* Register: cap_ms_csr.cfg_elam_cap_buf                                   */
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_ADDRESS 0x80
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_BYTE_ADDRESS 0x200
/* Register: cap_ms_csr.sta_bist_elam_cap_buf                              */
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_ADDRESS 0x81
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_BYTE_ADDRESS 0x204
/* Register: cap_ms_csr.cfg_ecc_elam_cap_buf                               */
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_ADDRESS 0x82
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_BYTE_ADDRESS 0x208
/* Register: cap_ms_csr.sta_ecc_elam_cap_buf                               */
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_ADDRESS 0x83
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_BYTE_ADDRESS 0x20c
/* Wide Register: cap_ms_csr.cfg_pll_hbm                                   */
#define CAP_MS_CSR_CFG_PLL_HBM_ADDRESS 0x84
#define CAP_MS_CSR_CFG_PLL_HBM_BYTE_ADDRESS 0x210
/* Register: cap_ms_csr.cfg_pll_hbm.cfg_pll_hbm_0_2                        */
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_ADDRESS 0x84
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_BYTE_ADDRESS 0x210
/* Register: cap_ms_csr.cfg_pll_hbm.cfg_pll_hbm_1_2                        */
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_ADDRESS 0x85
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_BYTE_ADDRESS 0x214
/* Register: cap_ms_csr.cfg_pll_c2p                                        */
#define CAP_MS_CSR_CFG_PLL_C2P_ADDRESS 0x86
#define CAP_MS_CSR_CFG_PLL_C2P_BYTE_ADDRESS 0x218
/* Register: cap_ms_csr.cfg_clk                                            */
#define CAP_MS_CSR_CFG_CLK_ADDRESS 0x87
#define CAP_MS_CSR_CFG_CLK_BYTE_ADDRESS 0x21c
/* Register: cap_ms_csr.sta_pll_cfg                                        */
#define CAP_MS_CSR_STA_PLL_CFG_ADDRESS 0x88
#define CAP_MS_CSR_STA_PLL_CFG_BYTE_ADDRESS 0x220
/* Register: cap_ms_csr.spare                                              */
#define CAP_MS_CSR_SPARE_ADDRESS 0x89
#define CAP_MS_CSR_SPARE_BYTE_ADDRESS 0x224
/* Register: cap_ms_csr.cfg_rei                                            */
#define CAP_MS_CSR_CFG_REI_ADDRESS 0x8a
#define CAP_MS_CSR_CFG_REI_BYTE_ADDRESS 0x228
/* Register: cap_ms_csr.sta_rei                                            */
#define CAP_MS_CSR_STA_REI_ADDRESS 0x8b
#define CAP_MS_CSR_STA_REI_BYTE_ADDRESS 0x22c
/* Register: cap_ms_csr.cfg_sbus_result                                    */
#define CAP_MS_CSR_CFG_SBUS_RESULT_ADDRESS 0x8c
#define CAP_MS_CSR_CFG_SBUS_RESULT_BYTE_ADDRESS 0x230
/* Register: cap_ms_csr.cfg_sbus_indir                                     */
#define CAP_MS_CSR_CFG_SBUS_INDIR_ADDRESS 0x8d
#define CAP_MS_CSR_CFG_SBUS_INDIR_BYTE_ADDRESS 0x234
/* Memory: cap_ms_csr.dhs_sbus_indir                                       */
#define CAP_MS_CSR_DHS_SBUS_INDIR_ADDRESS 0x8e
#define CAP_MS_CSR_DHS_SBUS_INDIR_BYTE_ADDRESS 0x238
/* Register: cap_ms_csr.dhs_sbus_indir.entry                               */
#define CAP_MS_CSR_DHS_SBUS_INDIR_ENTRY_ADDRESS 0x8e
#define CAP_MS_CSR_DHS_SBUS_INDIR_ENTRY_BYTE_ADDRESS 0x238
/* Register: cap_ms_csr.sta_sbus_indir                                     */
#define CAP_MS_CSR_STA_SBUS_INDIR_ADDRESS 0x8f
#define CAP_MS_CSR_STA_SBUS_INDIR_BYTE_ADDRESS 0x23c
/* Wide Register: cap_ms_csr.spico                                         */
#define CAP_MS_CSR_SPICO_ADDRESS 0x90
#define CAP_MS_CSR_SPICO_BYTE_ADDRESS 0x240
/* Register: cap_ms_csr.spico.spico_0_2                                    */
#define CAP_MS_CSR_SPICO_SPICO_0_2_ADDRESS 0x90
#define CAP_MS_CSR_SPICO_SPICO_0_2_BYTE_ADDRESS 0x240
/* Register: cap_ms_csr.spico.spico_1_2                                    */
#define CAP_MS_CSR_SPICO_SPICO_1_2_ADDRESS 0x91
#define CAP_MS_CSR_SPICO_SPICO_1_2_BYTE_ADDRESS 0x244
/* Register: cap_ms_csr.pads                                               */
#define CAP_MS_CSR_PADS_ADDRESS 0x92
#define CAP_MS_CSR_PADS_BYTE_ADDRESS 0x248
/* Wide Register: cap_ms_csr.ms                                            */
#define CAP_MS_CSR_MS_ADDRESS 0x94
#define CAP_MS_CSR_MS_BYTE_ADDRESS 0x250
/* Register: cap_ms_csr.ms.ms_0_2                                          */
#define CAP_MS_CSR_MS_MS_0_2_ADDRESS 0x94
#define CAP_MS_CSR_MS_MS_0_2_BYTE_ADDRESS 0x250
/* Register: cap_ms_csr.ms.ms_1_2                                          */
#define CAP_MS_CSR_MS_MS_1_2_ADDRESS 0x95
#define CAP_MS_CSR_MS_MS_1_2_BYTE_ADDRESS 0x254
/* Register: cap_ms_csr.cfg_ms                                             */
#define CAP_MS_CSR_CFG_MS_ADDRESS 0x96
#define CAP_MS_CSR_CFG_MS_BYTE_ADDRESS 0x258
/* Wide Register: cap_ms_csr.ms_a61                                        */
#define CAP_MS_CSR_MS_A61_ADDRESS 0x98
#define CAP_MS_CSR_MS_A61_BYTE_ADDRESS 0x260
/* Register: cap_ms_csr.ms_a61.ms_a61_0_4                                  */
#define CAP_MS_CSR_MS_A61_MS_A61_0_4_ADDRESS 0x98
#define CAP_MS_CSR_MS_A61_MS_A61_0_4_BYTE_ADDRESS 0x260
/* Register: cap_ms_csr.ms_a61.ms_a61_1_4                                  */
#define CAP_MS_CSR_MS_A61_MS_A61_1_4_ADDRESS 0x99
#define CAP_MS_CSR_MS_A61_MS_A61_1_4_BYTE_ADDRESS 0x264
/* Register: cap_ms_csr.ms_a61.ms_a61_2_4                                  */
#define CAP_MS_CSR_MS_A61_MS_A61_2_4_ADDRESS 0x9a
#define CAP_MS_CSR_MS_A61_MS_A61_2_4_BYTE_ADDRESS 0x268
/* Register: cap_ms_csr.ms_a61.ms_a61_3_4                                  */
#define CAP_MS_CSR_MS_A61_MS_A61_3_4_ADDRESS 0x9b
#define CAP_MS_CSR_MS_A61_MS_A61_3_4_BYTE_ADDRESS 0x26c
/* Wide Register: cap_ms_csr.ms_addr_filter                                */
#define CAP_MS_CSR_MS_ADDR_FILTER_ADDRESS 0xa0
#define CAP_MS_CSR_MS_ADDR_FILTER_BYTE_ADDRESS 0x280
/* Register: cap_ms_csr.ms_addr_filter.ms_addr_filter_0_5                  */
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_ADDRESS 0xa0
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_BYTE_ADDRESS 0x280
/* Register: cap_ms_csr.ms_addr_filter.ms_addr_filter_1_5                  */
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_ADDRESS 0xa1
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_BYTE_ADDRESS 0x284
/* Register: cap_ms_csr.ms_addr_filter.ms_addr_filter_2_5                  */
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_ADDRESS 0xa2
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_BYTE_ADDRESS 0x288
/* Register: cap_ms_csr.ms_addr_filter.ms_addr_filter_3_5                  */
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_ADDRESS 0xa3
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_BYTE_ADDRESS 0x28c
/* Register: cap_ms_csr.ms_addr_filter.ms_addr_filter_4_5                  */
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_ADDRESS 0xa4
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_BYTE_ADDRESS 0x290
/* Wide Register: cap_ms_csr.ms_security_filter                            */
#define CAP_MS_CSR_MS_SECURITY_FILTER_ADDRESS 0xa8
#define CAP_MS_CSR_MS_SECURITY_FILTER_BYTE_ADDRESS 0x2a0
/* Register: cap_ms_csr.ms_security_filter.ms_security_filter_0_5          */
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_ADDRESS 0xa8
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_BYTE_ADDRESS 0x2a0
/* Register: cap_ms_csr.ms_security_filter.ms_security_filter_1_5          */
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_ADDRESS 0xa9
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_BYTE_ADDRESS 0x2a4
/* Register: cap_ms_csr.ms_security_filter.ms_security_filter_2_5          */
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_ADDRESS 0xaa
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_BYTE_ADDRESS 0x2a8
/* Register: cap_ms_csr.ms_security_filter.ms_security_filter_3_5          */
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_ADDRESS 0xab
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_BYTE_ADDRESS 0x2ac
/* Register: cap_ms_csr.ms_security_filter.ms_security_filter_4_5          */
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_ADDRESS 0xac
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_BYTE_ADDRESS 0x2b0
/* Wide Register: cap_ms_csr.ms_prp                                        */
#define CAP_MS_CSR_MS_PRP_ADDRESS 0xc0
#define CAP_MS_CSR_MS_PRP_BYTE_ADDRESS 0x300
/* Register: cap_ms_csr.ms_prp.ms_prp_0_53                                 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_0_53_ADDRESS 0xc0
#define CAP_MS_CSR_MS_PRP_MS_PRP_0_53_BYTE_ADDRESS 0x300
/* Register: cap_ms_csr.ms_prp.ms_prp_1_53                                 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_1_53_ADDRESS 0xc1
#define CAP_MS_CSR_MS_PRP_MS_PRP_1_53_BYTE_ADDRESS 0x304
/* Register: cap_ms_csr.ms_prp.ms_prp_2_53                                 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_2_53_ADDRESS 0xc2
#define CAP_MS_CSR_MS_PRP_MS_PRP_2_53_BYTE_ADDRESS 0x308
/* Register: cap_ms_csr.ms_prp.ms_prp_3_53                                 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_ADDRESS 0xc3
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_BYTE_ADDRESS 0x30c
/* Register: cap_ms_csr.ms_prp.ms_prp_4_53                                 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_ADDRESS 0xc4
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_BYTE_ADDRESS 0x310
/* Register: cap_ms_csr.ms_prp.ms_prp_5_53                                 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_ADDRESS 0xc5
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_BYTE_ADDRESS 0x314
/* Register: cap_ms_csr.ms_prp.ms_prp_6_53                                 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_ADDRESS 0xc6
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_BYTE_ADDRESS 0x318
/* Register: cap_ms_csr.ms_prp.ms_prp_7_53                                 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_ADDRESS 0xc7
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_BYTE_ADDRESS 0x31c
/* Register: cap_ms_csr.ms_prp.ms_prp_8_53                                 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_ADDRESS 0xc8
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_BYTE_ADDRESS 0x320
/* Register: cap_ms_csr.ms_prp.ms_prp_9_53                                 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_ADDRESS 0xc9
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_BYTE_ADDRESS 0x324
/* Register: cap_ms_csr.ms_prp.ms_prp_10_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_ADDRESS 0xca
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_BYTE_ADDRESS 0x328
/* Register: cap_ms_csr.ms_prp.ms_prp_11_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_ADDRESS 0xcb
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_BYTE_ADDRESS 0x32c
/* Register: cap_ms_csr.ms_prp.ms_prp_12_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_ADDRESS 0xcc
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_BYTE_ADDRESS 0x330
/* Register: cap_ms_csr.ms_prp.ms_prp_13_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_13_53_ADDRESS 0xcd
#define CAP_MS_CSR_MS_PRP_MS_PRP_13_53_BYTE_ADDRESS 0x334
/* Register: cap_ms_csr.ms_prp.ms_prp_14_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_14_53_ADDRESS 0xce
#define CAP_MS_CSR_MS_PRP_MS_PRP_14_53_BYTE_ADDRESS 0x338
/* Register: cap_ms_csr.ms_prp.ms_prp_15_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_15_53_ADDRESS 0xcf
#define CAP_MS_CSR_MS_PRP_MS_PRP_15_53_BYTE_ADDRESS 0x33c
/* Register: cap_ms_csr.ms_prp.ms_prp_16_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_ADDRESS 0xd0
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_BYTE_ADDRESS 0x340
/* Register: cap_ms_csr.ms_prp.ms_prp_17_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_ADDRESS 0xd1
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_BYTE_ADDRESS 0x344
/* Register: cap_ms_csr.ms_prp.ms_prp_18_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_ADDRESS 0xd2
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_BYTE_ADDRESS 0x348
/* Register: cap_ms_csr.ms_prp.ms_prp_19_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_ADDRESS 0xd3
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_BYTE_ADDRESS 0x34c
/* Register: cap_ms_csr.ms_prp.ms_prp_20_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_ADDRESS 0xd4
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_BYTE_ADDRESS 0x350
/* Register: cap_ms_csr.ms_prp.ms_prp_21_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_ADDRESS 0xd5
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_BYTE_ADDRESS 0x354
/* Register: cap_ms_csr.ms_prp.ms_prp_22_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_ADDRESS 0xd6
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_BYTE_ADDRESS 0x358
/* Register: cap_ms_csr.ms_prp.ms_prp_23_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_ADDRESS 0xd7
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_BYTE_ADDRESS 0x35c
/* Register: cap_ms_csr.ms_prp.ms_prp_24_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_ADDRESS 0xd8
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_BYTE_ADDRESS 0x360
/* Register: cap_ms_csr.ms_prp.ms_prp_25_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_ADDRESS 0xd9
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_BYTE_ADDRESS 0x364
/* Register: cap_ms_csr.ms_prp.ms_prp_26_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_26_53_ADDRESS 0xda
#define CAP_MS_CSR_MS_PRP_MS_PRP_26_53_BYTE_ADDRESS 0x368
/* Register: cap_ms_csr.ms_prp.ms_prp_27_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_27_53_ADDRESS 0xdb
#define CAP_MS_CSR_MS_PRP_MS_PRP_27_53_BYTE_ADDRESS 0x36c
/* Register: cap_ms_csr.ms_prp.ms_prp_28_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_28_53_ADDRESS 0xdc
#define CAP_MS_CSR_MS_PRP_MS_PRP_28_53_BYTE_ADDRESS 0x370
/* Register: cap_ms_csr.ms_prp.ms_prp_29_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_ADDRESS 0xdd
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_BYTE_ADDRESS 0x374
/* Register: cap_ms_csr.ms_prp.ms_prp_30_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_ADDRESS 0xde
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_BYTE_ADDRESS 0x378
/* Register: cap_ms_csr.ms_prp.ms_prp_31_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_ADDRESS 0xdf
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_BYTE_ADDRESS 0x37c
/* Register: cap_ms_csr.ms_prp.ms_prp_32_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_ADDRESS 0xe0
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_BYTE_ADDRESS 0x380
/* Register: cap_ms_csr.ms_prp.ms_prp_33_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_ADDRESS 0xe1
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_BYTE_ADDRESS 0x384
/* Register: cap_ms_csr.ms_prp.ms_prp_34_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_ADDRESS 0xe2
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_BYTE_ADDRESS 0x388
/* Register: cap_ms_csr.ms_prp.ms_prp_35_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_ADDRESS 0xe3
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_BYTE_ADDRESS 0x38c
/* Register: cap_ms_csr.ms_prp.ms_prp_36_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_ADDRESS 0xe4
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_BYTE_ADDRESS 0x390
/* Register: cap_ms_csr.ms_prp.ms_prp_37_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_ADDRESS 0xe5
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_BYTE_ADDRESS 0x394
/* Register: cap_ms_csr.ms_prp.ms_prp_38_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_ADDRESS 0xe6
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_BYTE_ADDRESS 0x398
/* Register: cap_ms_csr.ms_prp.ms_prp_39_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_ADDRESS 0xe7
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_BYTE_ADDRESS 0x39c
/* Register: cap_ms_csr.ms_prp.ms_prp_40_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_ADDRESS 0xe8
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_BYTE_ADDRESS 0x3a0
/* Register: cap_ms_csr.ms_prp.ms_prp_41_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_ADDRESS 0xe9
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_BYTE_ADDRESS 0x3a4
/* Register: cap_ms_csr.ms_prp.ms_prp_42_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_ADDRESS 0xea
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_BYTE_ADDRESS 0x3a8
/* Register: cap_ms_csr.ms_prp.ms_prp_43_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_ADDRESS 0xeb
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_BYTE_ADDRESS 0x3ac
/* Register: cap_ms_csr.ms_prp.ms_prp_44_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_ADDRESS 0xec
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_BYTE_ADDRESS 0x3b0
/* Register: cap_ms_csr.ms_prp.ms_prp_45_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_ADDRESS 0xed
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_BYTE_ADDRESS 0x3b4
/* Register: cap_ms_csr.ms_prp.ms_prp_46_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_ADDRESS 0xee
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_BYTE_ADDRESS 0x3b8
/* Register: cap_ms_csr.ms_prp.ms_prp_47_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_ADDRESS 0xef
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_BYTE_ADDRESS 0x3bc
/* Register: cap_ms_csr.ms_prp.ms_prp_48_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_ADDRESS 0xf0
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_BYTE_ADDRESS 0x3c0
/* Register: cap_ms_csr.ms_prp.ms_prp_49_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_ADDRESS 0xf1
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_BYTE_ADDRESS 0x3c4
/* Register: cap_ms_csr.ms_prp.ms_prp_50_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_ADDRESS 0xf2
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_BYTE_ADDRESS 0x3c8
/* Register: cap_ms_csr.ms_prp.ms_prp_51_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_ADDRESS 0xf3
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_BYTE_ADDRESS 0x3cc
/* Register: cap_ms_csr.ms_prp.ms_prp_52_53                                */
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_ADDRESS 0xf4
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_BYTE_ADDRESS 0x3d0
/* Register: cap_ms_csr.cfg_hbm                                            */
#define CAP_MS_CSR_CFG_HBM_ADDRESS 0x100
#define CAP_MS_CSR_CFG_HBM_BYTE_ADDRESS 0x400
/* Register: cap_ms_csr.cfg_elam_general                                   */
#define CAP_MS_CSR_CFG_ELAM_GENERAL_ADDRESS 0x101
#define CAP_MS_CSR_CFG_ELAM_GENERAL_BYTE_ADDRESS 0x404
/* Wide Memory: cap_ms_csr.dhs_elam_m                                      */
#define CAP_MS_CSR_DHS_ELAM_M_ADDRESS 0x200
#define CAP_MS_CSR_DHS_ELAM_M_BYTE_ADDRESS 0x800
/* Wide Register: cap_ms_csr.dhs_elam_m.entry                              */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ADDRESS 0x200
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_BYTE_ADDRESS 0x800
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ARRAY_COUNT 0x5
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ARRAY_INDEX_MAX 0x4
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_0_32                        */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_ADDRESS 0x200
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0x800
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_1_32                        */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_ADDRESS 0x201
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0x804
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_2_32                        */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_ADDRESS 0x202
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0x808
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_3_32                        */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_ADDRESS 0x203
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0x80c
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_4_32                        */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_ADDRESS 0x204
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0x810
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_5_32                        */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_ADDRESS 0x205
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0x814
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_6_32                        */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_ADDRESS 0x206
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0x818
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_7_32                        */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_ADDRESS 0x207
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0x81c
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_8_32                        */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_ADDRESS 0x208
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0x820
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_9_32                        */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_ADDRESS 0x209
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0x824
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_10_32                       */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_ADDRESS 0x20a
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0x828
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_11_32                       */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_ADDRESS 0x20b
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0x82c
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_12_32                       */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_ADDRESS 0x20c
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0x830
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_13_32                       */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_ADDRESS 0x20d
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0x834
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_14_32                       */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_ADDRESS 0x20e
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0x838
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_15_32                       */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_ADDRESS 0x20f
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0x83c
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_16_32                       */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_ADDRESS 0x210
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0x840
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_17_32                       */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_ADDRESS 0x211
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0x844
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_18_32                       */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_ADDRESS 0x212
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0x848
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_19_32                       */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_ADDRESS 0x213
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0x84c
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_20_32                       */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_ADDRESS 0x214
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0x850
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_21_32                       */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_ADDRESS 0x215
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0x854
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_22_32                       */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_ADDRESS 0x216
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0x858
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_23_32                       */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_ADDRESS 0x217
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0x85c
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_24_32                       */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_ADDRESS 0x218
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0x860
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_25_32                       */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_ADDRESS 0x219
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0x864
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_26_32                       */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_ADDRESS 0x21a
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0x868
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_27_32                       */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_ADDRESS 0x21b
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0x86c
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_28_32                       */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_ADDRESS 0x21c
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0x870
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_29_32                       */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_ADDRESS 0x21d
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0x874
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_30_32                       */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_ADDRESS 0x21e
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0x878
/* Register: cap_ms_csr.dhs_elam_m.entry.entry_31_32                       */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_ADDRESS 0x21f
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0x87c
/* Register: cap_ms_csr.cfg_elam_breakout                                  */
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_ADDRESS 0x300
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_BYTE_ADDRESS 0xc00
/* Memory: cap_ms_csr.dhs_elam_eqt                                         */
#define CAP_MS_CSR_DHS_ELAM_EQT_ADDRESS 0x304
#define CAP_MS_CSR_DHS_ELAM_EQT_BYTE_ADDRESS 0xc10
/* Register: cap_ms_csr.dhs_elam_eqt.entry                                 */
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_ADDRESS 0x304
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_BYTE_ADDRESS 0xc10
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_ARRAY_COUNT 0x4
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_ARRAY_INDEX_MAX 0x3
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_ARRAY_INDEX_MIN 0x0
/* Wide Memory: cap_ms_csr.dhs_elam_branch                                 */
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ADDRESS 0x340
#define CAP_MS_CSR_DHS_ELAM_BRANCH_BYTE_ADDRESS 0xd00
/* Wide Register: cap_ms_csr.dhs_elam_branch.entry                         */
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ADDRESS 0x340
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_BYTE_ADDRESS 0xd00
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ARRAY_COUNT 0x18
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ARRAY_INDEX_MAX 0x17
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_ms_csr.dhs_elam_branch.entry.entry_0_2                    */
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_ADDRESS 0x340
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0xd00
/* Register: cap_ms_csr.dhs_elam_branch.entry.entry_1_2                    */
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_ADDRESS 0x341
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0xd04
/* Register: cap_ms_csr.cfg_elam_control                                   */
#define CAP_MS_CSR_CFG_ELAM_CONTROL_ADDRESS 0x380
#define CAP_MS_CSR_CFG_ELAM_CONTROL_BYTE_ADDRESS 0xe00
/* Register: cap_ms_csr.cfg_elam_ext_trig                                  */
#define CAP_MS_CSR_CFG_ELAM_EXT_TRIG_ADDRESS 0x381
#define CAP_MS_CSR_CFG_ELAM_EXT_TRIG_BYTE_ADDRESS 0xe04
/* Wide Memory: cap_ms_csr.dhs_elam_capture_en                             */
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ADDRESS 0x388
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_BYTE_ADDRESS 0xe20
/* Wide Register: cap_ms_csr.dhs_elam_capture_en.entry                     */
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ADDRESS 0x388
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_BYTE_ADDRESS 0xe20
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ARRAY_COUNT 0x4
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ARRAY_INDEX_MAX 0x3
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_ms_csr.dhs_elam_capture_en.entry.entry_0_2                */
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_ADDRESS 0x388
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0xe20
/* Register: cap_ms_csr.dhs_elam_capture_en.entry.entry_1_2                */
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_ADDRESS 0x389
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0xe24
/* Wide Register: cap_ms_csr.sta_elam                                      */
#define CAP_MS_CSR_STA_ELAM_ADDRESS 0x390
#define CAP_MS_CSR_STA_ELAM_BYTE_ADDRESS 0xe40
/* Register: cap_ms_csr.sta_elam.sta_elam_0_2                              */
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_ADDRESS 0x390
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_BYTE_ADDRESS 0xe40
/* Register: cap_ms_csr.sta_elam.sta_elam_1_2                              */
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_1_2_ADDRESS 0x391
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_1_2_BYTE_ADDRESS 0xe44
/* Register: cap_ms_csr.cfg_arm                                            */
#define CAP_MS_CSR_CFG_ARM_ADDRESS 0x392
#define CAP_MS_CSR_CFG_ARM_BYTE_ADDRESS 0xe48
/* Register: cap_ms_csr.cfg_esec                                           */
#define CAP_MS_CSR_CFG_ESEC_ADDRESS 0x393
#define CAP_MS_CSR_CFG_ESEC_BYTE_ADDRESS 0xe4c
/* Wide Register: cap_ms_csr.cfg_pk_efuse_data                             */
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_ADDRESS 0x394
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_BYTE_ADDRESS 0xe50
/* Register: cap_ms_csr.cfg_pk_efuse_data.cfg_pk_efuse_data_0_4            */
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_0_4_ADDRESS 0x394
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_0_4_BYTE_ADDRESS 0xe50
/* Register: cap_ms_csr.cfg_pk_efuse_data.cfg_pk_efuse_data_1_4            */
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_1_4_ADDRESS 0x395
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_1_4_BYTE_ADDRESS 0xe54
/* Register: cap_ms_csr.cfg_pk_efuse_data.cfg_pk_efuse_data_2_4            */
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_2_4_ADDRESS 0x396
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_2_4_BYTE_ADDRESS 0xe58
/* Register: cap_ms_csr.cfg_pk_efuse_data.cfg_pk_efuse_data_3_4            */
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_3_4_ADDRESS 0x397
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_3_4_BYTE_ADDRESS 0xe5c
/* Register: cap_ms_csr.cfg_pk_sw_efuse                                    */
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_ADDRESS 0x398
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_BYTE_ADDRESS 0xe60
/* Register: cap_ms_csr.cfg_pk_j2c_efuse                                   */
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_ADDRESS 0x399
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_BYTE_ADDRESS 0xe64
/* Register: cap_ms_csr.cfg_pk_efuse_override                              */
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_ADDRESS 0x39a
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_BYTE_ADDRESS 0xe68
/* Wide Register: cap_ms_csr.sta_pk_efuse                                  */
#define CAP_MS_CSR_STA_PK_EFUSE_ADDRESS 0x3a0
#define CAP_MS_CSR_STA_PK_EFUSE_BYTE_ADDRESS 0xe80
/* Register: cap_ms_csr.sta_pk_efuse.sta_pk_efuse_0_5                      */
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_ADDRESS 0x3a0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_BYTE_ADDRESS 0xe80
/* Register: cap_ms_csr.sta_pk_efuse.sta_pk_efuse_1_5                      */
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_1_5_ADDRESS 0x3a1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_1_5_BYTE_ADDRESS 0xe84
/* Register: cap_ms_csr.sta_pk_efuse.sta_pk_efuse_2_5                      */
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_2_5_ADDRESS 0x3a2
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_2_5_BYTE_ADDRESS 0xe88
/* Register: cap_ms_csr.sta_pk_efuse.sta_pk_efuse_3_5                      */
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_3_5_ADDRESS 0x3a3
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_3_5_BYTE_ADDRESS 0xe8c
/* Register: cap_ms_csr.sta_pk_efuse.sta_pk_efuse_4_5                      */
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_4_5_ADDRESS 0x3a4
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_4_5_BYTE_ADDRESS 0xe90
/* Wide Register: cap_ms_csr.sta_pk_efuse_val                              */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_ADDRESS 0x3b0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_BYTE_ADDRESS 0xec0
/* Register: cap_ms_csr.sta_pk_efuse_val.sta_pk_efuse_val_0_16             */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_0_16_ADDRESS 0x3b0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_0_16_BYTE_ADDRESS 0xec0
/* Register: cap_ms_csr.sta_pk_efuse_val.sta_pk_efuse_val_1_16             */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_1_16_ADDRESS 0x3b1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_1_16_BYTE_ADDRESS 0xec4
/* Register: cap_ms_csr.sta_pk_efuse_val.sta_pk_efuse_val_2_16             */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_2_16_ADDRESS 0x3b2
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_2_16_BYTE_ADDRESS 0xec8
/* Register: cap_ms_csr.sta_pk_efuse_val.sta_pk_efuse_val_3_16             */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_3_16_ADDRESS 0x3b3
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_3_16_BYTE_ADDRESS 0xecc
/* Register: cap_ms_csr.sta_pk_efuse_val.sta_pk_efuse_val_4_16             */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_4_16_ADDRESS 0x3b4
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_4_16_BYTE_ADDRESS 0xed0
/* Register: cap_ms_csr.sta_pk_efuse_val.sta_pk_efuse_val_5_16             */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_5_16_ADDRESS 0x3b5
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_5_16_BYTE_ADDRESS 0xed4
/* Register: cap_ms_csr.sta_pk_efuse_val.sta_pk_efuse_val_6_16             */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_6_16_ADDRESS 0x3b6
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_6_16_BYTE_ADDRESS 0xed8
/* Register: cap_ms_csr.sta_pk_efuse_val.sta_pk_efuse_val_7_16             */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_7_16_ADDRESS 0x3b7
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_7_16_BYTE_ADDRESS 0xedc
/* Register: cap_ms_csr.sta_pk_efuse_val.sta_pk_efuse_val_8_16             */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_8_16_ADDRESS 0x3b8
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_8_16_BYTE_ADDRESS 0xee0
/* Register: cap_ms_csr.sta_pk_efuse_val.sta_pk_efuse_val_9_16             */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_9_16_ADDRESS 0x3b9
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_9_16_BYTE_ADDRESS 0xee4
/* Register: cap_ms_csr.sta_pk_efuse_val.sta_pk_efuse_val_10_16            */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_10_16_ADDRESS 0x3ba
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_10_16_BYTE_ADDRESS 0xee8
/* Register: cap_ms_csr.sta_pk_efuse_val.sta_pk_efuse_val_11_16            */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_11_16_ADDRESS 0x3bb
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_11_16_BYTE_ADDRESS 0xeec
/* Register: cap_ms_csr.sta_pk_efuse_val.sta_pk_efuse_val_12_16            */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_12_16_ADDRESS 0x3bc
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_12_16_BYTE_ADDRESS 0xef0
/* Register: cap_ms_csr.sta_pk_efuse_val.sta_pk_efuse_val_13_16            */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_13_16_ADDRESS 0x3bd
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_13_16_BYTE_ADDRESS 0xef4
/* Register: cap_ms_csr.sta_pk_efuse_val.sta_pk_efuse_val_14_16            */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_14_16_ADDRESS 0x3be
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_14_16_BYTE_ADDRESS 0xef8
/* Register: cap_ms_csr.sta_pk_efuse_val.sta_pk_efuse_val_15_16            */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_15_16_ADDRESS 0x3bf
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_15_16_BYTE_ADDRESS 0xefc
/* Register: cap_ms_csr.cfg_ds16_efuse                                     */
#define CAP_MS_CSR_CFG_DS16_EFUSE_ADDRESS 0x3c0
#define CAP_MS_CSR_CFG_DS16_EFUSE_BYTE_ADDRESS 0xf00
/* Wide Register: cap_ms_csr.sta_ds16_efuse                                */
#define CAP_MS_CSR_STA_DS16_EFUSE_ADDRESS 0x3c8
#define CAP_MS_CSR_STA_DS16_EFUSE_BYTE_ADDRESS 0xf20
/* Register: cap_ms_csr.sta_ds16_efuse.sta_ds16_efuse_0_5                  */
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_ADDRESS 0x3c8
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_BYTE_ADDRESS 0xf20
/* Register: cap_ms_csr.sta_ds16_efuse.sta_ds16_efuse_1_5                  */
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_1_5_ADDRESS 0x3c9
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_1_5_BYTE_ADDRESS 0xf24
/* Register: cap_ms_csr.sta_ds16_efuse.sta_ds16_efuse_2_5                  */
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_2_5_ADDRESS 0x3ca
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_2_5_BYTE_ADDRESS 0xf28
/* Register: cap_ms_csr.sta_ds16_efuse.sta_ds16_efuse_3_5                  */
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_3_5_ADDRESS 0x3cb
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_3_5_BYTE_ADDRESS 0xf2c
/* Register: cap_ms_csr.sta_ds16_efuse.sta_ds16_efuse_4_5                  */
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_4_5_ADDRESS 0x3cc
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_4_5_BYTE_ADDRESS 0xf30
/* Wide Register: cap_ms_csr.sta_ds16_die_id                               */
#define CAP_MS_CSR_STA_DS16_DIE_ID_ADDRESS 0x3d0
#define CAP_MS_CSR_STA_DS16_DIE_ID_BYTE_ADDRESS 0xf40
/* Register: cap_ms_csr.sta_ds16_die_id.sta_ds16_die_id_0_4                */
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_0_4_ADDRESS 0x3d0
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_0_4_BYTE_ADDRESS 0xf40
/* Register: cap_ms_csr.sta_ds16_die_id.sta_ds16_die_id_1_4                */
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_1_4_ADDRESS 0x3d1
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_1_4_BYTE_ADDRESS 0xf44
/* Register: cap_ms_csr.sta_ds16_die_id.sta_ds16_die_id_2_4                */
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_2_4_ADDRESS 0x3d2
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_2_4_BYTE_ADDRESS 0xf48
/* Register: cap_ms_csr.sta_ds16_die_id.sta_ds16_die_id_3_4                */
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_3_4_ADDRESS 0x3d3
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_3_4_BYTE_ADDRESS 0xf4c
/* Register: cap_ms_csr.cfg_ecc_disable_qspi_ram                           */
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_ADDRESS 0x3d4
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_BYTE_ADDRESS 0xf50
/* Register: cap_ms_csr.sta_ecc_qspi_ram                                   */
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_ADDRESS 0x3d5
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_BYTE_ADDRESS 0xf54
/* Register: cap_ms_csr.cfg_qspi                                           */
#define CAP_MS_CSR_CFG_QSPI_ADDRESS 0x3d6
#define CAP_MS_CSR_CFG_QSPI_BYTE_ADDRESS 0xf58
/* Register: cap_ms_csr.cfg_bist_ssram                                     */
#define CAP_MS_CSR_CFG_BIST_SSRAM_ADDRESS 0x3d7
#define CAP_MS_CSR_CFG_BIST_SSRAM_BYTE_ADDRESS 0xf5c
/* Register: cap_ms_csr.sta_bist_ssram                                     */
#define CAP_MS_CSR_STA_BIST_SSRAM_ADDRESS 0x3d8
#define CAP_MS_CSR_STA_BIST_SSRAM_BYTE_ADDRESS 0xf60
/* Register: cap_ms_csr.sta_ecc_bl2_ram                                    */
#define CAP_MS_CSR_STA_ECC_BL2_RAM_ADDRESS 0x3d9
#define CAP_MS_CSR_STA_ECC_BL2_RAM_BYTE_ADDRESS 0xf64
/* Register: cap_ms_csr.cfg_ecc_disable_bl2_ram                            */
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_ADDRESS 0x3da
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_BYTE_ADDRESS 0xf68
/* Register: cap_ms_csr.sta_mem_init_bl2_ram                               */
#define CAP_MS_CSR_STA_MEM_INIT_BL2_RAM_ADDRESS 0x3db
#define CAP_MS_CSR_STA_MEM_INIT_BL2_RAM_BYTE_ADDRESS 0xf6c
/* Register: cap_ms_csr.cfg_ssram                                          */
#define CAP_MS_CSR_CFG_SSRAM_ADDRESS 0x3dc
#define CAP_MS_CSR_CFG_SSRAM_BYTE_ADDRESS 0xf70
/* Register: cap_ms_csr.cfg_c2j_general                                    */
#define CAP_MS_CSR_CFG_C2J_GENERAL_ADDRESS 0x3dd
#define CAP_MS_CSR_CFG_C2J_GENERAL_BYTE_ADDRESS 0xf74
/* Wide Register: cap_ms_csr.cfg_c2j_tms                                   */
#define CAP_MS_CSR_CFG_C2J_TMS_ADDRESS 0x3e0
#define CAP_MS_CSR_CFG_C2J_TMS_BYTE_ADDRESS 0xf80
/* Register: cap_ms_csr.cfg_c2j_tms.cfg_c2j_tms_0_3                        */
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_ADDRESS 0x3e0
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_BYTE_ADDRESS 0xf80
/* Register: cap_ms_csr.cfg_c2j_tms.cfg_c2j_tms_1_3                        */
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_ADDRESS 0x3e1
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_BYTE_ADDRESS 0xf84
/* Register: cap_ms_csr.cfg_c2j_tms.cfg_c2j_tms_2_3                        */
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_ADDRESS 0x3e2
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_BYTE_ADDRESS 0xf88
/* Wide Register: cap_ms_csr.cfg_c2j_tdi                                   */
#define CAP_MS_CSR_CFG_C2J_TDI_ADDRESS 0x3e4
#define CAP_MS_CSR_CFG_C2J_TDI_BYTE_ADDRESS 0xf90
/* Register: cap_ms_csr.cfg_c2j_tdi.cfg_c2j_tdi_0_3                        */
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_ADDRESS 0x3e4
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_BYTE_ADDRESS 0xf90
/* Register: cap_ms_csr.cfg_c2j_tdi.cfg_c2j_tdi_1_3                        */
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_ADDRESS 0x3e5
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_BYTE_ADDRESS 0xf94
/* Register: cap_ms_csr.cfg_c2j_tdi.cfg_c2j_tdi_2_3                        */
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_ADDRESS 0x3e6
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_BYTE_ADDRESS 0xf98
/* Wide Register: cap_ms_csr.sta_c2j_status                                */
#define CAP_MS_CSR_STA_C2J_STATUS_ADDRESS 0x3e8
#define CAP_MS_CSR_STA_C2J_STATUS_BYTE_ADDRESS 0xfa0
/* Register: cap_ms_csr.sta_c2j_status.sta_c2j_status_0_3                  */
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_ADDRESS 0x3e8
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_BYTE_ADDRESS 0xfa0
/* Register: cap_ms_csr.sta_c2j_status.sta_c2j_status_1_3                  */
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_ADDRESS 0x3e9
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_BYTE_ADDRESS 0xfa4
/* Register: cap_ms_csr.sta_c2j_status.sta_c2j_status_2_3                  */
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_ADDRESS 0x3ea
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_BYTE_ADDRESS 0xfa8
/* Register: cap_ms_csr.cfg_mdio_general                                   */
#define CAP_MS_CSR_CFG_MDIO_GENERAL_ADDRESS 0x3ec
#define CAP_MS_CSR_CFG_MDIO_GENERAL_BYTE_ADDRESS 0xfb0
/* Register: cap_ms_csr.cfg_mdio_access                                    */
#define CAP_MS_CSR_CFG_MDIO_ACCESS_ADDRESS 0x3ed
#define CAP_MS_CSR_CFG_MDIO_ACCESS_BYTE_ADDRESS 0xfb4
/* Register: cap_ms_csr.sta_mdio_status                                    */
#define CAP_MS_CSR_STA_MDIO_STATUS_ADDRESS 0x3ee
#define CAP_MS_CSR_STA_MDIO_STATUS_BYTE_ADDRESS 0xfb8
/* Register: cap_ms_csr.sta_tap_chipid                                     */
#define CAP_MS_CSR_STA_TAP_CHIPID_ADDRESS 0x3ef
#define CAP_MS_CSR_STA_TAP_CHIPID_BYTE_ADDRESS 0xfbc
/* Register: cap_ms_csr.cfg_dci                                            */
#define CAP_MS_CSR_CFG_DCI_ADDRESS 0x3f0
#define CAP_MS_CSR_CFG_DCI_BYTE_ADDRESS 0xfc0
/* Register: cap_ms_csr.cfg_ms_dap                                         */
#define CAP_MS_CSR_CFG_MS_DAP_ADDRESS 0x3f1
#define CAP_MS_CSR_CFG_MS_DAP_BYTE_ADDRESS 0xfc4
/* Register: cap_ms_csr.cfg_socket                                         */
#define CAP_MS_CSR_CFG_SOCKET_ADDRESS 0x3f2
#define CAP_MS_CSR_CFG_SOCKET_BYTE_ADDRESS 0xfc8
/* Register: cap_ms_csr.cfg_msem                                           */
#define CAP_MS_CSR_CFG_MSEM_ADDRESS 0x3f3
#define CAP_MS_CSR_CFG_MSEM_BYTE_ADDRESS 0xfcc
/* Register: cap_ms_csr.cfg_cache_esec                                     */
#define CAP_MS_CSR_CFG_CACHE_ESEC_ADDRESS 0x3f4
#define CAP_MS_CSR_CFG_CACHE_ESEC_BYTE_ADDRESS 0xfd0
/* Register: cap_ms_csr.cfg_uid2sid                                        */
#define CAP_MS_CSR_CFG_UID2SID_ADDRESS 0x3f5
#define CAP_MS_CSR_CFG_UID2SID_BYTE_ADDRESS 0xfd4
/* Register: cap_ms_csr.cfg_sid2uid                                        */
#define CAP_MS_CSR_CFG_SID2UID_ADDRESS 0x3f6
#define CAP_MS_CSR_CFG_SID2UID_BYTE_ADDRESS 0xfd8
/* Register: cap_ms_csr.sta_sid2uid                                        */
#define CAP_MS_CSR_STA_SID2UID_ADDRESS 0x3f7
#define CAP_MS_CSR_STA_SID2UID_BYTE_ADDRESS 0xfdc
/* Wide Register: cap_ms_csr.sta_sid2uid_pending                           */
#define CAP_MS_CSR_STA_SID2UID_PENDING_ADDRESS 0x3f8
#define CAP_MS_CSR_STA_SID2UID_PENDING_BYTE_ADDRESS 0xfe0
/* Register: cap_ms_csr.sta_sid2uid_pending.sta_sid2uid_pending_0_3        */
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_ADDRESS 0x3f8
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_BYTE_ADDRESS 0xfe0
/* Register: cap_ms_csr.sta_sid2uid_pending.sta_sid2uid_pending_1_3        */
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_ADDRESS 0x3f9
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_BYTE_ADDRESS 0xfe4
/* Register: cap_ms_csr.sta_sid2uid_pending.sta_sid2uid_pending_2_3        */
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_ADDRESS 0x3fa
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_BYTE_ADDRESS 0xfe8
/* Register: cap_ms_csr.sta_rst                                            */
#define CAP_MS_CSR_STA_RST_ADDRESS 0x3fc
#define CAP_MS_CSR_STA_RST_BYTE_ADDRESS 0xff0
/* Register: cap_ms_csr.ms_cfg_debug                                       */
#define CAP_MS_CSR_MS_CFG_DEBUG_ADDRESS 0x3fd
#define CAP_MS_CSR_MS_CFG_DEBUG_BYTE_ADDRESS 0xff4
/* Register: cap_ms_csr.cfg_nx_bist                                        */
#define CAP_MS_CSR_CFG_NX_BIST_ADDRESS 0x3fe
#define CAP_MS_CSR_CFG_NX_BIST_BYTE_ADDRESS 0xff8
/* Register: cap_ms_csr.sta_nx_bist                                        */
#define CAP_MS_CSR_STA_NX_BIST_ADDRESS 0x3ff
#define CAP_MS_CSR_STA_NX_BIST_BYTE_ADDRESS 0xffc
/* Wide Register: cap_ms_csr.ms_axi                                        */
#define CAP_MS_CSR_MS_AXI_ADDRESS 0x400
#define CAP_MS_CSR_MS_AXI_BYTE_ADDRESS 0x1000
/* Register: cap_ms_csr.ms_axi.ms_axi_0_16                                 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_0_16_ADDRESS 0x400
#define CAP_MS_CSR_MS_AXI_MS_AXI_0_16_BYTE_ADDRESS 0x1000
/* Register: cap_ms_csr.ms_axi.ms_axi_1_16                                 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_1_16_ADDRESS 0x401
#define CAP_MS_CSR_MS_AXI_MS_AXI_1_16_BYTE_ADDRESS 0x1004
/* Register: cap_ms_csr.ms_axi.ms_axi_2_16                                 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_2_16_ADDRESS 0x402
#define CAP_MS_CSR_MS_AXI_MS_AXI_2_16_BYTE_ADDRESS 0x1008
/* Register: cap_ms_csr.ms_axi.ms_axi_3_16                                 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_3_16_ADDRESS 0x403
#define CAP_MS_CSR_MS_AXI_MS_AXI_3_16_BYTE_ADDRESS 0x100c
/* Register: cap_ms_csr.ms_axi.ms_axi_4_16                                 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_4_16_ADDRESS 0x404
#define CAP_MS_CSR_MS_AXI_MS_AXI_4_16_BYTE_ADDRESS 0x1010
/* Register: cap_ms_csr.ms_axi.ms_axi_5_16                                 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_5_16_ADDRESS 0x405
#define CAP_MS_CSR_MS_AXI_MS_AXI_5_16_BYTE_ADDRESS 0x1014
/* Register: cap_ms_csr.ms_axi.ms_axi_6_16                                 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_6_16_ADDRESS 0x406
#define CAP_MS_CSR_MS_AXI_MS_AXI_6_16_BYTE_ADDRESS 0x1018
/* Register: cap_ms_csr.ms_axi.ms_axi_7_16                                 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_7_16_ADDRESS 0x407
#define CAP_MS_CSR_MS_AXI_MS_AXI_7_16_BYTE_ADDRESS 0x101c
/* Register: cap_ms_csr.ms_axi.ms_axi_8_16                                 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_8_16_ADDRESS 0x408
#define CAP_MS_CSR_MS_AXI_MS_AXI_8_16_BYTE_ADDRESS 0x1020
/* Register: cap_ms_csr.ms_axi.ms_axi_9_16                                 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_9_16_ADDRESS 0x409
#define CAP_MS_CSR_MS_AXI_MS_AXI_9_16_BYTE_ADDRESS 0x1024
/* Register: cap_ms_csr.ms_axi.ms_axi_10_16                                */
#define CAP_MS_CSR_MS_AXI_MS_AXI_10_16_ADDRESS 0x40a
#define CAP_MS_CSR_MS_AXI_MS_AXI_10_16_BYTE_ADDRESS 0x1028
/* Register: cap_ms_csr.ms_axi.ms_axi_11_16                                */
#define CAP_MS_CSR_MS_AXI_MS_AXI_11_16_ADDRESS 0x40b
#define CAP_MS_CSR_MS_AXI_MS_AXI_11_16_BYTE_ADDRESS 0x102c
/* Register: cap_ms_csr.ms_axi.ms_axi_12_16                                */
#define CAP_MS_CSR_MS_AXI_MS_AXI_12_16_ADDRESS 0x40c
#define CAP_MS_CSR_MS_AXI_MS_AXI_12_16_BYTE_ADDRESS 0x1030
/* Register: cap_ms_csr.ms_axi.ms_axi_13_16                                */
#define CAP_MS_CSR_MS_AXI_MS_AXI_13_16_ADDRESS 0x40d
#define CAP_MS_CSR_MS_AXI_MS_AXI_13_16_BYTE_ADDRESS 0x1034
/* Register: cap_ms_csr.ms_axi.ms_axi_14_16                                */
#define CAP_MS_CSR_MS_AXI_MS_AXI_14_16_ADDRESS 0x40e
#define CAP_MS_CSR_MS_AXI_MS_AXI_14_16_BYTE_ADDRESS 0x1038
/* Register: cap_ms_csr.ms_axi.ms_axi_15_16                                */
#define CAP_MS_CSR_MS_AXI_MS_AXI_15_16_ADDRESS 0x40f
#define CAP_MS_CSR_MS_AXI_MS_AXI_15_16_BYTE_ADDRESS 0x103c
/* Register: cap_ms_csr.csr_intr                                           */
#define CAP_MS_CSR_CSR_INTR_ADDRESS 0x410
#define CAP_MS_CSR_CSR_INTR_BYTE_ADDRESS 0x1040
/* Group: cap_ms_csr.int_groups                                            */
#define CAP_MS_CSR_INT_GROUPS_ADDRESS 0x414
#define CAP_MS_CSR_INT_GROUPS_BYTE_ADDRESS 0x1050
/* Register: cap_ms_csr.int_groups.intreg                                  */
#define CAP_MS_CSR_INT_GROUPS_INTREG_ADDRESS 0x414
#define CAP_MS_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0x1050
/* Register: cap_ms_csr.int_groups.int_enable_rw_reg                       */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x415
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x1054
/* Register: cap_ms_csr.int_groups.int_rw_reg                              */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0x416
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x1058
/* Group: cap_ms_csr.int_ms                                                */
#define CAP_MS_CSR_INT_MS_ADDRESS 0x418
#define CAP_MS_CSR_INT_MS_BYTE_ADDRESS 0x1060
/* Register: cap_ms_csr.int_ms.intreg                                      */
#define CAP_MS_CSR_INT_MS_INTREG_ADDRESS 0x418
#define CAP_MS_CSR_INT_MS_INTREG_BYTE_ADDRESS 0x1060
/* Register: cap_ms_csr.int_ms.int_test_set                                */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_ADDRESS 0x419
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_BYTE_ADDRESS 0x1064
/* Register: cap_ms_csr.int_ms.int_enable_set                              */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_ADDRESS 0x41a
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_BYTE_ADDRESS 0x1068
/* Register: cap_ms_csr.int_ms.int_enable_clear                            */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_ADDRESS 0x41b
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x106c
/* Group: cap_ms_csr.int_misc                                              */
#define CAP_MS_CSR_INT_MISC_ADDRESS 0x41c
#define CAP_MS_CSR_INT_MISC_BYTE_ADDRESS 0x1070
/* Register: cap_ms_csr.int_misc.intreg                                    */
#define CAP_MS_CSR_INT_MISC_INTREG_ADDRESS 0x41c
#define CAP_MS_CSR_INT_MISC_INTREG_BYTE_ADDRESS 0x1070
/* Register: cap_ms_csr.int_misc.int_test_set                              */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_ADDRESS 0x41d
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_BYTE_ADDRESS 0x1074
/* Register: cap_ms_csr.int_misc.int_enable_set                            */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_ADDRESS 0x41e
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_BYTE_ADDRESS 0x1078
/* Register: cap_ms_csr.int_misc.int_enable_clear                          */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_ADDRESS 0x41f
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x107c
/* Group: cap_ms_csr.int_esecure                                           */
#define CAP_MS_CSR_INT_ESECURE_ADDRESS 0x420
#define CAP_MS_CSR_INT_ESECURE_BYTE_ADDRESS 0x1080
/* Register: cap_ms_csr.int_esecure.intreg                                 */
#define CAP_MS_CSR_INT_ESECURE_INTREG_ADDRESS 0x420
#define CAP_MS_CSR_INT_ESECURE_INTREG_BYTE_ADDRESS 0x1080
/* Register: cap_ms_csr.int_esecure.int_test_set                           */
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_ADDRESS 0x421
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_BYTE_ADDRESS 0x1084
/* Register: cap_ms_csr.int_esecure.int_enable_set                         */
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_ADDRESS 0x422
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_BYTE_ADDRESS 0x1088
/* Register: cap_ms_csr.int_esecure.int_enable_clear                       */
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_ADDRESS 0x423
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x108c
/* Group: cap_ms_csr.int_prp1                                              */
#define CAP_MS_CSR_INT_PRP1_ADDRESS 0x424
#define CAP_MS_CSR_INT_PRP1_BYTE_ADDRESS 0x1090
/* Register: cap_ms_csr.int_prp1.intreg                                    */
#define CAP_MS_CSR_INT_PRP1_INTREG_ADDRESS 0x424
#define CAP_MS_CSR_INT_PRP1_INTREG_BYTE_ADDRESS 0x1090
/* Register: cap_ms_csr.int_prp1.int_test_set                              */
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_ADDRESS 0x425
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_ADDRESS 0x1094
/* Register: cap_ms_csr.int_prp1.int_enable_set                            */
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_ADDRESS 0x426
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_ADDRESS 0x1098
/* Register: cap_ms_csr.int_prp1.int_enable_clear                          */
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_ADDRESS 0x427
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x109c
/* Group: cap_ms_csr.int_prp2                                              */
#define CAP_MS_CSR_INT_PRP2_ADDRESS 0x428
#define CAP_MS_CSR_INT_PRP2_BYTE_ADDRESS 0x10a0
/* Register: cap_ms_csr.int_prp2.intreg                                    */
#define CAP_MS_CSR_INT_PRP2_INTREG_ADDRESS 0x428
#define CAP_MS_CSR_INT_PRP2_INTREG_BYTE_ADDRESS 0x10a0
/* Register: cap_ms_csr.int_prp2.int_test_set                              */
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_ADDRESS 0x429
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_ADDRESS 0x10a4
/* Register: cap_ms_csr.int_prp2.int_enable_set                            */
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_ADDRESS 0x42a
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_ADDRESS 0x10a8
/* Register: cap_ms_csr.int_prp2.int_enable_clear                          */
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_ADDRESS 0x42b
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x10ac
/* Group: cap_ms_csr.int_prp3                                              */
#define CAP_MS_CSR_INT_PRP3_ADDRESS 0x42c
#define CAP_MS_CSR_INT_PRP3_BYTE_ADDRESS 0x10b0
/* Register: cap_ms_csr.int_prp3.intreg                                    */
#define CAP_MS_CSR_INT_PRP3_INTREG_ADDRESS 0x42c
#define CAP_MS_CSR_INT_PRP3_INTREG_BYTE_ADDRESS 0x10b0
/* Register: cap_ms_csr.int_prp3.int_test_set                              */
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_ADDRESS 0x42d
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_ADDRESS 0x10b4
/* Register: cap_ms_csr.int_prp3.int_enable_set                            */
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_ADDRESS 0x42e
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_ADDRESS 0x10b8
/* Register: cap_ms_csr.int_prp3.int_enable_clear                          */
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_ADDRESS 0x42f
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x10bc
/* Group: cap_ms_csr.int_prp4                                              */
#define CAP_MS_CSR_INT_PRP4_ADDRESS 0x430
#define CAP_MS_CSR_INT_PRP4_BYTE_ADDRESS 0x10c0
/* Register: cap_ms_csr.int_prp4.intreg                                    */
#define CAP_MS_CSR_INT_PRP4_INTREG_ADDRESS 0x430
#define CAP_MS_CSR_INT_PRP4_INTREG_BYTE_ADDRESS 0x10c0
/* Register: cap_ms_csr.int_prp4.int_test_set                              */
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_ADDRESS 0x431
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_ADDRESS 0x10c4
/* Register: cap_ms_csr.int_prp4.int_enable_set                            */
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_ADDRESS 0x432
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_ADDRESS 0x10c8
/* Register: cap_ms_csr.int_prp4.int_enable_clear                          */
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_ADDRESS 0x433
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x10cc
/* Group: cap_ms_csr.int_prp5                                              */
#define CAP_MS_CSR_INT_PRP5_ADDRESS 0x434
#define CAP_MS_CSR_INT_PRP5_BYTE_ADDRESS 0x10d0
/* Register: cap_ms_csr.int_prp5.intreg                                    */
#define CAP_MS_CSR_INT_PRP5_INTREG_ADDRESS 0x434
#define CAP_MS_CSR_INT_PRP5_INTREG_BYTE_ADDRESS 0x10d0
/* Register: cap_ms_csr.int_prp5.int_test_set                              */
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_ADDRESS 0x435
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_ADDRESS 0x10d4
/* Register: cap_ms_csr.int_prp5.int_enable_set                            */
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_ADDRESS 0x436
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_ADDRESS 0x10d8
/* Register: cap_ms_csr.int_prp5.int_enable_clear                          */
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_ADDRESS 0x437
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x10dc
/* Group: cap_ms_csr.int_gic0                                              */
#define CAP_MS_CSR_INT_GIC0_ADDRESS 0x438
#define CAP_MS_CSR_INT_GIC0_BYTE_ADDRESS 0x10e0
/* Register: cap_ms_csr.int_gic0.intreg                                    */
#define CAP_MS_CSR_INT_GIC0_INTREG_ADDRESS 0x438
#define CAP_MS_CSR_INT_GIC0_INTREG_BYTE_ADDRESS 0x10e0
/* Register: cap_ms_csr.int_gic0.int_test_set                              */
#define CAP_MS_CSR_INT_GIC0_INT_TEST_SET_ADDRESS 0x439
#define CAP_MS_CSR_INT_GIC0_INT_TEST_SET_BYTE_ADDRESS 0x10e4
/* Register: cap_ms_csr.int_gic0.int_enable_set                            */
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_SET_ADDRESS 0x43a
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_SET_BYTE_ADDRESS 0x10e8
/* Register: cap_ms_csr.int_gic0.int_enable_clear                          */
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_CLEAR_ADDRESS 0x43b
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x10ec
/* Group: cap_ms_csr.int_gic1                                              */
#define CAP_MS_CSR_INT_GIC1_ADDRESS 0x43c
#define CAP_MS_CSR_INT_GIC1_BYTE_ADDRESS 0x10f0
/* Register: cap_ms_csr.int_gic1.intreg                                    */
#define CAP_MS_CSR_INT_GIC1_INTREG_ADDRESS 0x43c
#define CAP_MS_CSR_INT_GIC1_INTREG_BYTE_ADDRESS 0x10f0
/* Register: cap_ms_csr.int_gic1.int_test_set                              */
#define CAP_MS_CSR_INT_GIC1_INT_TEST_SET_ADDRESS 0x43d
#define CAP_MS_CSR_INT_GIC1_INT_TEST_SET_BYTE_ADDRESS 0x10f4
/* Register: cap_ms_csr.int_gic1.int_enable_set                            */
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_SET_ADDRESS 0x43e
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_SET_BYTE_ADDRESS 0x10f8
/* Register: cap_ms_csr.int_gic1.int_enable_clear                          */
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_CLEAR_ADDRESS 0x43f
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x10fc
/* Group: cap_ms_csr.int_gic2                                              */
#define CAP_MS_CSR_INT_GIC2_ADDRESS 0x440
#define CAP_MS_CSR_INT_GIC2_BYTE_ADDRESS 0x1100
/* Register: cap_ms_csr.int_gic2.intreg                                    */
#define CAP_MS_CSR_INT_GIC2_INTREG_ADDRESS 0x440
#define CAP_MS_CSR_INT_GIC2_INTREG_BYTE_ADDRESS 0x1100
/* Register: cap_ms_csr.int_gic2.int_test_set                              */
#define CAP_MS_CSR_INT_GIC2_INT_TEST_SET_ADDRESS 0x441
#define CAP_MS_CSR_INT_GIC2_INT_TEST_SET_BYTE_ADDRESS 0x1104
/* Register: cap_ms_csr.int_gic2.int_enable_set                            */
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_SET_ADDRESS 0x442
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_SET_BYTE_ADDRESS 0x1108
/* Register: cap_ms_csr.int_gic2.int_enable_clear                          */
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_CLEAR_ADDRESS 0x443
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x110c
/* Group: cap_ms_csr.int_gic3                                              */
#define CAP_MS_CSR_INT_GIC3_ADDRESS 0x444
#define CAP_MS_CSR_INT_GIC3_BYTE_ADDRESS 0x1110
/* Register: cap_ms_csr.int_gic3.intreg                                    */
#define CAP_MS_CSR_INT_GIC3_INTREG_ADDRESS 0x444
#define CAP_MS_CSR_INT_GIC3_INTREG_BYTE_ADDRESS 0x1110
/* Register: cap_ms_csr.int_gic3.int_test_set                              */
#define CAP_MS_CSR_INT_GIC3_INT_TEST_SET_ADDRESS 0x445
#define CAP_MS_CSR_INT_GIC3_INT_TEST_SET_BYTE_ADDRESS 0x1114
/* Register: cap_ms_csr.int_gic3.int_enable_set                            */
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_SET_ADDRESS 0x446
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_SET_BYTE_ADDRESS 0x1118
/* Register: cap_ms_csr.int_gic3.int_enable_clear                          */
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_CLEAR_ADDRESS 0x447
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x111c
/* Group: cap_ms_csr.int_gic4                                              */
#define CAP_MS_CSR_INT_GIC4_ADDRESS 0x448
#define CAP_MS_CSR_INT_GIC4_BYTE_ADDRESS 0x1120
/* Register: cap_ms_csr.int_gic4.intreg                                    */
#define CAP_MS_CSR_INT_GIC4_INTREG_ADDRESS 0x448
#define CAP_MS_CSR_INT_GIC4_INTREG_BYTE_ADDRESS 0x1120
/* Register: cap_ms_csr.int_gic4.int_test_set                              */
#define CAP_MS_CSR_INT_GIC4_INT_TEST_SET_ADDRESS 0x449
#define CAP_MS_CSR_INT_GIC4_INT_TEST_SET_BYTE_ADDRESS 0x1124
/* Register: cap_ms_csr.int_gic4.int_enable_set                            */
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_SET_ADDRESS 0x44a
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_SET_BYTE_ADDRESS 0x1128
/* Register: cap_ms_csr.int_gic4.int_enable_clear                          */
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_CLEAR_ADDRESS 0x44b
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x112c
/* Group: cap_ms_csr.int_gic5                                              */
#define CAP_MS_CSR_INT_GIC5_ADDRESS 0x44c
#define CAP_MS_CSR_INT_GIC5_BYTE_ADDRESS 0x1130
/* Register: cap_ms_csr.int_gic5.intreg                                    */
#define CAP_MS_CSR_INT_GIC5_INTREG_ADDRESS 0x44c
#define CAP_MS_CSR_INT_GIC5_INTREG_BYTE_ADDRESS 0x1130
/* Register: cap_ms_csr.int_gic5.int_test_set                              */
#define CAP_MS_CSR_INT_GIC5_INT_TEST_SET_ADDRESS 0x44d
#define CAP_MS_CSR_INT_GIC5_INT_TEST_SET_BYTE_ADDRESS 0x1134
/* Register: cap_ms_csr.int_gic5.int_enable_set                            */
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_SET_ADDRESS 0x44e
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_SET_BYTE_ADDRESS 0x1138
/* Register: cap_ms_csr.int_gic5.int_enable_clear                          */
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_CLEAR_ADDRESS 0x44f
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x113c
/* Group: cap_ms_csr.int_gic6                                              */
#define CAP_MS_CSR_INT_GIC6_ADDRESS 0x450
#define CAP_MS_CSR_INT_GIC6_BYTE_ADDRESS 0x1140
/* Register: cap_ms_csr.int_gic6.intreg                                    */
#define CAP_MS_CSR_INT_GIC6_INTREG_ADDRESS 0x450
#define CAP_MS_CSR_INT_GIC6_INTREG_BYTE_ADDRESS 0x1140
/* Register: cap_ms_csr.int_gic6.int_test_set                              */
#define CAP_MS_CSR_INT_GIC6_INT_TEST_SET_ADDRESS 0x451
#define CAP_MS_CSR_INT_GIC6_INT_TEST_SET_BYTE_ADDRESS 0x1144
/* Register: cap_ms_csr.int_gic6.int_enable_set                            */
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_SET_ADDRESS 0x452
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_SET_BYTE_ADDRESS 0x1148
/* Register: cap_ms_csr.int_gic6.int_enable_clear                          */
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_CLEAR_ADDRESS 0x453
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x114c
/* Group: cap_ms_csr.int_gic7                                              */
#define CAP_MS_CSR_INT_GIC7_ADDRESS 0x454
#define CAP_MS_CSR_INT_GIC7_BYTE_ADDRESS 0x1150
/* Register: cap_ms_csr.int_gic7.intreg                                    */
#define CAP_MS_CSR_INT_GIC7_INTREG_ADDRESS 0x454
#define CAP_MS_CSR_INT_GIC7_INTREG_BYTE_ADDRESS 0x1150
/* Register: cap_ms_csr.int_gic7.int_test_set                              */
#define CAP_MS_CSR_INT_GIC7_INT_TEST_SET_ADDRESS 0x455
#define CAP_MS_CSR_INT_GIC7_INT_TEST_SET_BYTE_ADDRESS 0x1154
/* Register: cap_ms_csr.int_gic7.int_enable_set                            */
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_SET_ADDRESS 0x456
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_SET_BYTE_ADDRESS 0x1158
/* Register: cap_ms_csr.int_gic7.int_enable_clear                          */
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_CLEAR_ADDRESS 0x457
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x115c
/* Group: cap_ms_csr.int_gic8                                              */
#define CAP_MS_CSR_INT_GIC8_ADDRESS 0x458
#define CAP_MS_CSR_INT_GIC8_BYTE_ADDRESS 0x1160
/* Register: cap_ms_csr.int_gic8.intreg                                    */
#define CAP_MS_CSR_INT_GIC8_INTREG_ADDRESS 0x458
#define CAP_MS_CSR_INT_GIC8_INTREG_BYTE_ADDRESS 0x1160
/* Register: cap_ms_csr.int_gic8.int_test_set                              */
#define CAP_MS_CSR_INT_GIC8_INT_TEST_SET_ADDRESS 0x459
#define CAP_MS_CSR_INT_GIC8_INT_TEST_SET_BYTE_ADDRESS 0x1164
/* Register: cap_ms_csr.int_gic8.int_enable_set                            */
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_SET_ADDRESS 0x45a
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_SET_BYTE_ADDRESS 0x1168
/* Register: cap_ms_csr.int_gic8.int_enable_clear                          */
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_CLEAR_ADDRESS 0x45b
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x116c
/* Group: cap_ms_csr.int_gic9                                              */
#define CAP_MS_CSR_INT_GIC9_ADDRESS 0x45c
#define CAP_MS_CSR_INT_GIC9_BYTE_ADDRESS 0x1170
/* Register: cap_ms_csr.int_gic9.intreg                                    */
#define CAP_MS_CSR_INT_GIC9_INTREG_ADDRESS 0x45c
#define CAP_MS_CSR_INT_GIC9_INTREG_BYTE_ADDRESS 0x1170
/* Register: cap_ms_csr.int_gic9.int_test_set                              */
#define CAP_MS_CSR_INT_GIC9_INT_TEST_SET_ADDRESS 0x45d
#define CAP_MS_CSR_INT_GIC9_INT_TEST_SET_BYTE_ADDRESS 0x1174
/* Register: cap_ms_csr.int_gic9.int_enable_set                            */
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_SET_ADDRESS 0x45e
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_SET_BYTE_ADDRESS 0x1178
/* Register: cap_ms_csr.int_gic9.int_enable_clear                          */
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_CLEAR_ADDRESS 0x45f
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x117c
/* Group: cap_ms_csr.int_gic10                                             */
#define CAP_MS_CSR_INT_GIC10_ADDRESS 0x460
#define CAP_MS_CSR_INT_GIC10_BYTE_ADDRESS 0x1180
/* Register: cap_ms_csr.int_gic10.intreg                                   */
#define CAP_MS_CSR_INT_GIC10_INTREG_ADDRESS 0x460
#define CAP_MS_CSR_INT_GIC10_INTREG_BYTE_ADDRESS 0x1180
/* Register: cap_ms_csr.int_gic10.int_test_set                             */
#define CAP_MS_CSR_INT_GIC10_INT_TEST_SET_ADDRESS 0x461
#define CAP_MS_CSR_INT_GIC10_INT_TEST_SET_BYTE_ADDRESS 0x1184
/* Register: cap_ms_csr.int_gic10.int_enable_set                           */
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_SET_ADDRESS 0x462
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_SET_BYTE_ADDRESS 0x1188
/* Register: cap_ms_csr.int_gic10.int_enable_clear                         */
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_CLEAR_ADDRESS 0x463
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x118c
/* Group: cap_ms_csr.int_gic11                                             */
#define CAP_MS_CSR_INT_GIC11_ADDRESS 0x464
#define CAP_MS_CSR_INT_GIC11_BYTE_ADDRESS 0x1190
/* Register: cap_ms_csr.int_gic11.intreg                                   */
#define CAP_MS_CSR_INT_GIC11_INTREG_ADDRESS 0x464
#define CAP_MS_CSR_INT_GIC11_INTREG_BYTE_ADDRESS 0x1190
/* Register: cap_ms_csr.int_gic11.int_test_set                             */
#define CAP_MS_CSR_INT_GIC11_INT_TEST_SET_ADDRESS 0x465
#define CAP_MS_CSR_INT_GIC11_INT_TEST_SET_BYTE_ADDRESS 0x1194
/* Register: cap_ms_csr.int_gic11.int_enable_set                           */
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_SET_ADDRESS 0x466
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_SET_BYTE_ADDRESS 0x1198
/* Register: cap_ms_csr.int_gic11.int_enable_clear                         */
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_CLEAR_ADDRESS 0x467
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x119c
/* Group: cap_ms_csr.int_gic12                                             */
#define CAP_MS_CSR_INT_GIC12_ADDRESS 0x468
#define CAP_MS_CSR_INT_GIC12_BYTE_ADDRESS 0x11a0
/* Register: cap_ms_csr.int_gic12.intreg                                   */
#define CAP_MS_CSR_INT_GIC12_INTREG_ADDRESS 0x468
#define CAP_MS_CSR_INT_GIC12_INTREG_BYTE_ADDRESS 0x11a0
/* Register: cap_ms_csr.int_gic12.int_test_set                             */
#define CAP_MS_CSR_INT_GIC12_INT_TEST_SET_ADDRESS 0x469
#define CAP_MS_CSR_INT_GIC12_INT_TEST_SET_BYTE_ADDRESS 0x11a4
/* Register: cap_ms_csr.int_gic12.int_enable_set                           */
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_SET_ADDRESS 0x46a
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_SET_BYTE_ADDRESS 0x11a8
/* Register: cap_ms_csr.int_gic12.int_enable_clear                         */
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_CLEAR_ADDRESS 0x46b
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x11ac
/* Group: cap_ms_csr.int_gic13                                             */
#define CAP_MS_CSR_INT_GIC13_ADDRESS 0x46c
#define CAP_MS_CSR_INT_GIC13_BYTE_ADDRESS 0x11b0
/* Register: cap_ms_csr.int_gic13.intreg                                   */
#define CAP_MS_CSR_INT_GIC13_INTREG_ADDRESS 0x46c
#define CAP_MS_CSR_INT_GIC13_INTREG_BYTE_ADDRESS 0x11b0
/* Register: cap_ms_csr.int_gic13.int_test_set                             */
#define CAP_MS_CSR_INT_GIC13_INT_TEST_SET_ADDRESS 0x46d
#define CAP_MS_CSR_INT_GIC13_INT_TEST_SET_BYTE_ADDRESS 0x11b4
/* Register: cap_ms_csr.int_gic13.int_enable_set                           */
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_SET_ADDRESS 0x46e
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_SET_BYTE_ADDRESS 0x11b8
/* Register: cap_ms_csr.int_gic13.int_enable_clear                         */
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_CLEAR_ADDRESS 0x46f
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x11bc
/* Group: cap_ms_csr.int_gic14                                             */
#define CAP_MS_CSR_INT_GIC14_ADDRESS 0x470
#define CAP_MS_CSR_INT_GIC14_BYTE_ADDRESS 0x11c0
/* Register: cap_ms_csr.int_gic14.intreg                                   */
#define CAP_MS_CSR_INT_GIC14_INTREG_ADDRESS 0x470
#define CAP_MS_CSR_INT_GIC14_INTREG_BYTE_ADDRESS 0x11c0
/* Register: cap_ms_csr.int_gic14.int_test_set                             */
#define CAP_MS_CSR_INT_GIC14_INT_TEST_SET_ADDRESS 0x471
#define CAP_MS_CSR_INT_GIC14_INT_TEST_SET_BYTE_ADDRESS 0x11c4
/* Register: cap_ms_csr.int_gic14.int_enable_set                           */
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_SET_ADDRESS 0x472
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_SET_BYTE_ADDRESS 0x11c8
/* Register: cap_ms_csr.int_gic14.int_enable_clear                         */
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_CLEAR_ADDRESS 0x473
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x11cc
/* Group: cap_ms_csr.int_gic15                                             */
#define CAP_MS_CSR_INT_GIC15_ADDRESS 0x474
#define CAP_MS_CSR_INT_GIC15_BYTE_ADDRESS 0x11d0
/* Register: cap_ms_csr.int_gic15.intreg                                   */
#define CAP_MS_CSR_INT_GIC15_INTREG_ADDRESS 0x474
#define CAP_MS_CSR_INT_GIC15_INTREG_BYTE_ADDRESS 0x11d0
/* Register: cap_ms_csr.int_gic15.int_test_set                             */
#define CAP_MS_CSR_INT_GIC15_INT_TEST_SET_ADDRESS 0x475
#define CAP_MS_CSR_INT_GIC15_INT_TEST_SET_BYTE_ADDRESS 0x11d4
/* Register: cap_ms_csr.int_gic15.int_enable_set                           */
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_SET_ADDRESS 0x476
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_SET_BYTE_ADDRESS 0x11d8
/* Register: cap_ms_csr.int_gic15.int_enable_clear                         */
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_CLEAR_ADDRESS 0x477
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x11dc
/* Group: cap_ms_csr.int_gic16                                             */
#define CAP_MS_CSR_INT_GIC16_ADDRESS 0x478
#define CAP_MS_CSR_INT_GIC16_BYTE_ADDRESS 0x11e0
/* Register: cap_ms_csr.int_gic16.intreg                                   */
#define CAP_MS_CSR_INT_GIC16_INTREG_ADDRESS 0x478
#define CAP_MS_CSR_INT_GIC16_INTREG_BYTE_ADDRESS 0x11e0
/* Register: cap_ms_csr.int_gic16.int_test_set                             */
#define CAP_MS_CSR_INT_GIC16_INT_TEST_SET_ADDRESS 0x479
#define CAP_MS_CSR_INT_GIC16_INT_TEST_SET_BYTE_ADDRESS 0x11e4
/* Register: cap_ms_csr.int_gic16.int_enable_set                           */
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_SET_ADDRESS 0x47a
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_SET_BYTE_ADDRESS 0x11e8
/* Register: cap_ms_csr.int_gic16.int_enable_clear                         */
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_CLEAR_ADDRESS 0x47b
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x11ec
/* Group: cap_ms_csr.int_gic17                                             */
#define CAP_MS_CSR_INT_GIC17_ADDRESS 0x47c
#define CAP_MS_CSR_INT_GIC17_BYTE_ADDRESS 0x11f0
/* Register: cap_ms_csr.int_gic17.intreg                                   */
#define CAP_MS_CSR_INT_GIC17_INTREG_ADDRESS 0x47c
#define CAP_MS_CSR_INT_GIC17_INTREG_BYTE_ADDRESS 0x11f0
/* Register: cap_ms_csr.int_gic17.int_test_set                             */
#define CAP_MS_CSR_INT_GIC17_INT_TEST_SET_ADDRESS 0x47d
#define CAP_MS_CSR_INT_GIC17_INT_TEST_SET_BYTE_ADDRESS 0x11f4
/* Register: cap_ms_csr.int_gic17.int_enable_set                           */
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_SET_ADDRESS 0x47e
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_SET_BYTE_ADDRESS 0x11f8
/* Register: cap_ms_csr.int_gic17.int_enable_clear                         */
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_CLEAR_ADDRESS 0x47f
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x11fc
/* Group: cap_ms_csr.int_gic18                                             */
#define CAP_MS_CSR_INT_GIC18_ADDRESS 0x480
#define CAP_MS_CSR_INT_GIC18_BYTE_ADDRESS 0x1200
/* Register: cap_ms_csr.int_gic18.intreg                                   */
#define CAP_MS_CSR_INT_GIC18_INTREG_ADDRESS 0x480
#define CAP_MS_CSR_INT_GIC18_INTREG_BYTE_ADDRESS 0x1200
/* Register: cap_ms_csr.int_gic18.int_test_set                             */
#define CAP_MS_CSR_INT_GIC18_INT_TEST_SET_ADDRESS 0x481
#define CAP_MS_CSR_INT_GIC18_INT_TEST_SET_BYTE_ADDRESS 0x1204
/* Register: cap_ms_csr.int_gic18.int_enable_set                           */
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_SET_ADDRESS 0x482
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_SET_BYTE_ADDRESS 0x1208
/* Register: cap_ms_csr.int_gic18.int_enable_clear                         */
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_CLEAR_ADDRESS 0x483
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x120c
/* Group: cap_ms_csr.int_gic19                                             */
#define CAP_MS_CSR_INT_GIC19_ADDRESS 0x484
#define CAP_MS_CSR_INT_GIC19_BYTE_ADDRESS 0x1210
/* Register: cap_ms_csr.int_gic19.intreg                                   */
#define CAP_MS_CSR_INT_GIC19_INTREG_ADDRESS 0x484
#define CAP_MS_CSR_INT_GIC19_INTREG_BYTE_ADDRESS 0x1210
/* Register: cap_ms_csr.int_gic19.int_test_set                             */
#define CAP_MS_CSR_INT_GIC19_INT_TEST_SET_ADDRESS 0x485
#define CAP_MS_CSR_INT_GIC19_INT_TEST_SET_BYTE_ADDRESS 0x1214
/* Register: cap_ms_csr.int_gic19.int_enable_set                           */
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_SET_ADDRESS 0x486
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_SET_BYTE_ADDRESS 0x1218
/* Register: cap_ms_csr.int_gic19.int_enable_clear                         */
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_CLEAR_ADDRESS 0x487
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x121c
/* Group: cap_ms_csr.int_gic20                                             */
#define CAP_MS_CSR_INT_GIC20_ADDRESS 0x488
#define CAP_MS_CSR_INT_GIC20_BYTE_ADDRESS 0x1220
/* Register: cap_ms_csr.int_gic20.intreg                                   */
#define CAP_MS_CSR_INT_GIC20_INTREG_ADDRESS 0x488
#define CAP_MS_CSR_INT_GIC20_INTREG_BYTE_ADDRESS 0x1220
/* Register: cap_ms_csr.int_gic20.int_test_set                             */
#define CAP_MS_CSR_INT_GIC20_INT_TEST_SET_ADDRESS 0x489
#define CAP_MS_CSR_INT_GIC20_INT_TEST_SET_BYTE_ADDRESS 0x1224
/* Register: cap_ms_csr.int_gic20.int_enable_set                           */
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_SET_ADDRESS 0x48a
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_SET_BYTE_ADDRESS 0x1228
/* Register: cap_ms_csr.int_gic20.int_enable_clear                         */
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_CLEAR_ADDRESS 0x48b
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x122c
/* Group: cap_ms_csr.int_gic21                                             */
#define CAP_MS_CSR_INT_GIC21_ADDRESS 0x48c
#define CAP_MS_CSR_INT_GIC21_BYTE_ADDRESS 0x1230
/* Register: cap_ms_csr.int_gic21.intreg                                   */
#define CAP_MS_CSR_INT_GIC21_INTREG_ADDRESS 0x48c
#define CAP_MS_CSR_INT_GIC21_INTREG_BYTE_ADDRESS 0x1230
/* Register: cap_ms_csr.int_gic21.int_test_set                             */
#define CAP_MS_CSR_INT_GIC21_INT_TEST_SET_ADDRESS 0x48d
#define CAP_MS_CSR_INT_GIC21_INT_TEST_SET_BYTE_ADDRESS 0x1234
/* Register: cap_ms_csr.int_gic21.int_enable_set                           */
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_SET_ADDRESS 0x48e
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_SET_BYTE_ADDRESS 0x1238
/* Register: cap_ms_csr.int_gic21.int_enable_clear                         */
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_CLEAR_ADDRESS 0x48f
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x123c
/* Group: cap_ms_csr.int_gic22                                             */
#define CAP_MS_CSR_INT_GIC22_ADDRESS 0x490
#define CAP_MS_CSR_INT_GIC22_BYTE_ADDRESS 0x1240
/* Register: cap_ms_csr.int_gic22.intreg                                   */
#define CAP_MS_CSR_INT_GIC22_INTREG_ADDRESS 0x490
#define CAP_MS_CSR_INT_GIC22_INTREG_BYTE_ADDRESS 0x1240
/* Register: cap_ms_csr.int_gic22.int_test_set                             */
#define CAP_MS_CSR_INT_GIC22_INT_TEST_SET_ADDRESS 0x491
#define CAP_MS_CSR_INT_GIC22_INT_TEST_SET_BYTE_ADDRESS 0x1244
/* Register: cap_ms_csr.int_gic22.int_enable_set                           */
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_SET_ADDRESS 0x492
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_SET_BYTE_ADDRESS 0x1248
/* Register: cap_ms_csr.int_gic22.int_enable_clear                         */
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_CLEAR_ADDRESS 0x493
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x124c
/* Group: cap_ms_csr.int_gic23                                             */
#define CAP_MS_CSR_INT_GIC23_ADDRESS 0x494
#define CAP_MS_CSR_INT_GIC23_BYTE_ADDRESS 0x1250
/* Register: cap_ms_csr.int_gic23.intreg                                   */
#define CAP_MS_CSR_INT_GIC23_INTREG_ADDRESS 0x494
#define CAP_MS_CSR_INT_GIC23_INTREG_BYTE_ADDRESS 0x1250
/* Register: cap_ms_csr.int_gic23.int_test_set                             */
#define CAP_MS_CSR_INT_GIC23_INT_TEST_SET_ADDRESS 0x495
#define CAP_MS_CSR_INT_GIC23_INT_TEST_SET_BYTE_ADDRESS 0x1254
/* Register: cap_ms_csr.int_gic23.int_enable_set                           */
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_SET_ADDRESS 0x496
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_SET_BYTE_ADDRESS 0x1258
/* Register: cap_ms_csr.int_gic23.int_enable_clear                         */
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_CLEAR_ADDRESS 0x497
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x125c
/* Register: cap_ms_csr.cfg_uid2sidLL                                      */
#define CAP_MS_CSR_CFG_UID2SIDLL_ADDRESS 0x498
#define CAP_MS_CSR_CFG_UID2SIDLL_BYTE_ADDRESS 0x1260
/* Wide Register: cap_ms_csr.cfg_uid2sidLL_hbm_hash_msk_bit0               */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_ADDRESS 0x49a
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_BYTE_ADDRESS 0x1268
/* Register: cap_ms_csr.cfg_uid2sidLL_hbm_hash_msk_bit0.cfg_uid2sidLL_hbm_hash_msk_bit0_0_2 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_ADDRESS 0x49a
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_BYTE_ADDRESS 0x1268
/* Register: cap_ms_csr.cfg_uid2sidLL_hbm_hash_msk_bit0.cfg_uid2sidLL_hbm_hash_msk_bit0_1_2 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_ADDRESS 0x49b
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_BYTE_ADDRESS 0x126c
/* Wide Register: cap_ms_csr.cfg_uid2sidLL_hbm_hash_msk_bit1               */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_ADDRESS 0x49c
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_BYTE_ADDRESS 0x1270
/* Register: cap_ms_csr.cfg_uid2sidLL_hbm_hash_msk_bit1.cfg_uid2sidLL_hbm_hash_msk_bit1_0_2 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_ADDRESS 0x49c
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_BYTE_ADDRESS 0x1270
/* Register: cap_ms_csr.cfg_uid2sidLL_hbm_hash_msk_bit1.cfg_uid2sidLL_hbm_hash_msk_bit1_1_2 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_ADDRESS 0x49d
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_BYTE_ADDRESS 0x1274
/* Wide Register: cap_ms_csr.cfg_uid2sidLL_hbm_hash_msk_bit2               */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_ADDRESS 0x49e
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_BYTE_ADDRESS 0x1278
/* Register: cap_ms_csr.cfg_uid2sidLL_hbm_hash_msk_bit2.cfg_uid2sidLL_hbm_hash_msk_bit2_0_2 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_ADDRESS 0x49e
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_BYTE_ADDRESS 0x1278
/* Register: cap_ms_csr.cfg_uid2sidLL_hbm_hash_msk_bit2.cfg_uid2sidLL_hbm_hash_msk_bit2_1_2 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_ADDRESS 0x49f
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_BYTE_ADDRESS 0x127c
/* Wide Register: cap_ms_csr.cfg_uid2sidLL_hbm_hash_msk_bit3               */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_ADDRESS 0x4a0
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_BYTE_ADDRESS 0x1280
/* Register: cap_ms_csr.cfg_uid2sidLL_hbm_hash_msk_bit3.cfg_uid2sidLL_hbm_hash_msk_bit3_0_2 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_ADDRESS 0x4a0
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_BYTE_ADDRESS 0x1280
/* Register: cap_ms_csr.cfg_uid2sidLL_hbm_hash_msk_bit3.cfg_uid2sidLL_hbm_hash_msk_bit3_1_2 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_ADDRESS 0x4a1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_BYTE_ADDRESS 0x1284
/* Wide Register: cap_ms_csr.cfg_axi_bw_mon                                */
#define CAP_MS_CSR_CFG_AXI_BW_MON_ADDRESS 0x4a2
#define CAP_MS_CSR_CFG_AXI_BW_MON_BYTE_ADDRESS 0x1288
/* Register: cap_ms_csr.cfg_axi_bw_mon.cfg_axi_bw_mon_0_2                  */
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ADDRESS 0x4a2
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_BYTE_ADDRESS 0x1288
/* Register: cap_ms_csr.cfg_axi_bw_mon.cfg_axi_bw_mon_1_2                  */
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_ADDRESS 0x4a3
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_BYTE_ADDRESS 0x128c
/* Register: cap_ms_csr.sta_axi_bw_mon_rd_latency                          */
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_ADDRESS 0x4a4
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_BYTE_ADDRESS 0x1290
/* Register: cap_ms_csr.sta_axi_bw_mon_rd_bandwidth                        */
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_ADDRESS 0x4a5
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_BYTE_ADDRESS 0x1294
/* Register: cap_ms_csr.sta_axi_bw_mon_rd_transactions                     */
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_ADDRESS 0x4a6
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_BYTE_ADDRESS 0x1298
/* Register: cap_ms_csr.cnt_axi_bw_mon_rd                                  */
#define CAP_MS_CSR_CNT_AXI_BW_MON_RD_ADDRESS 0x4a7
#define CAP_MS_CSR_CNT_AXI_BW_MON_RD_BYTE_ADDRESS 0x129c
/* Register: cap_ms_csr.sta_axi_bw_mon_wr_latency                          */
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_ADDRESS 0x4a8
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_BYTE_ADDRESS 0x12a0
/* Register: cap_ms_csr.sta_axi_bw_mon_wr_bandwidth                        */
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_ADDRESS 0x4a9
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_BYTE_ADDRESS 0x12a4
/* Register: cap_ms_csr.sta_axi_bw_mon_wr_transactions                     */
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_ADDRESS 0x4aa
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_BYTE_ADDRESS 0x12a8
/* Register: cap_ms_csr.cnt_axi_bw_mon_wr                                  */
#define CAP_MS_CSR_CNT_AXI_BW_MON_WR_ADDRESS 0x4ab
#define CAP_MS_CSR_CNT_AXI_BW_MON_WR_BYTE_ADDRESS 0x12ac


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: cap_ms_csr                                             */
/* Addressmap template: cap_ms_csr                                         */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 4               */
#define CAP_MS_CSR_SIZE 0x800
#define CAP_MS_CSR_BYTE_SIZE 0x2000
/* Register member: cap_ms_csr.base                                        */
/* Register type referenced: cap_ms_csr::base                              */
/* Register template referenced: cap_ms_csr::base                          */
#define CAP_MS_CSR_BASE_OFFSET 0x0
#define CAP_MS_CSR_BASE_BYTE_OFFSET 0x0
#define CAP_MS_CSR_BASE_READ_ACCESS 1
#define CAP_MS_CSR_BASE_WRITE_ACCESS 1
#define CAP_MS_CSR_BASE_RESET_VALUE 0x00000001
#define CAP_MS_CSR_BASE_RESET_MASK 0xffffffff
#define CAP_MS_CSR_BASE_READ_MASK 0xffffffff
#define CAP_MS_CSR_BASE_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr.rdintr                                      */
/* Register type referenced: cap_ms_csr::rdintr                            */
/* Register template referenced: cap_ms_csr::rdintr                        */
#define CAP_MS_CSR_RDINTR_OFFSET 0x1
#define CAP_MS_CSR_RDINTR_BYTE_OFFSET 0x4
#define CAP_MS_CSR_RDINTR_READ_ACCESS 1
#define CAP_MS_CSR_RDINTR_WRITE_ACCESS 1
#define CAP_MS_CSR_RDINTR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_RDINTR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_RDINTR_READ_MASK 0xffffffff
#define CAP_MS_CSR_RDINTR_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr.sta_chip                                    */
/* Register type referenced: cap_ms_csr::sta_chip                          */
/* Register template referenced: cap_ms_csr::sta_chip                      */
#define CAP_MS_CSR_STA_CHIP_OFFSET 0x2
#define CAP_MS_CSR_STA_CHIP_BYTE_OFFSET 0x8
#define CAP_MS_CSR_STA_CHIP_READ_ACCESS 1
#define CAP_MS_CSR_STA_CHIP_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_CHIP_RESET_VALUE 0x00000000
#define CAP_MS_CSR_STA_CHIP_RESET_MASK 0xffff0000
#define CAP_MS_CSR_STA_CHIP_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_CHIP_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.sta_ver                                     */
/* Register type referenced: cap_ms_csr::sta_ver                           */
/* Register template referenced: cap_ms_csr::sta_ver                       */
#define CAP_MS_CSR_STA_VER_OFFSET 0x3
#define CAP_MS_CSR_STA_VER_BYTE_OFFSET 0xc
#define CAP_MS_CSR_STA_VER_READ_ACCESS 1
#define CAP_MS_CSR_STA_VER_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_VER_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_VER_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.cfg_esec_dma                                */
/* Register type referenced: cap_ms_csr::cfg_esec_dma                      */
/* Register template referenced: cap_ms_csr::cfg_esec_dma                  */
#define CAP_MS_CSR_CFG_ESEC_DMA_OFFSET 0x4
#define CAP_MS_CSR_CFG_ESEC_DMA_BYTE_OFFSET 0x10
#define CAP_MS_CSR_CFG_ESEC_DMA_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ESEC_DMA_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ESEC_DMA_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_ESEC_DMA_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_ESEC_DMA_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_ESEC_DMA_WRITE_MASK 0x00000003
/* Addressmap member: cap_ms_csr.msr                                       */
/* Addressmap type referenced: cap_msr_csr                                 */
/* Addressmap template referenced: cap_msr_csr                             */
#define CAP_MS_CSR_MSR_OFFSET 0x20
#define CAP_MS_CSR_MSR_BYTE_OFFSET 0x80
#define CAP_MS_CSR_MSR_READ_ACCESS 1
#define CAP_MS_CSR_MSR_WRITE_ACCESS 1
/* Addressmap member: cap_ms_csr.msh                                       */
/* Addressmap type referenced: cap_msh_csr                                 */
/* Addressmap template referenced: cap_msh_csr                             */
#define CAP_MS_CSR_MSH_OFFSET 0x40
#define CAP_MS_CSR_MSH_BYTE_OFFSET 0x100
#define CAP_MS_CSR_MSH_READ_ACCESS 1
#define CAP_MS_CSR_MSH_WRITE_ACCESS 1
/* Register member: cap_ms_csr.cfg_wdt                                     */
/* Register type referenced: cap_ms_csr::cfg_wdt                           */
/* Register template referenced: cap_ms_csr::cfg_wdt                       */
#define CAP_MS_CSR_CFG_WDT_OFFSET 0x60
#define CAP_MS_CSR_CFG_WDT_BYTE_OFFSET 0x180
#define CAP_MS_CSR_CFG_WDT_READ_ACCESS 1
#define CAP_MS_CSR_CFG_WDT_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_WDT_RESET_VALUE 0x0000f000
#define CAP_MS_CSR_CFG_WDT_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_WDT_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_WDT_WRITE_MASK 0x0000ffff
/* Register member: cap_ms_csr.sta_apb                                     */
/* Register type referenced: cap_ms_csr::sta_apb                           */
/* Register template referenced: cap_ms_csr::sta_apb                       */
#define CAP_MS_CSR_STA_APB_OFFSET 0x61
#define CAP_MS_CSR_STA_APB_BYTE_OFFSET 0x184
#define CAP_MS_CSR_STA_APB_READ_ACCESS 1
#define CAP_MS_CSR_STA_APB_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_APB_RESET_VALUE 0x00000000
#define CAP_MS_CSR_STA_APB_RESET_MASK 0xffffffc0
#define CAP_MS_CSR_STA_APB_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_APB_WRITE_MASK 0x00000000
/* Wide Memory member: cap_ms_csr.dhs_elam_cap_buf                         */
/* Wide Memory type referenced: cap_ms_csr::dhs_elam_cap_buf               */
/* Wide Memory template referenced: cap_ms_csr::dhs_elam_cap_buf           */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_OFFSET 0x70
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_BYTE_OFFSET 0x1c0
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_WRITE_ACCESS 1
/* Register member: cap_ms_csr.cfg_elam_cap_buf                            */
/* Register type referenced: cap_ms_csr::cfg_elam_cap_buf                  */
/* Register template referenced: cap_ms_csr::cfg_elam_cap_buf              */
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_OFFSET 0x80
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_BYTE_OFFSET 0x200
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_WRITE_MASK 0x00003fff
/* Register member: cap_ms_csr.sta_bist_elam_cap_buf                       */
/* Register type referenced: cap_ms_csr::sta_bist_elam_cap_buf             */
/* Register template referenced: cap_ms_csr::sta_bist_elam_cap_buf         */
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_OFFSET 0x81
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_BYTE_OFFSET 0x204
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_READ_ACCESS 1
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_RESET_VALUE 0x00000000
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_RESET_MASK 0xfffffffc
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.cfg_ecc_elam_cap_buf                        */
/* Register type referenced: cap_ms_csr::cfg_ecc_elam_cap_buf              */
/* Register template referenced: cap_ms_csr::cfg_ecc_elam_cap_buf          */
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_OFFSET 0x82
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_BYTE_OFFSET 0x208
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_WRITE_MASK 0x00000003
/* Register member: cap_ms_csr.sta_ecc_elam_cap_buf                        */
/* Register type referenced: cap_ms_csr::sta_ecc_elam_cap_buf              */
/* Register template referenced: cap_ms_csr::sta_ecc_elam_cap_buf          */
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_OFFSET 0x83
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_BYTE_OFFSET 0x20c
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_READ_ACCESS 1
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_WRITE_MASK 0x00000000
/* Wide Register member: cap_ms_csr.cfg_pll_hbm                            */
/* Wide Register type referenced: cap_ms_csr::cfg_pll_hbm                  */
/* Wide Register template referenced: cap_ms_csr::cfg_pll_hbm              */
#define CAP_MS_CSR_CFG_PLL_HBM_OFFSET 0x84
#define CAP_MS_CSR_CFG_PLL_HBM_BYTE_OFFSET 0x210
#define CAP_MS_CSR_CFG_PLL_HBM_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_WRITE_ACCESS 1
/* Register member: cap_ms_csr::cfg_pll_hbm.cfg_pll_hbm_0_2                */
/* Register type referenced: cap_ms_csr::cfg_pll_hbm::cfg_pll_hbm_0_2      */
/* Register template referenced: cap_ms_csr::cfg_pll_hbm::cfg_pll_hbm_0_2  */
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_OFFSET 0x84
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_BYTE_OFFSET 0x210
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_RESET_VALUE 0x16620a80
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::cfg_pll_hbm.cfg_pll_hbm_1_2                */
/* Register type referenced: cap_ms_csr::cfg_pll_hbm::cfg_pll_hbm_1_2      */
/* Register template referenced: cap_ms_csr::cfg_pll_hbm::cfg_pll_hbm_1_2  */
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_OFFSET 0x85
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_BYTE_OFFSET 0x214
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_RESET_VALUE 0x00000004
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_WRITE_MASK 0x0007ffff
/* Register member: cap_ms_csr.cfg_pll_c2p                                 */
/* Register type referenced: cap_ms_csr::cfg_pll_c2p                       */
/* Register template referenced: cap_ms_csr::cfg_pll_c2p                   */
#define CAP_MS_CSR_CFG_PLL_C2P_OFFSET 0x86
#define CAP_MS_CSR_CFG_PLL_C2P_BYTE_OFFSET 0x218
#define CAP_MS_CSR_CFG_PLL_C2P_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_C2P_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_C2P_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_PLL_C2P_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PLL_C2P_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PLL_C2P_WRITE_MASK 0x00007fff
/* Register member: cap_ms_csr.cfg_clk                                     */
/* Register type referenced: cap_ms_csr::cfg_clk                           */
/* Register template referenced: cap_ms_csr::cfg_clk                       */
#define CAP_MS_CSR_CFG_CLK_OFFSET 0x87
#define CAP_MS_CSR_CFG_CLK_BYTE_OFFSET 0x21c
#define CAP_MS_CSR_CFG_CLK_READ_ACCESS 1
#define CAP_MS_CSR_CFG_CLK_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_CLK_RESET_VALUE 0x00000440
#define CAP_MS_CSR_CFG_CLK_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_CLK_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_CLK_WRITE_MASK 0x0003ffff
/* Register member: cap_ms_csr.sta_pll_cfg                                 */
/* Register type referenced: cap_ms_csr::sta_pll_cfg                       */
/* Register template referenced: cap_ms_csr::sta_pll_cfg                   */
#define CAP_MS_CSR_STA_PLL_CFG_OFFSET 0x88
#define CAP_MS_CSR_STA_PLL_CFG_BYTE_OFFSET 0x220
#define CAP_MS_CSR_STA_PLL_CFG_READ_ACCESS 1
#define CAP_MS_CSR_STA_PLL_CFG_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PLL_CFG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_STA_PLL_CFG_RESET_MASK 0xfff80000
#define CAP_MS_CSR_STA_PLL_CFG_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_PLL_CFG_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.spare                                       */
/* Register type referenced: cap_ms_csr::spare                             */
/* Register template referenced: cap_ms_csr::spare                         */
#define CAP_MS_CSR_SPARE_OFFSET 0x89
#define CAP_MS_CSR_SPARE_BYTE_OFFSET 0x224
#define CAP_MS_CSR_SPARE_READ_ACCESS 1
#define CAP_MS_CSR_SPARE_WRITE_ACCESS 1
#define CAP_MS_CSR_SPARE_RESET_VALUE 0x00000000
#define CAP_MS_CSR_SPARE_RESET_MASK 0xffffedb6
#define CAP_MS_CSR_SPARE_READ_MASK 0xffffffff
#define CAP_MS_CSR_SPARE_WRITE_MASK 0x00006db6
/* Register member: cap_ms_csr.cfg_rei                                     */
/* Register type referenced: cap_ms_csr::cfg_rei                           */
/* Register template referenced: cap_ms_csr::cfg_rei                       */
#define CAP_MS_CSR_CFG_REI_OFFSET 0x8a
#define CAP_MS_CSR_CFG_REI_BYTE_OFFSET 0x228
#define CAP_MS_CSR_CFG_REI_READ_ACCESS 1
#define CAP_MS_CSR_CFG_REI_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_REI_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_REI_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_REI_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_REI_WRITE_MASK 0x000007ff
/* Register member: cap_ms_csr.sta_rei                                     */
/* Register type referenced: cap_ms_csr::sta_rei                           */
/* Register template referenced: cap_ms_csr::sta_rei                       */
#define CAP_MS_CSR_STA_REI_OFFSET 0x8b
#define CAP_MS_CSR_STA_REI_BYTE_OFFSET 0x22c
#define CAP_MS_CSR_STA_REI_READ_ACCESS 1
#define CAP_MS_CSR_STA_REI_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_REI_RESET_VALUE 0x00000000
#define CAP_MS_CSR_STA_REI_RESET_MASK 0xfffff800
#define CAP_MS_CSR_STA_REI_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_REI_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.cfg_sbus_result                             */
/* Register type referenced: cap_ms_csr::cfg_sbus_result                   */
/* Register template referenced: cap_ms_csr::cfg_sbus_result               */
#define CAP_MS_CSR_CFG_SBUS_RESULT_OFFSET 0x8c
#define CAP_MS_CSR_CFG_SBUS_RESULT_BYTE_OFFSET 0x230
#define CAP_MS_CSR_CFG_SBUS_RESULT_READ_ACCESS 1
#define CAP_MS_CSR_CFG_SBUS_RESULT_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_SBUS_RESULT_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_SBUS_RESULT_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_SBUS_RESULT_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_SBUS_RESULT_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr.cfg_sbus_indir                              */
/* Register type referenced: cap_ms_csr::cfg_sbus_indir                    */
/* Register template referenced: cap_ms_csr::cfg_sbus_indir                */
#define CAP_MS_CSR_CFG_SBUS_INDIR_OFFSET 0x8d
#define CAP_MS_CSR_CFG_SBUS_INDIR_BYTE_OFFSET 0x234
#define CAP_MS_CSR_CFG_SBUS_INDIR_READ_ACCESS 1
#define CAP_MS_CSR_CFG_SBUS_INDIR_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_SBUS_INDIR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_SBUS_INDIR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_SBUS_INDIR_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_SBUS_INDIR_WRITE_MASK 0x00ffffff
/* Memory member: cap_ms_csr.dhs_sbus_indir                                */
/* Memory type referenced: cap_ms_csr::dhs_sbus_indir                      */
/* Memory template referenced: cap_ms_csr::dhs_sbus_indir                  */
#define CAP_MS_CSR_DHS_SBUS_INDIR_OFFSET 0x8e
#define CAP_MS_CSR_DHS_SBUS_INDIR_BYTE_OFFSET 0x238
#define CAP_MS_CSR_DHS_SBUS_INDIR_READ_ACCESS 1
#define CAP_MS_CSR_DHS_SBUS_INDIR_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_SBUS_INDIR_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_SBUS_INDIR_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr.sta_sbus_indir                              */
/* Register type referenced: cap_ms_csr::sta_sbus_indir                    */
/* Register template referenced: cap_ms_csr::sta_sbus_indir                */
#define CAP_MS_CSR_STA_SBUS_INDIR_OFFSET 0x8f
#define CAP_MS_CSR_STA_SBUS_INDIR_BYTE_OFFSET 0x23c
#define CAP_MS_CSR_STA_SBUS_INDIR_READ_ACCESS 1
#define CAP_MS_CSR_STA_SBUS_INDIR_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_SBUS_INDIR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_STA_SBUS_INDIR_RESET_MASK 0xffffffc0
#define CAP_MS_CSR_STA_SBUS_INDIR_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_SBUS_INDIR_WRITE_MASK 0x00000000
/* Wide Register member: cap_ms_csr.spico                                  */
/* Wide Register type referenced: cap_ms_csr::spico                        */
/* Wide Register template referenced: cap_ms_csr::spico                    */
#define CAP_MS_CSR_SPICO_OFFSET 0x90
#define CAP_MS_CSR_SPICO_BYTE_OFFSET 0x240
#define CAP_MS_CSR_SPICO_READ_ACCESS 1
#define CAP_MS_CSR_SPICO_WRITE_ACCESS 1
/* Register member: cap_ms_csr::spico.spico_0_2                            */
/* Register type referenced: cap_ms_csr::spico::spico_0_2                  */
/* Register template referenced: cap_ms_csr::spico::spico_0_2              */
#define CAP_MS_CSR_SPICO_SPICO_0_2_OFFSET 0x90
#define CAP_MS_CSR_SPICO_SPICO_0_2_BYTE_OFFSET 0x240
#define CAP_MS_CSR_SPICO_SPICO_0_2_READ_ACCESS 1
#define CAP_MS_CSR_SPICO_SPICO_0_2_WRITE_ACCESS 1
#define CAP_MS_CSR_SPICO_SPICO_0_2_RESET_VALUE 0x00000000
#define CAP_MS_CSR_SPICO_SPICO_0_2_RESET_MASK 0xfffc0000
#define CAP_MS_CSR_SPICO_SPICO_0_2_READ_MASK 0xffffffff
#define CAP_MS_CSR_SPICO_SPICO_0_2_WRITE_MASK 0xfffc0000
/* Register member: cap_ms_csr::spico.spico_1_2                            */
/* Register type referenced: cap_ms_csr::spico::spico_1_2                  */
/* Register template referenced: cap_ms_csr::spico::spico_1_2              */
#define CAP_MS_CSR_SPICO_SPICO_1_2_OFFSET 0x91
#define CAP_MS_CSR_SPICO_SPICO_1_2_BYTE_OFFSET 0x244
#define CAP_MS_CSR_SPICO_SPICO_1_2_READ_ACCESS 1
#define CAP_MS_CSR_SPICO_SPICO_1_2_WRITE_ACCESS 1
#define CAP_MS_CSR_SPICO_SPICO_1_2_RESET_VALUE 0x00000000
#define CAP_MS_CSR_SPICO_SPICO_1_2_RESET_MASK 0xffffffff
#define CAP_MS_CSR_SPICO_SPICO_1_2_READ_MASK 0xffffffff
#define CAP_MS_CSR_SPICO_SPICO_1_2_WRITE_MASK 0x0000003f
/* Register member: cap_ms_csr.pads                                        */
/* Register type referenced: cap_ms_csr::pads                              */
/* Register template referenced: cap_ms_csr::pads                          */
#define CAP_MS_CSR_PADS_OFFSET 0x92
#define CAP_MS_CSR_PADS_BYTE_OFFSET 0x248
#define CAP_MS_CSR_PADS_READ_ACCESS 1
#define CAP_MS_CSR_PADS_WRITE_ACCESS 0
#define CAP_MS_CSR_PADS_RESET_VALUE 0x00000000
#define CAP_MS_CSR_PADS_RESET_MASK 0xffffffe0
#define CAP_MS_CSR_PADS_READ_MASK 0xffffffff
#define CAP_MS_CSR_PADS_WRITE_MASK 0x00000000
/* Wide Register member: cap_ms_csr.ms                                     */
/* Wide Register type referenced: cap_ms_csr::ms                           */
/* Wide Register template referenced: cap_ms_csr::ms                       */
#define CAP_MS_CSR_MS_OFFSET 0x94
#define CAP_MS_CSR_MS_BYTE_OFFSET 0x250
#define CAP_MS_CSR_MS_READ_ACCESS 1
#define CAP_MS_CSR_MS_WRITE_ACCESS 0
/* Register member: cap_ms_csr::ms.ms_0_2                                  */
/* Register type referenced: cap_ms_csr::ms::ms_0_2                        */
/* Register template referenced: cap_ms_csr::ms::ms_0_2                    */
#define CAP_MS_CSR_MS_MS_0_2_OFFSET 0x94
#define CAP_MS_CSR_MS_MS_0_2_BYTE_OFFSET 0x250
#define CAP_MS_CSR_MS_MS_0_2_READ_ACCESS 1
#define CAP_MS_CSR_MS_MS_0_2_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_MS_0_2_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_MS_0_2_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms.ms_1_2                                  */
/* Register type referenced: cap_ms_csr::ms::ms_1_2                        */
/* Register template referenced: cap_ms_csr::ms::ms_1_2                    */
#define CAP_MS_CSR_MS_MS_1_2_OFFSET 0x95
#define CAP_MS_CSR_MS_MS_1_2_BYTE_OFFSET 0x254
#define CAP_MS_CSR_MS_MS_1_2_READ_ACCESS 1
#define CAP_MS_CSR_MS_MS_1_2_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_MS_1_2_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_MS_1_2_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.cfg_ms                                      */
/* Register type referenced: cap_ms_csr::cfg_ms                            */
/* Register template referenced: cap_ms_csr::cfg_ms                        */
#define CAP_MS_CSR_CFG_MS_OFFSET 0x96
#define CAP_MS_CSR_CFG_MS_BYTE_OFFSET 0x258
#define CAP_MS_CSR_CFG_MS_READ_ACCESS 1
#define CAP_MS_CSR_CFG_MS_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_MS_RESET_VALUE 0x0000003f
#define CAP_MS_CSR_CFG_MS_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_MS_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_MS_WRITE_MASK 0x0000007f
/* Wide Register member: cap_ms_csr.ms_a61                                 */
/* Wide Register type referenced: cap_ms_csr::ms_a61                       */
/* Wide Register template referenced: cap_ms_csr::ms_a61                   */
#define CAP_MS_CSR_MS_A61_OFFSET 0x98
#define CAP_MS_CSR_MS_A61_BYTE_OFFSET 0x260
#define CAP_MS_CSR_MS_A61_READ_ACCESS 1
#define CAP_MS_CSR_MS_A61_WRITE_ACCESS 1
/* Register member: cap_ms_csr::ms_a61.ms_a61_0_4                          */
/* Register type referenced: cap_ms_csr::ms_a61::ms_a61_0_4                */
/* Register template referenced: cap_ms_csr::ms_a61::ms_a61_0_4            */
#define CAP_MS_CSR_MS_A61_MS_A61_0_4_OFFSET 0x98
#define CAP_MS_CSR_MS_A61_MS_A61_0_4_BYTE_OFFSET 0x260
#define CAP_MS_CSR_MS_A61_MS_A61_0_4_READ_ACCESS 1
#define CAP_MS_CSR_MS_A61_MS_A61_0_4_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_A61_MS_A61_0_4_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_A61_MS_A61_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_a61.ms_a61_1_4                          */
/* Register type referenced: cap_ms_csr::ms_a61::ms_a61_1_4                */
/* Register template referenced: cap_ms_csr::ms_a61::ms_a61_1_4            */
#define CAP_MS_CSR_MS_A61_MS_A61_1_4_OFFSET 0x99
#define CAP_MS_CSR_MS_A61_MS_A61_1_4_BYTE_OFFSET 0x264
#define CAP_MS_CSR_MS_A61_MS_A61_1_4_READ_ACCESS 1
#define CAP_MS_CSR_MS_A61_MS_A61_1_4_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_A61_MS_A61_1_4_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_A61_MS_A61_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_a61.ms_a61_2_4                          */
/* Register type referenced: cap_ms_csr::ms_a61::ms_a61_2_4                */
/* Register template referenced: cap_ms_csr::ms_a61::ms_a61_2_4            */
#define CAP_MS_CSR_MS_A61_MS_A61_2_4_OFFSET 0x9a
#define CAP_MS_CSR_MS_A61_MS_A61_2_4_BYTE_OFFSET 0x268
#define CAP_MS_CSR_MS_A61_MS_A61_2_4_READ_ACCESS 1
#define CAP_MS_CSR_MS_A61_MS_A61_2_4_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_A61_MS_A61_2_4_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_A61_MS_A61_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_a61.ms_a61_3_4                          */
/* Register type referenced: cap_ms_csr::ms_a61::ms_a61_3_4                */
/* Register template referenced: cap_ms_csr::ms_a61::ms_a61_3_4            */
#define CAP_MS_CSR_MS_A61_MS_A61_3_4_OFFSET 0x9b
#define CAP_MS_CSR_MS_A61_MS_A61_3_4_BYTE_OFFSET 0x26c
#define CAP_MS_CSR_MS_A61_MS_A61_3_4_READ_ACCESS 1
#define CAP_MS_CSR_MS_A61_MS_A61_3_4_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_A61_MS_A61_3_4_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_A61_MS_A61_3_4_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ms_csr.ms_addr_filter                         */
/* Wide Register type referenced: cap_ms_csr::ms_addr_filter               */
/* Wide Register template referenced: cap_ms_csr::ms_addr_filter           */
#define CAP_MS_CSR_MS_ADDR_FILTER_OFFSET 0xa0
#define CAP_MS_CSR_MS_ADDR_FILTER_BYTE_OFFSET 0x280
#define CAP_MS_CSR_MS_ADDR_FILTER_READ_ACCESS 1
#define CAP_MS_CSR_MS_ADDR_FILTER_WRITE_ACCESS 1
/* Register member: cap_ms_csr::ms_addr_filter.ms_addr_filter_0_5          */
/* Register type referenced: cap_ms_csr::ms_addr_filter::ms_addr_filter_0_5 */
/* Register template referenced: cap_ms_csr::ms_addr_filter::ms_addr_filter_0_5 */
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_OFFSET 0xa0
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_BYTE_OFFSET 0x280
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_READ_ACCESS 1
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_addr_filter.ms_addr_filter_1_5          */
/* Register type referenced: cap_ms_csr::ms_addr_filter::ms_addr_filter_1_5 */
/* Register template referenced: cap_ms_csr::ms_addr_filter::ms_addr_filter_1_5 */
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_OFFSET 0xa1
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_BYTE_OFFSET 0x284
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_READ_ACCESS 1
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_addr_filter.ms_addr_filter_2_5          */
/* Register type referenced: cap_ms_csr::ms_addr_filter::ms_addr_filter_2_5 */
/* Register template referenced: cap_ms_csr::ms_addr_filter::ms_addr_filter_2_5 */
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_OFFSET 0xa2
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_BYTE_OFFSET 0x288
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_READ_ACCESS 1
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms_addr_filter.ms_addr_filter_3_5          */
/* Register type referenced: cap_ms_csr::ms_addr_filter::ms_addr_filter_3_5 */
/* Register template referenced: cap_ms_csr::ms_addr_filter::ms_addr_filter_3_5 */
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_OFFSET 0xa3
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_BYTE_OFFSET 0x28c
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_READ_ACCESS 1
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms_addr_filter.ms_addr_filter_4_5          */
/* Register type referenced: cap_ms_csr::ms_addr_filter::ms_addr_filter_4_5 */
/* Register template referenced: cap_ms_csr::ms_addr_filter::ms_addr_filter_4_5 */
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_OFFSET 0xa4
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_BYTE_OFFSET 0x290
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_READ_ACCESS 1
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_RESET_VALUE 0x00000000
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_RESET_MASK 0xffffffff
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_WRITE_MASK 0x00000001
/* Wide Register member: cap_ms_csr.ms_security_filter                     */
/* Wide Register type referenced: cap_ms_csr::ms_security_filter           */
/* Wide Register template referenced: cap_ms_csr::ms_security_filter       */
#define CAP_MS_CSR_MS_SECURITY_FILTER_OFFSET 0xa8
#define CAP_MS_CSR_MS_SECURITY_FILTER_BYTE_OFFSET 0x2a0
#define CAP_MS_CSR_MS_SECURITY_FILTER_READ_ACCESS 1
#define CAP_MS_CSR_MS_SECURITY_FILTER_WRITE_ACCESS 1
/* Register member: cap_ms_csr::ms_security_filter.ms_security_filter_0_5  */
/* Register type referenced: cap_ms_csr::ms_security_filter::ms_security_filter_0_5 */
/* Register template referenced: cap_ms_csr::ms_security_filter::ms_security_filter_0_5 */
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_OFFSET 0xa8
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_BYTE_OFFSET 0x2a0
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_READ_ACCESS 1
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_security_filter.ms_security_filter_1_5  */
/* Register type referenced: cap_ms_csr::ms_security_filter::ms_security_filter_1_5 */
/* Register template referenced: cap_ms_csr::ms_security_filter::ms_security_filter_1_5 */
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_OFFSET 0xa9
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_BYTE_OFFSET 0x2a4
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_READ_ACCESS 1
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_security_filter.ms_security_filter_2_5  */
/* Register type referenced: cap_ms_csr::ms_security_filter::ms_security_filter_2_5 */
/* Register template referenced: cap_ms_csr::ms_security_filter::ms_security_filter_2_5 */
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_OFFSET 0xaa
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_BYTE_OFFSET 0x2a8
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_READ_ACCESS 1
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms_security_filter.ms_security_filter_3_5  */
/* Register type referenced: cap_ms_csr::ms_security_filter::ms_security_filter_3_5 */
/* Register template referenced: cap_ms_csr::ms_security_filter::ms_security_filter_3_5 */
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_OFFSET 0xab
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_BYTE_OFFSET 0x2ac
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_READ_ACCESS 1
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms_security_filter.ms_security_filter_4_5  */
/* Register type referenced: cap_ms_csr::ms_security_filter::ms_security_filter_4_5 */
/* Register template referenced: cap_ms_csr::ms_security_filter::ms_security_filter_4_5 */
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_OFFSET 0xac
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_BYTE_OFFSET 0x2b0
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_READ_ACCESS 1
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_RESET_VALUE 0x00000000
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_RESET_MASK 0xffffffff
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_WRITE_MASK 0x00000001
/* Wide Register member: cap_ms_csr.ms_prp                                 */
/* Wide Register type referenced: cap_ms_csr::ms_prp                       */
/* Wide Register template referenced: cap_ms_csr::ms_prp                   */
#define CAP_MS_CSR_MS_PRP_OFFSET 0xc0
#define CAP_MS_CSR_MS_PRP_BYTE_OFFSET 0x300
#define CAP_MS_CSR_MS_PRP_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_WRITE_ACCESS 1
/* Register member: cap_ms_csr::ms_prp.ms_prp_0_53                         */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_0_53               */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_0_53           */
#define CAP_MS_CSR_MS_PRP_MS_PRP_0_53_OFFSET 0xc0
#define CAP_MS_CSR_MS_PRP_MS_PRP_0_53_BYTE_OFFSET 0x300
#define CAP_MS_CSR_MS_PRP_MS_PRP_0_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_0_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_0_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_0_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_1_53                         */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_1_53               */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_1_53           */
#define CAP_MS_CSR_MS_PRP_MS_PRP_1_53_OFFSET 0xc1
#define CAP_MS_CSR_MS_PRP_MS_PRP_1_53_BYTE_OFFSET 0x304
#define CAP_MS_CSR_MS_PRP_MS_PRP_1_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_1_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_1_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_1_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_2_53                         */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_2_53               */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_2_53           */
#define CAP_MS_CSR_MS_PRP_MS_PRP_2_53_OFFSET 0xc2
#define CAP_MS_CSR_MS_PRP_MS_PRP_2_53_BYTE_OFFSET 0x308
#define CAP_MS_CSR_MS_PRP_MS_PRP_2_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_2_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_2_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_2_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_3_53                         */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_3_53               */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_3_53           */
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_OFFSET 0xc3
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_BYTE_OFFSET 0x30c
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_4_53                         */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_4_53               */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_4_53           */
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_OFFSET 0xc4
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_BYTE_OFFSET 0x310
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_5_53                         */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_5_53               */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_5_53           */
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_OFFSET 0xc5
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_BYTE_OFFSET 0x314
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_6_53                         */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_6_53               */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_6_53           */
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_OFFSET 0xc6
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_BYTE_OFFSET 0x318
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_7_53                         */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_7_53               */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_7_53           */
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_OFFSET 0xc7
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_BYTE_OFFSET 0x31c
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_8_53                         */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_8_53               */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_8_53           */
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_OFFSET 0xc8
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_BYTE_OFFSET 0x320
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_9_53                         */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_9_53               */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_9_53           */
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_OFFSET 0xc9
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_BYTE_OFFSET 0x324
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_10_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_10_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_10_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_OFFSET 0xca
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_BYTE_OFFSET 0x328
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_11_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_11_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_11_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_OFFSET 0xcb
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_BYTE_OFFSET 0x32c
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_12_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_12_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_12_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_OFFSET 0xcc
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_BYTE_OFFSET 0x330
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_13_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_13_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_13_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_13_53_OFFSET 0xcd
#define CAP_MS_CSR_MS_PRP_MS_PRP_13_53_BYTE_OFFSET 0x334
#define CAP_MS_CSR_MS_PRP_MS_PRP_13_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_13_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_13_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_13_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_14_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_14_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_14_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_14_53_OFFSET 0xce
#define CAP_MS_CSR_MS_PRP_MS_PRP_14_53_BYTE_OFFSET 0x338
#define CAP_MS_CSR_MS_PRP_MS_PRP_14_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_14_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_14_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_14_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_15_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_15_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_15_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_15_53_OFFSET 0xcf
#define CAP_MS_CSR_MS_PRP_MS_PRP_15_53_BYTE_OFFSET 0x33c
#define CAP_MS_CSR_MS_PRP_MS_PRP_15_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_15_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_15_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_15_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_16_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_16_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_16_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_OFFSET 0xd0
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_BYTE_OFFSET 0x340
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_17_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_17_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_17_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_OFFSET 0xd1
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_BYTE_OFFSET 0x344
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_18_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_18_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_18_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_OFFSET 0xd2
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_BYTE_OFFSET 0x348
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_19_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_19_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_19_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_OFFSET 0xd3
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_BYTE_OFFSET 0x34c
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_20_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_20_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_20_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_OFFSET 0xd4
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_BYTE_OFFSET 0x350
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_21_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_21_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_21_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_OFFSET 0xd5
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_BYTE_OFFSET 0x354
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_22_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_22_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_22_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_OFFSET 0xd6
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_BYTE_OFFSET 0x358
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_23_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_23_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_23_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_OFFSET 0xd7
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_BYTE_OFFSET 0x35c
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_24_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_24_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_24_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_OFFSET 0xd8
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_BYTE_OFFSET 0x360
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_25_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_25_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_25_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_OFFSET 0xd9
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_BYTE_OFFSET 0x364
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_26_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_26_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_26_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_26_53_OFFSET 0xda
#define CAP_MS_CSR_MS_PRP_MS_PRP_26_53_BYTE_OFFSET 0x368
#define CAP_MS_CSR_MS_PRP_MS_PRP_26_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_26_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_26_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_26_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_27_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_27_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_27_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_27_53_OFFSET 0xdb
#define CAP_MS_CSR_MS_PRP_MS_PRP_27_53_BYTE_OFFSET 0x36c
#define CAP_MS_CSR_MS_PRP_MS_PRP_27_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_27_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_27_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_27_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_28_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_28_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_28_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_28_53_OFFSET 0xdc
#define CAP_MS_CSR_MS_PRP_MS_PRP_28_53_BYTE_OFFSET 0x370
#define CAP_MS_CSR_MS_PRP_MS_PRP_28_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_28_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_28_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_28_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_29_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_29_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_29_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_OFFSET 0xdd
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_BYTE_OFFSET 0x374
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_30_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_30_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_30_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_OFFSET 0xde
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_BYTE_OFFSET 0x378
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_31_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_31_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_31_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_OFFSET 0xdf
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_BYTE_OFFSET 0x37c
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_32_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_32_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_32_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_OFFSET 0xe0
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_BYTE_OFFSET 0x380
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_WRITE_MASK 0x0000ffff
/* Register member: cap_ms_csr::ms_prp.ms_prp_33_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_33_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_33_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_OFFSET 0xe1
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_BYTE_OFFSET 0x384
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms_prp.ms_prp_34_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_34_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_34_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_OFFSET 0xe2
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_BYTE_OFFSET 0x388
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms_prp.ms_prp_35_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_35_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_35_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_OFFSET 0xe3
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_BYTE_OFFSET 0x38c
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms_prp.ms_prp_36_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_36_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_36_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_OFFSET 0xe4
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_BYTE_OFFSET 0x390
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms_prp.ms_prp_37_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_37_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_37_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_OFFSET 0xe5
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_BYTE_OFFSET 0x394
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms_prp.ms_prp_38_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_38_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_38_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_OFFSET 0xe6
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_BYTE_OFFSET 0x398
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms_prp.ms_prp_39_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_39_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_39_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_OFFSET 0xe7
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_BYTE_OFFSET 0x39c
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms_prp.ms_prp_40_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_40_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_40_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_OFFSET 0xe8
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_BYTE_OFFSET 0x3a0
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms_prp.ms_prp_41_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_41_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_41_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_OFFSET 0xe9
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_BYTE_OFFSET 0x3a4
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms_prp.ms_prp_42_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_42_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_42_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_OFFSET 0xea
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_BYTE_OFFSET 0x3a8
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms_prp.ms_prp_43_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_43_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_43_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_OFFSET 0xeb
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_BYTE_OFFSET 0x3ac
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms_prp.ms_prp_44_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_44_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_44_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_OFFSET 0xec
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_BYTE_OFFSET 0x3b0
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms_prp.ms_prp_45_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_45_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_45_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_OFFSET 0xed
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_BYTE_OFFSET 0x3b4
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms_prp.ms_prp_46_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_46_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_46_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_OFFSET 0xee
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_BYTE_OFFSET 0x3b8
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms_prp.ms_prp_47_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_47_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_47_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_OFFSET 0xef
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_BYTE_OFFSET 0x3bc
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms_prp.ms_prp_48_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_48_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_48_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_OFFSET 0xf0
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_BYTE_OFFSET 0x3c0
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms_prp.ms_prp_49_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_49_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_49_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_OFFSET 0xf1
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_BYTE_OFFSET 0x3c4
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms_prp.ms_prp_50_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_50_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_50_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_OFFSET 0xf2
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_BYTE_OFFSET 0x3c8
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms_prp.ms_prp_51_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_51_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_51_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_OFFSET 0xf3
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_BYTE_OFFSET 0x3cc
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::ms_prp.ms_prp_52_53                        */
/* Register type referenced: cap_ms_csr::ms_prp::ms_prp_52_53              */
/* Register template referenced: cap_ms_csr::ms_prp::ms_prp_52_53          */
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_OFFSET 0xf4
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_BYTE_OFFSET 0x3d0
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_RESET_VALUE 0x00000000
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_RESET_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_WRITE_MASK 0x00030000
/* Register member: cap_ms_csr.cfg_hbm                                     */
/* Register type referenced: cap_ms_csr::cfg_hbm                           */
/* Register template referenced: cap_ms_csr::cfg_hbm                       */
#define CAP_MS_CSR_CFG_HBM_OFFSET 0x100
#define CAP_MS_CSR_CFG_HBM_BYTE_OFFSET 0x400
#define CAP_MS_CSR_CFG_HBM_READ_ACCESS 1
#define CAP_MS_CSR_CFG_HBM_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_HBM_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_HBM_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_HBM_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_HBM_WRITE_MASK 0x00000003
/* Register member: cap_ms_csr.cfg_elam_general                            */
/* Register type referenced: cap_ms_csr::cfg_elam_general                  */
/* Register template referenced: cap_ms_csr::cfg_elam_general              */
#define CAP_MS_CSR_CFG_ELAM_GENERAL_OFFSET 0x101
#define CAP_MS_CSR_CFG_ELAM_GENERAL_BYTE_OFFSET 0x404
#define CAP_MS_CSR_CFG_ELAM_GENERAL_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_GENERAL_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_GENERAL_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_ELAM_GENERAL_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_ELAM_GENERAL_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_ELAM_GENERAL_WRITE_MASK 0x0001ffff
/* Wide Memory member: cap_ms_csr.dhs_elam_m                               */
/* Wide Memory type referenced: cap_ms_csr::dhs_elam_m                     */
/* Wide Memory template referenced: cap_ms_csr::dhs_elam_m                 */
#define CAP_MS_CSR_DHS_ELAM_M_OFFSET 0x200
#define CAP_MS_CSR_DHS_ELAM_M_BYTE_OFFSET 0x800
#define CAP_MS_CSR_DHS_ELAM_M_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_WRITE_ACCESS 1
/* Register member: cap_ms_csr.cfg_elam_breakout                           */
/* Register type referenced: cap_ms_csr::cfg_elam_breakout                 */
/* Register template referenced: cap_ms_csr::cfg_elam_breakout             */
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_OFFSET 0x300
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_BYTE_OFFSET 0xc00
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_WRITE_MASK 0x00000fff
/* Memory member: cap_ms_csr.dhs_elam_eqt                                  */
/* Memory type referenced: cap_ms_csr::dhs_elam_eqt                        */
/* Memory template referenced: cap_ms_csr::dhs_elam_eqt                    */
#define CAP_MS_CSR_DHS_ELAM_EQT_OFFSET 0x304
#define CAP_MS_CSR_DHS_ELAM_EQT_BYTE_OFFSET 0xc10
#define CAP_MS_CSR_DHS_ELAM_EQT_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_EQT_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_EQT_READ_MASK 0xfffff
#define CAP_MS_CSR_DHS_ELAM_EQT_WRITE_MASK 0xfffff
/* Wide Memory member: cap_ms_csr.dhs_elam_branch                          */
/* Wide Memory type referenced: cap_ms_csr::dhs_elam_branch                */
/* Wide Memory template referenced: cap_ms_csr::dhs_elam_branch            */
#define CAP_MS_CSR_DHS_ELAM_BRANCH_OFFSET 0x340
#define CAP_MS_CSR_DHS_ELAM_BRANCH_BYTE_OFFSET 0xd00
#define CAP_MS_CSR_DHS_ELAM_BRANCH_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_WRITE_ACCESS 1
/* Register member: cap_ms_csr.cfg_elam_control                            */
/* Register type referenced: cap_ms_csr::cfg_elam_control                  */
/* Register template referenced: cap_ms_csr::cfg_elam_control              */
#define CAP_MS_CSR_CFG_ELAM_CONTROL_OFFSET 0x380
#define CAP_MS_CSR_CFG_ELAM_CONTROL_BYTE_OFFSET 0xe00
#define CAP_MS_CSR_CFG_ELAM_CONTROL_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_CONTROL_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_CONTROL_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_ELAM_CONTROL_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_ELAM_CONTROL_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_ELAM_CONTROL_WRITE_MASK 0x0000ffff
/* Register member: cap_ms_csr.cfg_elam_ext_trig                           */
/* Register type referenced: cap_ms_csr::cfg_elam_ext_trig                 */
/* Register template referenced: cap_ms_csr::cfg_elam_ext_trig             */
#define CAP_MS_CSR_CFG_ELAM_EXT_TRIG_OFFSET 0x381
#define CAP_MS_CSR_CFG_ELAM_EXT_TRIG_BYTE_OFFSET 0xe04
#define CAP_MS_CSR_CFG_ELAM_EXT_TRIG_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_EXT_TRIG_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_EXT_TRIG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_ELAM_EXT_TRIG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_ELAM_EXT_TRIG_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_ELAM_EXT_TRIG_WRITE_MASK 0x0000000f
/* Wide Memory member: cap_ms_csr.dhs_elam_capture_en                      */
/* Wide Memory type referenced: cap_ms_csr::dhs_elam_capture_en            */
/* Wide Memory template referenced: cap_ms_csr::dhs_elam_capture_en        */
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_OFFSET 0x388
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_BYTE_OFFSET 0xe20
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_WRITE_ACCESS 1
/* Wide Register member: cap_ms_csr.sta_elam                               */
/* Wide Register type referenced: cap_ms_csr::sta_elam                     */
/* Wide Register template referenced: cap_ms_csr::sta_elam                 */
#define CAP_MS_CSR_STA_ELAM_OFFSET 0x390
#define CAP_MS_CSR_STA_ELAM_BYTE_OFFSET 0xe40
#define CAP_MS_CSR_STA_ELAM_READ_ACCESS 1
#define CAP_MS_CSR_STA_ELAM_WRITE_ACCESS 0
/* Register member: cap_ms_csr::sta_elam.sta_elam_0_2                      */
/* Register type referenced: cap_ms_csr::sta_elam::sta_elam_0_2            */
/* Register template referenced: cap_ms_csr::sta_elam::sta_elam_0_2        */
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_OFFSET 0x390
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_BYTE_OFFSET 0xe40
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_READ_ACCESS 1
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_elam.sta_elam_1_2                      */
/* Register type referenced: cap_ms_csr::sta_elam::sta_elam_1_2            */
/* Register template referenced: cap_ms_csr::sta_elam::sta_elam_1_2        */
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_1_2_OFFSET 0x391
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_1_2_BYTE_OFFSET 0xe44
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_1_2_READ_ACCESS 1
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_1_2_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_1_2_RESET_VALUE 0x00000000
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_1_2_RESET_MASK 0xffffffc0
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_1_2_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_1_2_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.cfg_arm                                     */
/* Register type referenced: cap_ms_csr::cfg_arm                           */
/* Register template referenced: cap_ms_csr::cfg_arm                       */
#define CAP_MS_CSR_CFG_ARM_OFFSET 0x392
#define CAP_MS_CSR_CFG_ARM_BYTE_OFFSET 0xe48
#define CAP_MS_CSR_CFG_ARM_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_RESET_VALUE 0x07ff0006
#define CAP_MS_CSR_CFG_ARM_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_ARM_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_ARM_WRITE_MASK 0x07ffffff
/* Register member: cap_ms_csr.cfg_esec                                    */
/* Register type referenced: cap_ms_csr::cfg_esec                          */
/* Register template referenced: cap_ms_csr::cfg_esec                      */
#define CAP_MS_CSR_CFG_ESEC_OFFSET 0x393
#define CAP_MS_CSR_CFG_ESEC_BYTE_OFFSET 0xe4c
#define CAP_MS_CSR_CFG_ESEC_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ESEC_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ESEC_RESET_VALUE 0x00000180
#define CAP_MS_CSR_CFG_ESEC_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_ESEC_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_ESEC_WRITE_MASK 0x000fffff
/* Wide Register member: cap_ms_csr.cfg_pk_efuse_data                      */
/* Wide Register type referenced: cap_ms_csr::cfg_pk_efuse_data            */
/* Wide Register template referenced: cap_ms_csr::cfg_pk_efuse_data        */
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_OFFSET 0x394
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_BYTE_OFFSET 0xe50
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_WRITE_ACCESS 1
/* Register member: cap_ms_csr::cfg_pk_efuse_data.cfg_pk_efuse_data_0_4    */
/* Register type referenced: cap_ms_csr::cfg_pk_efuse_data::cfg_pk_efuse_data_0_4 */
/* Register template referenced: cap_ms_csr::cfg_pk_efuse_data::cfg_pk_efuse_data_0_4 */
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_0_4_OFFSET 0x394
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_0_4_BYTE_OFFSET 0xe50
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_0_4_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_0_4_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_0_4_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_0_4_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_0_4_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::cfg_pk_efuse_data.cfg_pk_efuse_data_1_4    */
/* Register type referenced: cap_ms_csr::cfg_pk_efuse_data::cfg_pk_efuse_data_1_4 */
/* Register template referenced: cap_ms_csr::cfg_pk_efuse_data::cfg_pk_efuse_data_1_4 */
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_1_4_OFFSET 0x395
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_1_4_BYTE_OFFSET 0xe54
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_1_4_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_1_4_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_1_4_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_1_4_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_1_4_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::cfg_pk_efuse_data.cfg_pk_efuse_data_2_4    */
/* Register type referenced: cap_ms_csr::cfg_pk_efuse_data::cfg_pk_efuse_data_2_4 */
/* Register template referenced: cap_ms_csr::cfg_pk_efuse_data::cfg_pk_efuse_data_2_4 */
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_2_4_OFFSET 0x396
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_2_4_BYTE_OFFSET 0xe58
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_2_4_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_2_4_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_2_4_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_2_4_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_2_4_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::cfg_pk_efuse_data.cfg_pk_efuse_data_3_4    */
/* Register type referenced: cap_ms_csr::cfg_pk_efuse_data::cfg_pk_efuse_data_3_4 */
/* Register template referenced: cap_ms_csr::cfg_pk_efuse_data::cfg_pk_efuse_data_3_4 */
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_3_4_OFFSET 0x397
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_3_4_BYTE_OFFSET 0xe5c
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_3_4_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_3_4_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_3_4_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_3_4_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_3_4_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_3_4_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr.cfg_pk_sw_efuse                             */
/* Register type referenced: cap_ms_csr::cfg_pk_sw_efuse                   */
/* Register template referenced: cap_ms_csr::cfg_pk_sw_efuse               */
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_OFFSET 0x398
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_BYTE_OFFSET 0xe60
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_RESET_VALUE 0x0000000c
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_WRITE_MASK 0x0000007f
/* Register member: cap_ms_csr.cfg_pk_j2c_efuse                            */
/* Register type referenced: cap_ms_csr::cfg_pk_j2c_efuse                  */
/* Register template referenced: cap_ms_csr::cfg_pk_j2c_efuse              */
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_OFFSET 0x399
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_BYTE_OFFSET 0xe64
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_RESET_VALUE 0x00000080
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_WRITE_MASK 0x000001ff
/* Register member: cap_ms_csr.cfg_pk_efuse_override                       */
/* Register type referenced: cap_ms_csr::cfg_pk_efuse_override             */
/* Register template referenced: cap_ms_csr::cfg_pk_efuse_override         */
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_OFFSET 0x39a
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_BYTE_OFFSET 0xe68
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_RESET_VALUE 0x00000100
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_WRITE_MASK 0x000007ff
/* Wide Register member: cap_ms_csr.sta_pk_efuse                           */
/* Wide Register type referenced: cap_ms_csr::sta_pk_efuse                 */
/* Wide Register template referenced: cap_ms_csr::sta_pk_efuse             */
#define CAP_MS_CSR_STA_PK_EFUSE_OFFSET 0x3a0
#define CAP_MS_CSR_STA_PK_EFUSE_BYTE_OFFSET 0xe80
#define CAP_MS_CSR_STA_PK_EFUSE_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_WRITE_ACCESS 0
/* Register member: cap_ms_csr::sta_pk_efuse.sta_pk_efuse_0_5              */
/* Register type referenced: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_0_5    */
/* Register template referenced: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_0_5 */
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_OFFSET 0x3a0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_BYTE_OFFSET 0xe80
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_pk_efuse.sta_pk_efuse_1_5              */
/* Register type referenced: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_1_5    */
/* Register template referenced: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_1_5 */
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_1_5_OFFSET 0x3a1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_1_5_BYTE_OFFSET 0xe84
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_1_5_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_1_5_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_1_5_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_1_5_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_pk_efuse.sta_pk_efuse_2_5              */
/* Register type referenced: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_2_5    */
/* Register template referenced: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_2_5 */
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_2_5_OFFSET 0x3a2
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_2_5_BYTE_OFFSET 0xe88
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_2_5_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_2_5_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_2_5_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_2_5_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_pk_efuse.sta_pk_efuse_3_5              */
/* Register type referenced: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_3_5    */
/* Register template referenced: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_3_5 */
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_3_5_OFFSET 0x3a3
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_3_5_BYTE_OFFSET 0xe8c
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_3_5_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_3_5_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_3_5_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_3_5_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_pk_efuse.sta_pk_efuse_4_5              */
/* Register type referenced: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_4_5    */
/* Register template referenced: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_4_5 */
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_4_5_OFFSET 0x3a4
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_4_5_BYTE_OFFSET 0xe90
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_4_5_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_4_5_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_4_5_RESET_VALUE 0x00000000
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_4_5_RESET_MASK 0xffffff80
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_4_5_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_4_5_WRITE_MASK 0x00000000
/* Wide Register member: cap_ms_csr.sta_pk_efuse_val                       */
/* Wide Register type referenced: cap_ms_csr::sta_pk_efuse_val             */
/* Wide Register template referenced: cap_ms_csr::sta_pk_efuse_val         */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_OFFSET 0x3b0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_BYTE_OFFSET 0xec0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_WRITE_ACCESS 0
/* Register member: cap_ms_csr::sta_pk_efuse_val.sta_pk_efuse_val_0_16     */
/* Register type referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_0_16 */
/* Register template referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_0_16 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_0_16_OFFSET 0x3b0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_0_16_BYTE_OFFSET 0xec0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_0_16_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_0_16_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_0_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_0_16_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_pk_efuse_val.sta_pk_efuse_val_1_16     */
/* Register type referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_1_16 */
/* Register template referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_1_16 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_1_16_OFFSET 0x3b1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_1_16_BYTE_OFFSET 0xec4
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_1_16_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_1_16_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_1_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_1_16_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_pk_efuse_val.sta_pk_efuse_val_2_16     */
/* Register type referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_2_16 */
/* Register template referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_2_16 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_2_16_OFFSET 0x3b2
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_2_16_BYTE_OFFSET 0xec8
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_2_16_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_2_16_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_2_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_2_16_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_pk_efuse_val.sta_pk_efuse_val_3_16     */
/* Register type referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_3_16 */
/* Register template referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_3_16 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_3_16_OFFSET 0x3b3
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_3_16_BYTE_OFFSET 0xecc
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_3_16_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_3_16_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_3_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_3_16_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_pk_efuse_val.sta_pk_efuse_val_4_16     */
/* Register type referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_4_16 */
/* Register template referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_4_16 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_4_16_OFFSET 0x3b4
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_4_16_BYTE_OFFSET 0xed0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_4_16_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_4_16_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_4_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_4_16_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_pk_efuse_val.sta_pk_efuse_val_5_16     */
/* Register type referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_5_16 */
/* Register template referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_5_16 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_5_16_OFFSET 0x3b5
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_5_16_BYTE_OFFSET 0xed4
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_5_16_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_5_16_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_5_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_5_16_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_pk_efuse_val.sta_pk_efuse_val_6_16     */
/* Register type referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_6_16 */
/* Register template referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_6_16 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_6_16_OFFSET 0x3b6
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_6_16_BYTE_OFFSET 0xed8
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_6_16_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_6_16_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_6_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_6_16_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_pk_efuse_val.sta_pk_efuse_val_7_16     */
/* Register type referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_7_16 */
/* Register template referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_7_16 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_7_16_OFFSET 0x3b7
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_7_16_BYTE_OFFSET 0xedc
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_7_16_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_7_16_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_7_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_7_16_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_pk_efuse_val.sta_pk_efuse_val_8_16     */
/* Register type referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_8_16 */
/* Register template referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_8_16 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_8_16_OFFSET 0x3b8
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_8_16_BYTE_OFFSET 0xee0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_8_16_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_8_16_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_8_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_8_16_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_pk_efuse_val.sta_pk_efuse_val_9_16     */
/* Register type referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_9_16 */
/* Register template referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_9_16 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_9_16_OFFSET 0x3b9
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_9_16_BYTE_OFFSET 0xee4
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_9_16_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_9_16_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_9_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_9_16_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_pk_efuse_val.sta_pk_efuse_val_10_16    */
/* Register type referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_10_16 */
/* Register template referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_10_16 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_10_16_OFFSET 0x3ba
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_10_16_BYTE_OFFSET 0xee8
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_10_16_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_10_16_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_10_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_10_16_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_pk_efuse_val.sta_pk_efuse_val_11_16    */
/* Register type referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_11_16 */
/* Register template referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_11_16 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_11_16_OFFSET 0x3bb
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_11_16_BYTE_OFFSET 0xeec
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_11_16_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_11_16_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_11_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_11_16_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_pk_efuse_val.sta_pk_efuse_val_12_16    */
/* Register type referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_12_16 */
/* Register template referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_12_16 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_12_16_OFFSET 0x3bc
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_12_16_BYTE_OFFSET 0xef0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_12_16_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_12_16_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_12_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_12_16_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_pk_efuse_val.sta_pk_efuse_val_13_16    */
/* Register type referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_13_16 */
/* Register template referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_13_16 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_13_16_OFFSET 0x3bd
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_13_16_BYTE_OFFSET 0xef4
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_13_16_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_13_16_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_13_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_13_16_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_pk_efuse_val.sta_pk_efuse_val_14_16    */
/* Register type referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_14_16 */
/* Register template referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_14_16 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_14_16_OFFSET 0x3be
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_14_16_BYTE_OFFSET 0xef8
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_14_16_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_14_16_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_14_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_14_16_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_pk_efuse_val.sta_pk_efuse_val_15_16    */
/* Register type referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_15_16 */
/* Register template referenced: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_15_16 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_15_16_OFFSET 0x3bf
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_15_16_BYTE_OFFSET 0xefc
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_15_16_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_15_16_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_15_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_15_16_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.cfg_ds16_efuse                              */
/* Register type referenced: cap_ms_csr::cfg_ds16_efuse                    */
/* Register template referenced: cap_ms_csr::cfg_ds16_efuse                */
#define CAP_MS_CSR_CFG_DS16_EFUSE_OFFSET 0x3c0
#define CAP_MS_CSR_CFG_DS16_EFUSE_BYTE_OFFSET 0xf00
#define CAP_MS_CSR_CFG_DS16_EFUSE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_RESET_VALUE 0x00008101
#define CAP_MS_CSR_CFG_DS16_EFUSE_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_DS16_EFUSE_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_DS16_EFUSE_WRITE_MASK 0x0001ffff
/* Wide Register member: cap_ms_csr.sta_ds16_efuse                         */
/* Wide Register type referenced: cap_ms_csr::sta_ds16_efuse               */
/* Wide Register template referenced: cap_ms_csr::sta_ds16_efuse           */
#define CAP_MS_CSR_STA_DS16_EFUSE_OFFSET 0x3c8
#define CAP_MS_CSR_STA_DS16_EFUSE_BYTE_OFFSET 0xf20
#define CAP_MS_CSR_STA_DS16_EFUSE_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_EFUSE_WRITE_ACCESS 0
/* Register member: cap_ms_csr::sta_ds16_efuse.sta_ds16_efuse_0_5          */
/* Register type referenced: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_0_5 */
/* Register template referenced: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_0_5 */
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_OFFSET 0x3c8
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_BYTE_OFFSET 0xf20
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_ds16_efuse.sta_ds16_efuse_1_5          */
/* Register type referenced: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_1_5 */
/* Register template referenced: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_1_5 */
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_1_5_OFFSET 0x3c9
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_1_5_BYTE_OFFSET 0xf24
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_1_5_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_1_5_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_1_5_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_1_5_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_ds16_efuse.sta_ds16_efuse_2_5          */
/* Register type referenced: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_2_5 */
/* Register template referenced: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_2_5 */
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_2_5_OFFSET 0x3ca
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_2_5_BYTE_OFFSET 0xf28
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_2_5_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_2_5_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_2_5_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_2_5_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_ds16_efuse.sta_ds16_efuse_3_5          */
/* Register type referenced: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_3_5 */
/* Register template referenced: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_3_5 */
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_3_5_OFFSET 0x3cb
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_3_5_BYTE_OFFSET 0xf2c
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_3_5_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_3_5_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_3_5_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_3_5_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_ds16_efuse.sta_ds16_efuse_4_5          */
/* Register type referenced: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_4_5 */
/* Register template referenced: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_4_5 */
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_4_5_OFFSET 0x3cc
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_4_5_BYTE_OFFSET 0xf30
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_4_5_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_4_5_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_4_5_RESET_VALUE 0x00000000
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_4_5_RESET_MASK 0xffffffe0
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_4_5_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_4_5_WRITE_MASK 0x00000000
/* Wide Register member: cap_ms_csr.sta_ds16_die_id                        */
/* Wide Register type referenced: cap_ms_csr::sta_ds16_die_id              */
/* Wide Register template referenced: cap_ms_csr::sta_ds16_die_id          */
#define CAP_MS_CSR_STA_DS16_DIE_ID_OFFSET 0x3d0
#define CAP_MS_CSR_STA_DS16_DIE_ID_BYTE_OFFSET 0xf40
#define CAP_MS_CSR_STA_DS16_DIE_ID_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_DIE_ID_WRITE_ACCESS 0
/* Register member: cap_ms_csr::sta_ds16_die_id.sta_ds16_die_id_0_4        */
/* Register type referenced: cap_ms_csr::sta_ds16_die_id::sta_ds16_die_id_0_4 */
/* Register template referenced: cap_ms_csr::sta_ds16_die_id::sta_ds16_die_id_0_4 */
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_0_4_OFFSET 0x3d0
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_0_4_BYTE_OFFSET 0xf40
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_0_4_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_0_4_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_0_4_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_0_4_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_ds16_die_id.sta_ds16_die_id_1_4        */
/* Register type referenced: cap_ms_csr::sta_ds16_die_id::sta_ds16_die_id_1_4 */
/* Register template referenced: cap_ms_csr::sta_ds16_die_id::sta_ds16_die_id_1_4 */
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_1_4_OFFSET 0x3d1
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_1_4_BYTE_OFFSET 0xf44
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_1_4_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_1_4_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_1_4_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_1_4_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_ds16_die_id.sta_ds16_die_id_2_4        */
/* Register type referenced: cap_ms_csr::sta_ds16_die_id::sta_ds16_die_id_2_4 */
/* Register template referenced: cap_ms_csr::sta_ds16_die_id::sta_ds16_die_id_2_4 */
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_2_4_OFFSET 0x3d2
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_2_4_BYTE_OFFSET 0xf48
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_2_4_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_2_4_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_2_4_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_2_4_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_ds16_die_id.sta_ds16_die_id_3_4        */
/* Register type referenced: cap_ms_csr::sta_ds16_die_id::sta_ds16_die_id_3_4 */
/* Register template referenced: cap_ms_csr::sta_ds16_die_id::sta_ds16_die_id_3_4 */
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_3_4_OFFSET 0x3d3
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_3_4_BYTE_OFFSET 0xf4c
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_3_4_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_3_4_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_3_4_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_3_4_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.cfg_ecc_disable_qspi_ram                    */
/* Register type referenced: cap_ms_csr::cfg_ecc_disable_qspi_ram          */
/* Register template referenced: cap_ms_csr::cfg_ecc_disable_qspi_ram      */
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_OFFSET 0x3d4
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_BYTE_OFFSET 0xf50
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_WRITE_MASK 0x00000003
/* Register member: cap_ms_csr.sta_ecc_qspi_ram                            */
/* Register type referenced: cap_ms_csr::sta_ecc_qspi_ram                  */
/* Register template referenced: cap_ms_csr::sta_ecc_qspi_ram              */
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_OFFSET 0x3d5
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_BYTE_OFFSET 0xf54
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_READ_ACCESS 1
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_RESET_VALUE 0x00000000
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_RESET_MASK 0xfff80000
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.cfg_qspi                                    */
/* Register type referenced: cap_ms_csr::cfg_qspi                          */
/* Register template referenced: cap_ms_csr::cfg_qspi                      */
#define CAP_MS_CSR_CFG_QSPI_OFFSET 0x3d6
#define CAP_MS_CSR_CFG_QSPI_BYTE_OFFSET 0xf58
#define CAP_MS_CSR_CFG_QSPI_READ_ACCESS 1
#define CAP_MS_CSR_CFG_QSPI_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_QSPI_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_QSPI_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_QSPI_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_QSPI_WRITE_MASK 0x00000003
/* Register member: cap_ms_csr.cfg_bist_ssram                              */
/* Register type referenced: cap_ms_csr::cfg_bist_ssram                    */
/* Register template referenced: cap_ms_csr::cfg_bist_ssram                */
#define CAP_MS_CSR_CFG_BIST_SSRAM_OFFSET 0x3d7
#define CAP_MS_CSR_CFG_BIST_SSRAM_BYTE_OFFSET 0xf5c
#define CAP_MS_CSR_CFG_BIST_SSRAM_READ_ACCESS 1
#define CAP_MS_CSR_CFG_BIST_SSRAM_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_BIST_SSRAM_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_BIST_SSRAM_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_BIST_SSRAM_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_BIST_SSRAM_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr.sta_bist_ssram                              */
/* Register type referenced: cap_ms_csr::sta_bist_ssram                    */
/* Register template referenced: cap_ms_csr::sta_bist_ssram                */
#define CAP_MS_CSR_STA_BIST_SSRAM_OFFSET 0x3d8
#define CAP_MS_CSR_STA_BIST_SSRAM_BYTE_OFFSET 0xf60
#define CAP_MS_CSR_STA_BIST_SSRAM_READ_ACCESS 1
#define CAP_MS_CSR_STA_BIST_SSRAM_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_BIST_SSRAM_RESET_VALUE 0x00000000
#define CAP_MS_CSR_STA_BIST_SSRAM_RESET_MASK 0xfffffffc
#define CAP_MS_CSR_STA_BIST_SSRAM_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_BIST_SSRAM_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.sta_ecc_bl2_ram                             */
/* Register type referenced: cap_ms_csr::sta_ecc_bl2_ram                   */
/* Register template referenced: cap_ms_csr::sta_ecc_bl2_ram               */
#define CAP_MS_CSR_STA_ECC_BL2_RAM_OFFSET 0x3d9
#define CAP_MS_CSR_STA_ECC_BL2_RAM_BYTE_OFFSET 0xf64
#define CAP_MS_CSR_STA_ECC_BL2_RAM_READ_ACCESS 1
#define CAP_MS_CSR_STA_ECC_BL2_RAM_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ECC_BL2_RAM_RESET_VALUE 0x00000000
#define CAP_MS_CSR_STA_ECC_BL2_RAM_RESET_MASK 0xffc00000
#define CAP_MS_CSR_STA_ECC_BL2_RAM_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_ECC_BL2_RAM_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.cfg_ecc_disable_bl2_ram                     */
/* Register type referenced: cap_ms_csr::cfg_ecc_disable_bl2_ram           */
/* Register template referenced: cap_ms_csr::cfg_ecc_disable_bl2_ram       */
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_OFFSET 0x3da
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_BYTE_OFFSET 0xf68
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_WRITE_MASK 0x00000003
/* Register member: cap_ms_csr.sta_mem_init_bl2_ram                        */
/* Register type referenced: cap_ms_csr::sta_mem_init_bl2_ram              */
/* Register template referenced: cap_ms_csr::sta_mem_init_bl2_ram          */
#define CAP_MS_CSR_STA_MEM_INIT_BL2_RAM_OFFSET 0x3db
#define CAP_MS_CSR_STA_MEM_INIT_BL2_RAM_BYTE_OFFSET 0xf6c
#define CAP_MS_CSR_STA_MEM_INIT_BL2_RAM_READ_ACCESS 1
#define CAP_MS_CSR_STA_MEM_INIT_BL2_RAM_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_MEM_INIT_BL2_RAM_RESET_VALUE 0x00000000
#define CAP_MS_CSR_STA_MEM_INIT_BL2_RAM_RESET_MASK 0xfffffffe
#define CAP_MS_CSR_STA_MEM_INIT_BL2_RAM_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_MEM_INIT_BL2_RAM_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.cfg_ssram                                   */
/* Register type referenced: cap_ms_csr::cfg_ssram                         */
/* Register template referenced: cap_ms_csr::cfg_ssram                     */
#define CAP_MS_CSR_CFG_SSRAM_OFFSET 0x3dc
#define CAP_MS_CSR_CFG_SSRAM_BYTE_OFFSET 0xf70
#define CAP_MS_CSR_CFG_SSRAM_READ_ACCESS 1
#define CAP_MS_CSR_CFG_SSRAM_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_SSRAM_RESET_VALUE 0x00000001
#define CAP_MS_CSR_CFG_SSRAM_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_SSRAM_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_SSRAM_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr.cfg_c2j_general                             */
/* Register type referenced: cap_ms_csr::cfg_c2j_general                   */
/* Register template referenced: cap_ms_csr::cfg_c2j_general               */
#define CAP_MS_CSR_CFG_C2J_GENERAL_OFFSET 0x3dd
#define CAP_MS_CSR_CFG_C2J_GENERAL_BYTE_OFFSET 0xf74
#define CAP_MS_CSR_CFG_C2J_GENERAL_READ_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_GENERAL_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_GENERAL_RESET_VALUE 0x00000053
#define CAP_MS_CSR_CFG_C2J_GENERAL_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_C2J_GENERAL_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_C2J_GENERAL_WRITE_MASK 0x01ffffff
/* Wide Register member: cap_ms_csr.cfg_c2j_tms                            */
/* Wide Register type referenced: cap_ms_csr::cfg_c2j_tms                  */
/* Wide Register template referenced: cap_ms_csr::cfg_c2j_tms              */
#define CAP_MS_CSR_CFG_C2J_TMS_OFFSET 0x3e0
#define CAP_MS_CSR_CFG_C2J_TMS_BYTE_OFFSET 0xf80
#define CAP_MS_CSR_CFG_C2J_TMS_READ_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TMS_WRITE_ACCESS 1
/* Register member: cap_ms_csr::cfg_c2j_tms.cfg_c2j_tms_0_3                */
/* Register type referenced: cap_ms_csr::cfg_c2j_tms::cfg_c2j_tms_0_3      */
/* Register template referenced: cap_ms_csr::cfg_c2j_tms::cfg_c2j_tms_0_3  */
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_OFFSET 0x3e0
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_BYTE_OFFSET 0xf80
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_READ_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::cfg_c2j_tms.cfg_c2j_tms_1_3                */
/* Register type referenced: cap_ms_csr::cfg_c2j_tms::cfg_c2j_tms_1_3      */
/* Register template referenced: cap_ms_csr::cfg_c2j_tms::cfg_c2j_tms_1_3  */
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_OFFSET 0x3e1
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_BYTE_OFFSET 0xf84
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_READ_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::cfg_c2j_tms.cfg_c2j_tms_2_3                */
/* Register type referenced: cap_ms_csr::cfg_c2j_tms::cfg_c2j_tms_2_3      */
/* Register template referenced: cap_ms_csr::cfg_c2j_tms::cfg_c2j_tms_2_3  */
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_OFFSET 0x3e2
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_BYTE_OFFSET 0xf88
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_READ_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ms_csr.cfg_c2j_tdi                            */
/* Wide Register type referenced: cap_ms_csr::cfg_c2j_tdi                  */
/* Wide Register template referenced: cap_ms_csr::cfg_c2j_tdi              */
#define CAP_MS_CSR_CFG_C2J_TDI_OFFSET 0x3e4
#define CAP_MS_CSR_CFG_C2J_TDI_BYTE_OFFSET 0xf90
#define CAP_MS_CSR_CFG_C2J_TDI_READ_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TDI_WRITE_ACCESS 1
/* Register member: cap_ms_csr::cfg_c2j_tdi.cfg_c2j_tdi_0_3                */
/* Register type referenced: cap_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_0_3      */
/* Register template referenced: cap_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_0_3  */
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_OFFSET 0x3e4
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_BYTE_OFFSET 0xf90
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_READ_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::cfg_c2j_tdi.cfg_c2j_tdi_1_3                */
/* Register type referenced: cap_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_1_3      */
/* Register template referenced: cap_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_1_3  */
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_OFFSET 0x3e5
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_BYTE_OFFSET 0xf94
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_READ_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::cfg_c2j_tdi.cfg_c2j_tdi_2_3                */
/* Register type referenced: cap_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_2_3      */
/* Register template referenced: cap_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_2_3  */
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_OFFSET 0x3e6
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_BYTE_OFFSET 0xf98
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_READ_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ms_csr.sta_c2j_status                         */
/* Wide Register type referenced: cap_ms_csr::sta_c2j_status               */
/* Wide Register template referenced: cap_ms_csr::sta_c2j_status           */
#define CAP_MS_CSR_STA_C2J_STATUS_OFFSET 0x3e8
#define CAP_MS_CSR_STA_C2J_STATUS_BYTE_OFFSET 0xfa0
#define CAP_MS_CSR_STA_C2J_STATUS_READ_ACCESS 1
#define CAP_MS_CSR_STA_C2J_STATUS_WRITE_ACCESS 0
/* Register member: cap_ms_csr::sta_c2j_status.sta_c2j_status_0_3          */
/* Register type referenced: cap_ms_csr::sta_c2j_status::sta_c2j_status_0_3 */
/* Register template referenced: cap_ms_csr::sta_c2j_status::sta_c2j_status_0_3 */
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_OFFSET 0x3e8
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_BYTE_OFFSET 0xfa0
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_READ_ACCESS 1
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_c2j_status.sta_c2j_status_1_3          */
/* Register type referenced: cap_ms_csr::sta_c2j_status::sta_c2j_status_1_3 */
/* Register template referenced: cap_ms_csr::sta_c2j_status::sta_c2j_status_1_3 */
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_OFFSET 0x3e9
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_BYTE_OFFSET 0xfa4
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_READ_ACCESS 1
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_c2j_status.sta_c2j_status_2_3          */
/* Register type referenced: cap_ms_csr::sta_c2j_status::sta_c2j_status_2_3 */
/* Register template referenced: cap_ms_csr::sta_c2j_status::sta_c2j_status_2_3 */
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_OFFSET 0x3ea
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_BYTE_OFFSET 0xfa8
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_READ_ACCESS 1
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_RESET_VALUE 0x00000000
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_RESET_MASK 0xfffffffc
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.cfg_mdio_general                            */
/* Register type referenced: cap_ms_csr::cfg_mdio_general                  */
/* Register template referenced: cap_ms_csr::cfg_mdio_general              */
#define CAP_MS_CSR_CFG_MDIO_GENERAL_OFFSET 0x3ec
#define CAP_MS_CSR_CFG_MDIO_GENERAL_BYTE_OFFSET 0xfb0
#define CAP_MS_CSR_CFG_MDIO_GENERAL_READ_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_GENERAL_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_GENERAL_RESET_VALUE 0x00030140
#define CAP_MS_CSR_CFG_MDIO_GENERAL_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_MDIO_GENERAL_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_MDIO_GENERAL_WRITE_MASK 0x1fffffff
/* Register member: cap_ms_csr.cfg_mdio_access                             */
/* Register type referenced: cap_ms_csr::cfg_mdio_access                   */
/* Register template referenced: cap_ms_csr::cfg_mdio_access               */
#define CAP_MS_CSR_CFG_MDIO_ACCESS_OFFSET 0x3ed
#define CAP_MS_CSR_CFG_MDIO_ACCESS_BYTE_OFFSET 0xfb4
#define CAP_MS_CSR_CFG_MDIO_ACCESS_READ_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_ACCESS_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_ACCESS_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_MDIO_ACCESS_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_MDIO_ACCESS_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_MDIO_ACCESS_WRITE_MASK 0x0007ffff
/* Register member: cap_ms_csr.sta_mdio_status                             */
/* Register type referenced: cap_ms_csr::sta_mdio_status                   */
/* Register template referenced: cap_ms_csr::sta_mdio_status               */
#define CAP_MS_CSR_STA_MDIO_STATUS_OFFSET 0x3ee
#define CAP_MS_CSR_STA_MDIO_STATUS_BYTE_OFFSET 0xfb8
#define CAP_MS_CSR_STA_MDIO_STATUS_READ_ACCESS 1
#define CAP_MS_CSR_STA_MDIO_STATUS_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_MDIO_STATUS_RESET_VALUE 0x00000000
#define CAP_MS_CSR_STA_MDIO_STATUS_RESET_MASK 0xfffe0000
#define CAP_MS_CSR_STA_MDIO_STATUS_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_MDIO_STATUS_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.sta_tap_chipid                              */
/* Register type referenced: cap_ms_csr::sta_tap_chipid                    */
/* Register template referenced: cap_ms_csr::sta_tap_chipid                */
#define CAP_MS_CSR_STA_TAP_CHIPID_OFFSET 0x3ef
#define CAP_MS_CSR_STA_TAP_CHIPID_BYTE_OFFSET 0xfbc
#define CAP_MS_CSR_STA_TAP_CHIPID_READ_ACCESS 1
#define CAP_MS_CSR_STA_TAP_CHIPID_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_TAP_CHIPID_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_TAP_CHIPID_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.cfg_dci                                     */
/* Register type referenced: cap_ms_csr::cfg_dci                           */
/* Register template referenced: cap_ms_csr::cfg_dci                       */
#define CAP_MS_CSR_CFG_DCI_OFFSET 0x3f0
#define CAP_MS_CSR_CFG_DCI_BYTE_OFFSET 0xfc0
#define CAP_MS_CSR_CFG_DCI_READ_ACCESS 1
#define CAP_MS_CSR_CFG_DCI_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_DCI_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_DCI_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_DCI_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_DCI_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr.cfg_ms_dap                                  */
/* Register type referenced: cap_ms_csr::cfg_ms_dap                        */
/* Register template referenced: cap_ms_csr::cfg_ms_dap                    */
#define CAP_MS_CSR_CFG_MS_DAP_OFFSET 0x3f1
#define CAP_MS_CSR_CFG_MS_DAP_BYTE_OFFSET 0xfc4
#define CAP_MS_CSR_CFG_MS_DAP_READ_ACCESS 1
#define CAP_MS_CSR_CFG_MS_DAP_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_MS_DAP_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_MS_DAP_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_MS_DAP_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_MS_DAP_WRITE_MASK 0x00000003
/* Register member: cap_ms_csr.cfg_socket                                  */
/* Register type referenced: cap_ms_csr::cfg_socket                        */
/* Register template referenced: cap_ms_csr::cfg_socket                    */
#define CAP_MS_CSR_CFG_SOCKET_OFFSET 0x3f2
#define CAP_MS_CSR_CFG_SOCKET_BYTE_OFFSET 0xfc8
#define CAP_MS_CSR_CFG_SOCKET_READ_ACCESS 1
#define CAP_MS_CSR_CFG_SOCKET_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_SOCKET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_SOCKET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_SOCKET_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_SOCKET_WRITE_MASK 0x00000003
/* Register member: cap_ms_csr.cfg_msem                                    */
/* Register type referenced: cap_ms_csr::cfg_msem                          */
/* Register template referenced: cap_ms_csr::cfg_msem                      */
#define CAP_MS_CSR_CFG_MSEM_OFFSET 0x3f3
#define CAP_MS_CSR_CFG_MSEM_BYTE_OFFSET 0xfcc
#define CAP_MS_CSR_CFG_MSEM_READ_ACCESS 1
#define CAP_MS_CSR_CFG_MSEM_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_MSEM_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_MSEM_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_MSEM_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_MSEM_WRITE_MASK 0x000000ff
/* Register member: cap_ms_csr.cfg_cache_esec                              */
/* Register type referenced: cap_ms_csr::cfg_cache_esec                    */
/* Register template referenced: cap_ms_csr::cfg_cache_esec                */
#define CAP_MS_CSR_CFG_CACHE_ESEC_OFFSET 0x3f4
#define CAP_MS_CSR_CFG_CACHE_ESEC_BYTE_OFFSET 0xfd0
#define CAP_MS_CSR_CFG_CACHE_ESEC_READ_ACCESS 1
#define CAP_MS_CSR_CFG_CACHE_ESEC_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_CACHE_ESEC_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_CACHE_ESEC_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_CACHE_ESEC_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_CACHE_ESEC_WRITE_MASK 0x000000ff
/* Register member: cap_ms_csr.cfg_uid2sid                                 */
/* Register type referenced: cap_ms_csr::cfg_uid2sid                       */
/* Register template referenced: cap_ms_csr::cfg_uid2sid                   */
#define CAP_MS_CSR_CFG_UID2SID_OFFSET 0x3f5
#define CAP_MS_CSR_CFG_UID2SID_BYTE_OFFSET 0xfd4
#define CAP_MS_CSR_CFG_UID2SID_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SID_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SID_RESET_VALUE 0x0000c101
#define CAP_MS_CSR_CFG_UID2SID_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SID_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SID_WRITE_MASK 0x003fffff
/* Register member: cap_ms_csr.cfg_sid2uid                                 */
/* Register type referenced: cap_ms_csr::cfg_sid2uid                       */
/* Register template referenced: cap_ms_csr::cfg_sid2uid                   */
#define CAP_MS_CSR_CFG_SID2UID_OFFSET 0x3f6
#define CAP_MS_CSR_CFG_SID2UID_BYTE_OFFSET 0xfd8
#define CAP_MS_CSR_CFG_SID2UID_READ_ACCESS 1
#define CAP_MS_CSR_CFG_SID2UID_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_SID2UID_RESET_VALUE 0x07e50001
#define CAP_MS_CSR_CFG_SID2UID_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_SID2UID_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_SID2UID_WRITE_MASK 0x07ffffff
/* Register member: cap_ms_csr.sta_sid2uid                                 */
/* Register type referenced: cap_ms_csr::sta_sid2uid                       */
/* Register template referenced: cap_ms_csr::sta_sid2uid                   */
#define CAP_MS_CSR_STA_SID2UID_OFFSET 0x3f7
#define CAP_MS_CSR_STA_SID2UID_BYTE_OFFSET 0xfdc
#define CAP_MS_CSR_STA_SID2UID_READ_ACCESS 1
#define CAP_MS_CSR_STA_SID2UID_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_SID2UID_RESET_VALUE 0x00000000
#define CAP_MS_CSR_STA_SID2UID_RESET_MASK 0xfffffffc
#define CAP_MS_CSR_STA_SID2UID_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_SID2UID_WRITE_MASK 0x00000000
/* Wide Register member: cap_ms_csr.sta_sid2uid_pending                    */
/* Wide Register type referenced: cap_ms_csr::sta_sid2uid_pending          */
/* Wide Register template referenced: cap_ms_csr::sta_sid2uid_pending      */
#define CAP_MS_CSR_STA_SID2UID_PENDING_OFFSET 0x3f8
#define CAP_MS_CSR_STA_SID2UID_PENDING_BYTE_OFFSET 0xfe0
#define CAP_MS_CSR_STA_SID2UID_PENDING_READ_ACCESS 1
#define CAP_MS_CSR_STA_SID2UID_PENDING_WRITE_ACCESS 0
/* Register member: cap_ms_csr::sta_sid2uid_pending.sta_sid2uid_pending_0_3 */
/* Register type referenced: cap_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_0_3 */
/* Register template referenced: cap_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_0_3 */
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_OFFSET 0x3f8
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_BYTE_OFFSET 0xfe0
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_READ_ACCESS 1
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_sid2uid_pending.sta_sid2uid_pending_1_3 */
/* Register type referenced: cap_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_1_3 */
/* Register template referenced: cap_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_1_3 */
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_OFFSET 0x3f9
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_BYTE_OFFSET 0xfe4
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_READ_ACCESS 1
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::sta_sid2uid_pending.sta_sid2uid_pending_2_3 */
/* Register type referenced: cap_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_2_3 */
/* Register template referenced: cap_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_2_3 */
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_OFFSET 0x3fa
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_BYTE_OFFSET 0xfe8
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_READ_ACCESS 1
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.sta_rst                                     */
/* Register type referenced: cap_ms_csr::sta_rst                           */
/* Register template referenced: cap_ms_csr::sta_rst                       */
#define CAP_MS_CSR_STA_RST_OFFSET 0x3fc
#define CAP_MS_CSR_STA_RST_BYTE_OFFSET 0xff0
#define CAP_MS_CSR_STA_RST_READ_ACCESS 1
#define CAP_MS_CSR_STA_RST_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_RST_RESET_VALUE 0x00000000
#define CAP_MS_CSR_STA_RST_RESET_MASK 0xfffffffc
#define CAP_MS_CSR_STA_RST_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_RST_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.ms_cfg_debug                                */
/* Register type referenced: cap_ms_csr::ms_cfg_debug                      */
/* Register template referenced: cap_ms_csr::ms_cfg_debug                  */
#define CAP_MS_CSR_MS_CFG_DEBUG_OFFSET 0x3fd
#define CAP_MS_CSR_MS_CFG_DEBUG_BYTE_OFFSET 0xff4
#define CAP_MS_CSR_MS_CFG_DEBUG_READ_ACCESS 1
#define CAP_MS_CSR_MS_CFG_DEBUG_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_CFG_DEBUG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_MS_CFG_DEBUG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_MS_CFG_DEBUG_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_CFG_DEBUG_WRITE_MASK 0x00000007
/* Register member: cap_ms_csr.cfg_nx_bist                                 */
/* Register type referenced: cap_ms_csr::cfg_nx_bist                       */
/* Register template referenced: cap_ms_csr::cfg_nx_bist                   */
#define CAP_MS_CSR_CFG_NX_BIST_OFFSET 0x3fe
#define CAP_MS_CSR_CFG_NX_BIST_BYTE_OFFSET 0xff8
#define CAP_MS_CSR_CFG_NX_BIST_READ_ACCESS 1
#define CAP_MS_CSR_CFG_NX_BIST_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_NX_BIST_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_NX_BIST_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_NX_BIST_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_NX_BIST_WRITE_MASK 0x0000007f
/* Register member: cap_ms_csr.sta_nx_bist                                 */
/* Register type referenced: cap_ms_csr::sta_nx_bist                       */
/* Register template referenced: cap_ms_csr::sta_nx_bist                   */
#define CAP_MS_CSR_STA_NX_BIST_OFFSET 0x3ff
#define CAP_MS_CSR_STA_NX_BIST_BYTE_OFFSET 0xffc
#define CAP_MS_CSR_STA_NX_BIST_READ_ACCESS 1
#define CAP_MS_CSR_STA_NX_BIST_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_NX_BIST_RESET_VALUE 0x00000000
#define CAP_MS_CSR_STA_NX_BIST_RESET_MASK 0xffffc000
#define CAP_MS_CSR_STA_NX_BIST_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_NX_BIST_WRITE_MASK 0x00000000
/* Wide Register member: cap_ms_csr.ms_axi                                 */
/* Wide Register type referenced: cap_ms_csr::ms_axi                       */
/* Wide Register template referenced: cap_ms_csr::ms_axi                   */
#define CAP_MS_CSR_MS_AXI_OFFSET 0x400
#define CAP_MS_CSR_MS_AXI_BYTE_OFFSET 0x1000
#define CAP_MS_CSR_MS_AXI_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_WRITE_ACCESS 1
/* Register member: cap_ms_csr::ms_axi.ms_axi_0_16                         */
/* Register type referenced: cap_ms_csr::ms_axi::ms_axi_0_16               */
/* Register template referenced: cap_ms_csr::ms_axi::ms_axi_0_16           */
#define CAP_MS_CSR_MS_AXI_MS_AXI_0_16_OFFSET 0x400
#define CAP_MS_CSR_MS_AXI_MS_AXI_0_16_BYTE_OFFSET 0x1000
#define CAP_MS_CSR_MS_AXI_MS_AXI_0_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_0_16_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_0_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_0_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_axi.ms_axi_1_16                         */
/* Register type referenced: cap_ms_csr::ms_axi::ms_axi_1_16               */
/* Register template referenced: cap_ms_csr::ms_axi::ms_axi_1_16           */
#define CAP_MS_CSR_MS_AXI_MS_AXI_1_16_OFFSET 0x401
#define CAP_MS_CSR_MS_AXI_MS_AXI_1_16_BYTE_OFFSET 0x1004
#define CAP_MS_CSR_MS_AXI_MS_AXI_1_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_1_16_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_1_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_1_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_axi.ms_axi_2_16                         */
/* Register type referenced: cap_ms_csr::ms_axi::ms_axi_2_16               */
/* Register template referenced: cap_ms_csr::ms_axi::ms_axi_2_16           */
#define CAP_MS_CSR_MS_AXI_MS_AXI_2_16_OFFSET 0x402
#define CAP_MS_CSR_MS_AXI_MS_AXI_2_16_BYTE_OFFSET 0x1008
#define CAP_MS_CSR_MS_AXI_MS_AXI_2_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_2_16_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_2_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_2_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_axi.ms_axi_3_16                         */
/* Register type referenced: cap_ms_csr::ms_axi::ms_axi_3_16               */
/* Register template referenced: cap_ms_csr::ms_axi::ms_axi_3_16           */
#define CAP_MS_CSR_MS_AXI_MS_AXI_3_16_OFFSET 0x403
#define CAP_MS_CSR_MS_AXI_MS_AXI_3_16_BYTE_OFFSET 0x100c
#define CAP_MS_CSR_MS_AXI_MS_AXI_3_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_3_16_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_3_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_3_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_axi.ms_axi_4_16                         */
/* Register type referenced: cap_ms_csr::ms_axi::ms_axi_4_16               */
/* Register template referenced: cap_ms_csr::ms_axi::ms_axi_4_16           */
#define CAP_MS_CSR_MS_AXI_MS_AXI_4_16_OFFSET 0x404
#define CAP_MS_CSR_MS_AXI_MS_AXI_4_16_BYTE_OFFSET 0x1010
#define CAP_MS_CSR_MS_AXI_MS_AXI_4_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_4_16_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_4_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_4_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_axi.ms_axi_5_16                         */
/* Register type referenced: cap_ms_csr::ms_axi::ms_axi_5_16               */
/* Register template referenced: cap_ms_csr::ms_axi::ms_axi_5_16           */
#define CAP_MS_CSR_MS_AXI_MS_AXI_5_16_OFFSET 0x405
#define CAP_MS_CSR_MS_AXI_MS_AXI_5_16_BYTE_OFFSET 0x1014
#define CAP_MS_CSR_MS_AXI_MS_AXI_5_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_5_16_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_5_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_5_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_axi.ms_axi_6_16                         */
/* Register type referenced: cap_ms_csr::ms_axi::ms_axi_6_16               */
/* Register template referenced: cap_ms_csr::ms_axi::ms_axi_6_16           */
#define CAP_MS_CSR_MS_AXI_MS_AXI_6_16_OFFSET 0x406
#define CAP_MS_CSR_MS_AXI_MS_AXI_6_16_BYTE_OFFSET 0x1018
#define CAP_MS_CSR_MS_AXI_MS_AXI_6_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_6_16_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_6_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_6_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_axi.ms_axi_7_16                         */
/* Register type referenced: cap_ms_csr::ms_axi::ms_axi_7_16               */
/* Register template referenced: cap_ms_csr::ms_axi::ms_axi_7_16           */
#define CAP_MS_CSR_MS_AXI_MS_AXI_7_16_OFFSET 0x407
#define CAP_MS_CSR_MS_AXI_MS_AXI_7_16_BYTE_OFFSET 0x101c
#define CAP_MS_CSR_MS_AXI_MS_AXI_7_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_7_16_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_7_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_7_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_axi.ms_axi_8_16                         */
/* Register type referenced: cap_ms_csr::ms_axi::ms_axi_8_16               */
/* Register template referenced: cap_ms_csr::ms_axi::ms_axi_8_16           */
#define CAP_MS_CSR_MS_AXI_MS_AXI_8_16_OFFSET 0x408
#define CAP_MS_CSR_MS_AXI_MS_AXI_8_16_BYTE_OFFSET 0x1020
#define CAP_MS_CSR_MS_AXI_MS_AXI_8_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_8_16_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_8_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_8_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_axi.ms_axi_9_16                         */
/* Register type referenced: cap_ms_csr::ms_axi::ms_axi_9_16               */
/* Register template referenced: cap_ms_csr::ms_axi::ms_axi_9_16           */
#define CAP_MS_CSR_MS_AXI_MS_AXI_9_16_OFFSET 0x409
#define CAP_MS_CSR_MS_AXI_MS_AXI_9_16_BYTE_OFFSET 0x1024
#define CAP_MS_CSR_MS_AXI_MS_AXI_9_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_9_16_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_9_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_9_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_axi.ms_axi_10_16                        */
/* Register type referenced: cap_ms_csr::ms_axi::ms_axi_10_16              */
/* Register template referenced: cap_ms_csr::ms_axi::ms_axi_10_16          */
#define CAP_MS_CSR_MS_AXI_MS_AXI_10_16_OFFSET 0x40a
#define CAP_MS_CSR_MS_AXI_MS_AXI_10_16_BYTE_OFFSET 0x1028
#define CAP_MS_CSR_MS_AXI_MS_AXI_10_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_10_16_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_10_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_10_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_axi.ms_axi_11_16                        */
/* Register type referenced: cap_ms_csr::ms_axi::ms_axi_11_16              */
/* Register template referenced: cap_ms_csr::ms_axi::ms_axi_11_16          */
#define CAP_MS_CSR_MS_AXI_MS_AXI_11_16_OFFSET 0x40b
#define CAP_MS_CSR_MS_AXI_MS_AXI_11_16_BYTE_OFFSET 0x102c
#define CAP_MS_CSR_MS_AXI_MS_AXI_11_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_11_16_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_11_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_11_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_axi.ms_axi_12_16                        */
/* Register type referenced: cap_ms_csr::ms_axi::ms_axi_12_16              */
/* Register template referenced: cap_ms_csr::ms_axi::ms_axi_12_16          */
#define CAP_MS_CSR_MS_AXI_MS_AXI_12_16_OFFSET 0x40c
#define CAP_MS_CSR_MS_AXI_MS_AXI_12_16_BYTE_OFFSET 0x1030
#define CAP_MS_CSR_MS_AXI_MS_AXI_12_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_12_16_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_12_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_12_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_axi.ms_axi_13_16                        */
/* Register type referenced: cap_ms_csr::ms_axi::ms_axi_13_16              */
/* Register template referenced: cap_ms_csr::ms_axi::ms_axi_13_16          */
#define CAP_MS_CSR_MS_AXI_MS_AXI_13_16_OFFSET 0x40d
#define CAP_MS_CSR_MS_AXI_MS_AXI_13_16_BYTE_OFFSET 0x1034
#define CAP_MS_CSR_MS_AXI_MS_AXI_13_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_13_16_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_13_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_13_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_axi.ms_axi_14_16                        */
/* Register type referenced: cap_ms_csr::ms_axi::ms_axi_14_16              */
/* Register template referenced: cap_ms_csr::ms_axi::ms_axi_14_16          */
#define CAP_MS_CSR_MS_AXI_MS_AXI_14_16_OFFSET 0x40e
#define CAP_MS_CSR_MS_AXI_MS_AXI_14_16_BYTE_OFFSET 0x1038
#define CAP_MS_CSR_MS_AXI_MS_AXI_14_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_14_16_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_14_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_14_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::ms_axi.ms_axi_15_16                        */
/* Register type referenced: cap_ms_csr::ms_axi::ms_axi_15_16              */
/* Register template referenced: cap_ms_csr::ms_axi::ms_axi_15_16          */
#define CAP_MS_CSR_MS_AXI_MS_AXI_15_16_OFFSET 0x40f
#define CAP_MS_CSR_MS_AXI_MS_AXI_15_16_BYTE_OFFSET 0x103c
#define CAP_MS_CSR_MS_AXI_MS_AXI_15_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_15_16_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_15_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_15_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr.csr_intr                                    */
/* Register type referenced: cap_ms_csr::csr_intr                          */
/* Register template referenced: cap_ms_csr::csr_intr                      */
#define CAP_MS_CSR_CSR_INTR_OFFSET 0x410
#define CAP_MS_CSR_CSR_INTR_BYTE_OFFSET 0x1040
#define CAP_MS_CSR_CSR_INTR_READ_ACCESS 1
#define CAP_MS_CSR_CSR_INTR_WRITE_ACCESS 1
#define CAP_MS_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define CAP_MS_CSR_CSR_INTR_READ_MASK 0xffffffff
#define CAP_MS_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: cap_ms_csr.int_groups                                     */
/* Group type referenced: cap_ms_csr::int_groups                           */
/* Group template referenced: cap_ms_csr::intgrp_status                    */
#define CAP_MS_CSR_INT_GROUPS_OFFSET 0x414
#define CAP_MS_CSR_INT_GROUPS_BYTE_OFFSET 0x1050
#define CAP_MS_CSR_INT_GROUPS_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_ms                                         */
/* Group type referenced: cap_ms_csr::int_ms                               */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_MS_OFFSET 0x418
#define CAP_MS_CSR_INT_MS_BYTE_OFFSET 0x1060
#define CAP_MS_CSR_INT_MS_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_misc                                       */
/* Group type referenced: cap_ms_csr::int_misc                             */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_MISC_OFFSET 0x41c
#define CAP_MS_CSR_INT_MISC_BYTE_OFFSET 0x1070
#define CAP_MS_CSR_INT_MISC_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_esecure                                    */
/* Group type referenced: cap_ms_csr::int_esecure                          */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_ESECURE_OFFSET 0x420
#define CAP_MS_CSR_INT_ESECURE_BYTE_OFFSET 0x1080
#define CAP_MS_CSR_INT_ESECURE_READ_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_prp1                                       */
/* Group type referenced: cap_ms_csr::int_prp1                             */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_PRP1_OFFSET 0x424
#define CAP_MS_CSR_INT_PRP1_BYTE_OFFSET 0x1090
#define CAP_MS_CSR_INT_PRP1_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_prp2                                       */
/* Group type referenced: cap_ms_csr::int_prp2                             */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_PRP2_OFFSET 0x428
#define CAP_MS_CSR_INT_PRP2_BYTE_OFFSET 0x10a0
#define CAP_MS_CSR_INT_PRP2_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_prp3                                       */
/* Group type referenced: cap_ms_csr::int_prp3                             */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_PRP3_OFFSET 0x42c
#define CAP_MS_CSR_INT_PRP3_BYTE_OFFSET 0x10b0
#define CAP_MS_CSR_INT_PRP3_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_prp4                                       */
/* Group type referenced: cap_ms_csr::int_prp4                             */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_PRP4_OFFSET 0x430
#define CAP_MS_CSR_INT_PRP4_BYTE_OFFSET 0x10c0
#define CAP_MS_CSR_INT_PRP4_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_prp5                                       */
/* Group type referenced: cap_ms_csr::int_prp5                             */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_PRP5_OFFSET 0x434
#define CAP_MS_CSR_INT_PRP5_BYTE_OFFSET 0x10d0
#define CAP_MS_CSR_INT_PRP5_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic0                                       */
/* Group type referenced: cap_ms_csr::int_gic0                             */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC0_OFFSET 0x438
#define CAP_MS_CSR_INT_GIC0_BYTE_OFFSET 0x10e0
#define CAP_MS_CSR_INT_GIC0_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC0_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic1                                       */
/* Group type referenced: cap_ms_csr::int_gic1                             */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC1_OFFSET 0x43c
#define CAP_MS_CSR_INT_GIC1_BYTE_OFFSET 0x10f0
#define CAP_MS_CSR_INT_GIC1_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC1_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic2                                       */
/* Group type referenced: cap_ms_csr::int_gic2                             */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC2_OFFSET 0x440
#define CAP_MS_CSR_INT_GIC2_BYTE_OFFSET 0x1100
#define CAP_MS_CSR_INT_GIC2_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC2_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic3                                       */
/* Group type referenced: cap_ms_csr::int_gic3                             */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC3_OFFSET 0x444
#define CAP_MS_CSR_INT_GIC3_BYTE_OFFSET 0x1110
#define CAP_MS_CSR_INT_GIC3_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC3_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic4                                       */
/* Group type referenced: cap_ms_csr::int_gic4                             */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC4_OFFSET 0x448
#define CAP_MS_CSR_INT_GIC4_BYTE_OFFSET 0x1120
#define CAP_MS_CSR_INT_GIC4_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC4_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic5                                       */
/* Group type referenced: cap_ms_csr::int_gic5                             */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC5_OFFSET 0x44c
#define CAP_MS_CSR_INT_GIC5_BYTE_OFFSET 0x1130
#define CAP_MS_CSR_INT_GIC5_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC5_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic6                                       */
/* Group type referenced: cap_ms_csr::int_gic6                             */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC6_OFFSET 0x450
#define CAP_MS_CSR_INT_GIC6_BYTE_OFFSET 0x1140
#define CAP_MS_CSR_INT_GIC6_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC6_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic7                                       */
/* Group type referenced: cap_ms_csr::int_gic7                             */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC7_OFFSET 0x454
#define CAP_MS_CSR_INT_GIC7_BYTE_OFFSET 0x1150
#define CAP_MS_CSR_INT_GIC7_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC7_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic8                                       */
/* Group type referenced: cap_ms_csr::int_gic8                             */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC8_OFFSET 0x458
#define CAP_MS_CSR_INT_GIC8_BYTE_OFFSET 0x1160
#define CAP_MS_CSR_INT_GIC8_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC8_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic9                                       */
/* Group type referenced: cap_ms_csr::int_gic9                             */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC9_OFFSET 0x45c
#define CAP_MS_CSR_INT_GIC9_BYTE_OFFSET 0x1170
#define CAP_MS_CSR_INT_GIC9_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC9_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic10                                      */
/* Group type referenced: cap_ms_csr::int_gic10                            */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC10_OFFSET 0x460
#define CAP_MS_CSR_INT_GIC10_BYTE_OFFSET 0x1180
#define CAP_MS_CSR_INT_GIC10_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC10_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic11                                      */
/* Group type referenced: cap_ms_csr::int_gic11                            */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC11_OFFSET 0x464
#define CAP_MS_CSR_INT_GIC11_BYTE_OFFSET 0x1190
#define CAP_MS_CSR_INT_GIC11_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC11_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic12                                      */
/* Group type referenced: cap_ms_csr::int_gic12                            */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC12_OFFSET 0x468
#define CAP_MS_CSR_INT_GIC12_BYTE_OFFSET 0x11a0
#define CAP_MS_CSR_INT_GIC12_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC12_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic13                                      */
/* Group type referenced: cap_ms_csr::int_gic13                            */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC13_OFFSET 0x46c
#define CAP_MS_CSR_INT_GIC13_BYTE_OFFSET 0x11b0
#define CAP_MS_CSR_INT_GIC13_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC13_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic14                                      */
/* Group type referenced: cap_ms_csr::int_gic14                            */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC14_OFFSET 0x470
#define CAP_MS_CSR_INT_GIC14_BYTE_OFFSET 0x11c0
#define CAP_MS_CSR_INT_GIC14_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC14_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic15                                      */
/* Group type referenced: cap_ms_csr::int_gic15                            */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC15_OFFSET 0x474
#define CAP_MS_CSR_INT_GIC15_BYTE_OFFSET 0x11d0
#define CAP_MS_CSR_INT_GIC15_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC15_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic16                                      */
/* Group type referenced: cap_ms_csr::int_gic16                            */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC16_OFFSET 0x478
#define CAP_MS_CSR_INT_GIC16_BYTE_OFFSET 0x11e0
#define CAP_MS_CSR_INT_GIC16_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC16_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic17                                      */
/* Group type referenced: cap_ms_csr::int_gic17                            */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC17_OFFSET 0x47c
#define CAP_MS_CSR_INT_GIC17_BYTE_OFFSET 0x11f0
#define CAP_MS_CSR_INT_GIC17_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC17_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic18                                      */
/* Group type referenced: cap_ms_csr::int_gic18                            */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC18_OFFSET 0x480
#define CAP_MS_CSR_INT_GIC18_BYTE_OFFSET 0x1200
#define CAP_MS_CSR_INT_GIC18_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC18_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic19                                      */
/* Group type referenced: cap_ms_csr::int_gic19                            */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC19_OFFSET 0x484
#define CAP_MS_CSR_INT_GIC19_BYTE_OFFSET 0x1210
#define CAP_MS_CSR_INT_GIC19_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC19_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic20                                      */
/* Group type referenced: cap_ms_csr::int_gic20                            */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC20_OFFSET 0x488
#define CAP_MS_CSR_INT_GIC20_BYTE_OFFSET 0x1220
#define CAP_MS_CSR_INT_GIC20_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC20_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic21                                      */
/* Group type referenced: cap_ms_csr::int_gic21                            */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC21_OFFSET 0x48c
#define CAP_MS_CSR_INT_GIC21_BYTE_OFFSET 0x1230
#define CAP_MS_CSR_INT_GIC21_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC21_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic22                                      */
/* Group type referenced: cap_ms_csr::int_gic22                            */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC22_OFFSET 0x490
#define CAP_MS_CSR_INT_GIC22_BYTE_OFFSET 0x1240
#define CAP_MS_CSR_INT_GIC22_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC22_WRITE_ACCESS 1
/* Group member: cap_ms_csr.int_gic23                                      */
/* Group type referenced: cap_ms_csr::int_gic23                            */
/* Group template referenced: cap_ms_csr::intgrp                           */
#define CAP_MS_CSR_INT_GIC23_OFFSET 0x494
#define CAP_MS_CSR_INT_GIC23_BYTE_OFFSET 0x1250
#define CAP_MS_CSR_INT_GIC23_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC23_WRITE_ACCESS 1
/* Register member: cap_ms_csr.cfg_uid2sidLL                               */
/* Register type referenced: cap_ms_csr::cfg_uid2sidLL                     */
/* Register template referenced: cap_ms_csr::cfg_uid2sidLL                 */
#define CAP_MS_CSR_CFG_UID2SIDLL_OFFSET 0x498
#define CAP_MS_CSR_CFG_UID2SIDLL_BYTE_OFFSET 0x1260
#define CAP_MS_CSR_CFG_UID2SIDLL_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CFG_UID2SIDLL_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SIDLL_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SIDLL_WRITE_MASK 0x0000ffff
/* Wide Register member: cap_ms_csr.cfg_uid2sidLL_hbm_hash_msk_bit0        */
/* Wide Register type referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit0 */
/* Wide Register template referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit0 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_OFFSET 0x49a
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_BYTE_OFFSET 0x1268
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_WRITE_ACCESS 1
/* Register member: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit0.cfg_uid2sidLL_hbm_hash_msk_bit0_0_2 */
/* Register type referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_0_2 */
/* Register template referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_0_2 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_OFFSET 0x49a
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_BYTE_OFFSET 0x1268
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_RESET_VALUE 0x11111100
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit0.cfg_uid2sidLL_hbm_hash_msk_bit0_1_2 */
/* Register type referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_1_2 */
/* Register template referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_1_2 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_OFFSET 0x49b
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_BYTE_OFFSET 0x126c
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_RESET_VALUE 0x00000011
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_ms_csr.cfg_uid2sidLL_hbm_hash_msk_bit1        */
/* Wide Register type referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit1 */
/* Wide Register template referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit1 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_OFFSET 0x49c
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_BYTE_OFFSET 0x1270
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_WRITE_ACCESS 1
/* Register member: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit1.cfg_uid2sidLL_hbm_hash_msk_bit1_0_2 */
/* Register type referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_0_2 */
/* Register template referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_0_2 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_OFFSET 0x49c
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_BYTE_OFFSET 0x1270
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_RESET_VALUE 0x22222200
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit1.cfg_uid2sidLL_hbm_hash_msk_bit1_1_2 */
/* Register type referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_1_2 */
/* Register template referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_1_2 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_OFFSET 0x49d
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_BYTE_OFFSET 0x1274
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_RESET_VALUE 0x00000022
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_ms_csr.cfg_uid2sidLL_hbm_hash_msk_bit2        */
/* Wide Register type referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit2 */
/* Wide Register template referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit2 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_OFFSET 0x49e
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_BYTE_OFFSET 0x1278
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_WRITE_ACCESS 1
/* Register member: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit2.cfg_uid2sidLL_hbm_hash_msk_bit2_0_2 */
/* Register type referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_0_2 */
/* Register template referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_0_2 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_OFFSET 0x49e
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_BYTE_OFFSET 0x1278
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_RESET_VALUE 0x44444400
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit2.cfg_uid2sidLL_hbm_hash_msk_bit2_1_2 */
/* Register type referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_1_2 */
/* Register template referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_1_2 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_OFFSET 0x49f
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_BYTE_OFFSET 0x127c
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_RESET_VALUE 0x00000044
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_ms_csr.cfg_uid2sidLL_hbm_hash_msk_bit3        */
/* Wide Register type referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit3 */
/* Wide Register template referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit3 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_OFFSET 0x4a0
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_BYTE_OFFSET 0x1280
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_WRITE_ACCESS 1
/* Register member: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit3.cfg_uid2sidLL_hbm_hash_msk_bit3_0_2 */
/* Register type referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_0_2 */
/* Register template referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_0_2 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_OFFSET 0x4a0
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_BYTE_OFFSET 0x1280
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_RESET_VALUE 0x88888800
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit3.cfg_uid2sidLL_hbm_hash_msk_bit3_1_2 */
/* Register type referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_1_2 */
/* Register template referenced: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_1_2 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_OFFSET 0x4a1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_BYTE_OFFSET 0x1284
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_RESET_VALUE 0x00000088
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_ms_csr.cfg_axi_bw_mon                         */
/* Wide Register type referenced: cap_ms_csr::cfg_axi_bw_mon               */
/* Wide Register template referenced: cap_ms_csr::cfg_axi_bw_mon           */
#define CAP_MS_CSR_CFG_AXI_BW_MON_OFFSET 0x4a2
#define CAP_MS_CSR_CFG_AXI_BW_MON_BYTE_OFFSET 0x1288
#define CAP_MS_CSR_CFG_AXI_BW_MON_READ_ACCESS 1
#define CAP_MS_CSR_CFG_AXI_BW_MON_WRITE_ACCESS 1
/* Register member: cap_ms_csr::cfg_axi_bw_mon.cfg_axi_bw_mon_0_2          */
/* Register type referenced: cap_ms_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2 */
/* Register template referenced: cap_ms_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2 */
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_OFFSET 0x4a2
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_BYTE_OFFSET 0x1288
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_READ_ACCESS 1
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RESET_VALUE 0x0f00ff04
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::cfg_axi_bw_mon.cfg_axi_bw_mon_1_2          */
/* Register type referenced: cap_ms_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_1_2 */
/* Register template referenced: cap_ms_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_1_2 */
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_OFFSET 0x4a3
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_BYTE_OFFSET 0x128c
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_READ_ACCESS 1
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_RESET_VALUE 0x0000000f
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_READ_MASK 0xffffffff
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WRITE_MASK 0x000000ff
/* Register member: cap_ms_csr.sta_axi_bw_mon_rd_latency                   */
/* Register type referenced: cap_ms_csr::sta_axi_bw_mon_rd_latency         */
/* Register template referenced: cap_ms_csr::sta_axi_bw_mon_rd_latency     */
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_OFFSET 0x4a4
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_BYTE_OFFSET 0x1290
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_READ_ACCESS 1
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_RESET_VALUE 0x00000000
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_RESET_MASK 0xf0000000
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.sta_axi_bw_mon_rd_bandwidth                 */
/* Register type referenced: cap_ms_csr::sta_axi_bw_mon_rd_bandwidth       */
/* Register template referenced: cap_ms_csr::sta_axi_bw_mon_rd_bandwidth   */
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_OFFSET 0x4a5
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_BYTE_OFFSET 0x1294
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_READ_ACCESS 1
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.sta_axi_bw_mon_rd_transactions              */
/* Register type referenced: cap_ms_csr::sta_axi_bw_mon_rd_transactions    */
/* Register template referenced: cap_ms_csr::sta_axi_bw_mon_rd_transactions */
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OFFSET 0x4a6
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_BYTE_OFFSET 0x1298
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_READ_ACCESS 1
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_RESET_VALUE 0x00000000
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_RESET_MASK 0xff000000
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.cnt_axi_bw_mon_rd                           */
/* Register type referenced: cap_ms_csr::cnt_axi_bw_mon_rd                 */
/* Register template referenced: cap_ms_csr::cnt_axi_bw_mon_rd             */
#define CAP_MS_CSR_CNT_AXI_BW_MON_RD_OFFSET 0x4a7
#define CAP_MS_CSR_CNT_AXI_BW_MON_RD_BYTE_OFFSET 0x129c
#define CAP_MS_CSR_CNT_AXI_BW_MON_RD_READ_ACCESS 1
#define CAP_MS_CSR_CNT_AXI_BW_MON_RD_WRITE_ACCESS 1
#define CAP_MS_CSR_CNT_AXI_BW_MON_RD_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CNT_AXI_BW_MON_RD_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CNT_AXI_BW_MON_RD_READ_MASK 0xffffffff
#define CAP_MS_CSR_CNT_AXI_BW_MON_RD_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr.sta_axi_bw_mon_wr_latency                   */
/* Register type referenced: cap_ms_csr::sta_axi_bw_mon_wr_latency         */
/* Register template referenced: cap_ms_csr::sta_axi_bw_mon_wr_latency     */
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_OFFSET 0x4a8
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_BYTE_OFFSET 0x12a0
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_READ_ACCESS 1
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_RESET_VALUE 0x00000000
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_RESET_MASK 0xf0000000
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.sta_axi_bw_mon_wr_bandwidth                 */
/* Register type referenced: cap_ms_csr::sta_axi_bw_mon_wr_bandwidth       */
/* Register template referenced: cap_ms_csr::sta_axi_bw_mon_wr_bandwidth   */
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_OFFSET 0x4a9
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_BYTE_OFFSET 0x12a4
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_READ_ACCESS 1
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.sta_axi_bw_mon_wr_transactions              */
/* Register type referenced: cap_ms_csr::sta_axi_bw_mon_wr_transactions    */
/* Register template referenced: cap_ms_csr::sta_axi_bw_mon_wr_transactions */
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OFFSET 0x4aa
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_BYTE_OFFSET 0x12a8
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_READ_ACCESS 1
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_RESET_VALUE 0x00000000
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_RESET_MASK 0xff000000
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_READ_MASK 0xffffffff
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr.cnt_axi_bw_mon_wr                           */
/* Register type referenced: cap_ms_csr::cnt_axi_bw_mon_wr                 */
/* Register template referenced: cap_ms_csr::cnt_axi_bw_mon_wr             */
#define CAP_MS_CSR_CNT_AXI_BW_MON_WR_OFFSET 0x4ab
#define CAP_MS_CSR_CNT_AXI_BW_MON_WR_BYTE_OFFSET 0x12ac
#define CAP_MS_CSR_CNT_AXI_BW_MON_WR_READ_ACCESS 1
#define CAP_MS_CSR_CNT_AXI_BW_MON_WR_WRITE_ACCESS 1
#define CAP_MS_CSR_CNT_AXI_BW_MON_WR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_CNT_AXI_BW_MON_WR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_CNT_AXI_BW_MON_WR_READ_MASK 0xffffffff
#define CAP_MS_CSR_CNT_AXI_BW_MON_WR_WRITE_MASK 0xffffffff

/* Register type: cap_ms_csr::base                                         */
/* Register template: cap_ms_csr::base                                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: cap_ms_csr::base.scratch_reg                              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_BASE_SCRATCH_REG_MSB 31
#define CAP_MS_CSR_BASE_SCRATCH_REG_LSB 0
#define CAP_MS_CSR_BASE_SCRATCH_REG_WIDTH 32
#define CAP_MS_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define CAP_MS_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define CAP_MS_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define CAP_MS_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_ms_csr::rdintr                                       */
/* Register template: cap_ms_csr::rdintr                                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_rdintr.csr.pp, line: 2 */
/* Field member: cap_ms_csr::rdintr.ireg                                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_RDINTR_IREG_MSB 31
#define CAP_MS_CSR_RDINTR_IREG_LSB 0
#define CAP_MS_CSR_RDINTR_IREG_WIDTH 32
#define CAP_MS_CSR_RDINTR_IREG_READ_ACCESS 1
#define CAP_MS_CSR_RDINTR_IREG_WRITE_ACCESS 1
#define CAP_MS_CSR_RDINTR_IREG_RESET 0x00000000
#define CAP_MS_CSR_RDINTR_IREG_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_RDINTR_IREG_GET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_RDINTR_IREG_SET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_RDINTR_IREG_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_chip                                     */
/* Register template: cap_ms_csr::sta_chip                                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 130             */
/* Field member: cap_ms_csr::sta_chip.part_number                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_CHIP_PART_NUMBER_MSB 15
#define CAP_MS_CSR_STA_CHIP_PART_NUMBER_LSB 0
#define CAP_MS_CSR_STA_CHIP_PART_NUMBER_WIDTH 16
#define CAP_MS_CSR_STA_CHIP_PART_NUMBER_READ_ACCESS 1
#define CAP_MS_CSR_STA_CHIP_PART_NUMBER_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_CHIP_PART_NUMBER_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_STA_CHIP_PART_NUMBER_GET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_STA_CHIP_PART_NUMBER_SET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_STA_CHIP_PART_NUMBER_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::sta_ver                                      */
/* Register template: cap_ms_csr::sta_ver                                  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 136             */
/* Field member: cap_ms_csr::sta_ver.chip_build                            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_VER_CHIP_BUILD_MSB 31
#define CAP_MS_CSR_STA_VER_CHIP_BUILD_LSB 16
#define CAP_MS_CSR_STA_VER_CHIP_BUILD_WIDTH 16
#define CAP_MS_CSR_STA_VER_CHIP_BUILD_READ_ACCESS 1
#define CAP_MS_CSR_STA_VER_CHIP_BUILD_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_VER_CHIP_BUILD_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_STA_VER_CHIP_BUILD_GET(x) (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_STA_VER_CHIP_BUILD_SET(x) (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_STA_VER_CHIP_BUILD_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::sta_ver.chip_version                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_VER_CHIP_VERSION_MSB 15
#define CAP_MS_CSR_STA_VER_CHIP_VERSION_LSB 4
#define CAP_MS_CSR_STA_VER_CHIP_VERSION_WIDTH 12
#define CAP_MS_CSR_STA_VER_CHIP_VERSION_READ_ACCESS 1
#define CAP_MS_CSR_STA_VER_CHIP_VERSION_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_VER_CHIP_VERSION_FIELD_MASK 0x0000fff0
#define CAP_MS_CSR_STA_VER_CHIP_VERSION_GET(x) (((x) & 0x0000fff0) >> 4)
#define CAP_MS_CSR_STA_VER_CHIP_VERSION_SET(x) (((x) << 4) & 0x0000fff0)
#define CAP_MS_CSR_STA_VER_CHIP_VERSION_MODIFY(r, x) \
   ((((x) << 4) & 0x0000fff0) | ((r) & 0xffff000f))
/* Field member: cap_ms_csr::sta_ver.chip_type                             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_VER_CHIP_TYPE_MSB 3
#define CAP_MS_CSR_STA_VER_CHIP_TYPE_LSB 0
#define CAP_MS_CSR_STA_VER_CHIP_TYPE_WIDTH 4
#define CAP_MS_CSR_STA_VER_CHIP_TYPE_READ_ACCESS 1
#define CAP_MS_CSR_STA_VER_CHIP_TYPE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_VER_CHIP_TYPE_FIELD_MASK 0x0000000f
#define CAP_MS_CSR_STA_VER_CHIP_TYPE_GET(x) ((x) & 0x0000000f)
#define CAP_MS_CSR_STA_VER_CHIP_TYPE_SET(x) ((x) & 0x0000000f)
#define CAP_MS_CSR_STA_VER_CHIP_TYPE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_ms_csr::cfg_esec_dma                                 */
/* Register template: cap_ms_csr::cfg_esec_dma                             */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 145             */
/* Field member: cap_ms_csr::cfg_esec_dma.awprot_1                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ESEC_DMA_AWPROT_1_MSB 1
#define CAP_MS_CSR_CFG_ESEC_DMA_AWPROT_1_LSB 1
#define CAP_MS_CSR_CFG_ESEC_DMA_AWPROT_1_WIDTH 1
#define CAP_MS_CSR_CFG_ESEC_DMA_AWPROT_1_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ESEC_DMA_AWPROT_1_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ESEC_DMA_AWPROT_1_RESET 0x0
#define CAP_MS_CSR_CFG_ESEC_DMA_AWPROT_1_FIELD_MASK 0x00000002
#define CAP_MS_CSR_CFG_ESEC_DMA_AWPROT_1_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_CFG_ESEC_DMA_AWPROT_1_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_CFG_ESEC_DMA_AWPROT_1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::cfg_esec_dma.arprot_1                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ESEC_DMA_ARPROT_1_MSB 0
#define CAP_MS_CSR_CFG_ESEC_DMA_ARPROT_1_LSB 0
#define CAP_MS_CSR_CFG_ESEC_DMA_ARPROT_1_WIDTH 1
#define CAP_MS_CSR_CFG_ESEC_DMA_ARPROT_1_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ESEC_DMA_ARPROT_1_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ESEC_DMA_ARPROT_1_RESET 0x0
#define CAP_MS_CSR_CFG_ESEC_DMA_ARPROT_1_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CFG_ESEC_DMA_ARPROT_1_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_ESEC_DMA_ARPROT_1_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_ESEC_DMA_ARPROT_1_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Addressmap type: cap_msr_csr                                            */
/* Addressmap template: cap_msr_csr                                        */
/* Source filename: capri/design/ms/src/cap_msr.gcsr, line: 2              */
#define CAP_MSR_CSR_SIZE 0x20
#define CAP_MSR_CSR_BYTE_SIZE 0x80
/* Register member: cap_msr_csr.cfg_nonresettable                          */
/* Register type referenced: cap_msr_csr::cfg_nonresettable                */
/* Register template referenced: cap_msr_csr::cfg_nonresettable            */
#define CAP_MSR_CSR_CFG_NONRESETTABLE_OFFSET 0x0
#define CAP_MSR_CSR_CFG_NONRESETTABLE_BYTE_OFFSET 0x0
#define CAP_MSR_CSR_CFG_NONRESETTABLE_READ_ACCESS 1
#define CAP_MSR_CSR_CFG_NONRESETTABLE_WRITE_ACCESS 1
#define CAP_MSR_CSR_CFG_NONRESETTABLE_RESET_VALUE 0x00000000
#define CAP_MSR_CSR_CFG_NONRESETTABLE_RESET_MASK 0xffffffff
#define CAP_MSR_CSR_CFG_NONRESETTABLE_READ_MASK 0xffffffff
#define CAP_MSR_CSR_CFG_NONRESETTABLE_WRITE_MASK 0xffffffff
/* Register member: cap_msr_csr.cfg_boot                                   */
/* Register type referenced: cap_msr_csr::cfg_boot                         */
/* Register template referenced: cap_msr_csr::cfg_boot                     */
#define CAP_MSR_CSR_CFG_BOOT_OFFSET 0x10
#define CAP_MSR_CSR_CFG_BOOT_BYTE_OFFSET 0x40
#define CAP_MSR_CSR_CFG_BOOT_READ_ACCESS 1
#define CAP_MSR_CSR_CFG_BOOT_WRITE_ACCESS 1
#define CAP_MSR_CSR_CFG_BOOT_RESET_VALUE 0x00000002
#define CAP_MSR_CSR_CFG_BOOT_RESET_MASK 0xffffffff
#define CAP_MSR_CSR_CFG_BOOT_READ_MASK 0xffffffff
#define CAP_MSR_CSR_CFG_BOOT_WRITE_MASK 0xffffffff
/* Register member: cap_msr_csr.sta_cause                                  */
/* Register type referenced: cap_msr_csr::sta_cause                        */
/* Register template referenced: cap_msr_csr::sta_cause                    */
#define CAP_MSR_CSR_STA_CAUSE_OFFSET 0x11
#define CAP_MSR_CSR_STA_CAUSE_BYTE_OFFSET 0x44
#define CAP_MSR_CSR_STA_CAUSE_READ_ACCESS 1
#define CAP_MSR_CSR_STA_CAUSE_WRITE_ACCESS 0
#define CAP_MSR_CSR_STA_CAUSE_RESET_VALUE 0x00000000
#define CAP_MSR_CSR_STA_CAUSE_RESET_MASK 0xfffffff8
#define CAP_MSR_CSR_STA_CAUSE_READ_MASK 0xffffffff
#define CAP_MSR_CSR_STA_CAUSE_WRITE_MASK 0x00000000
/* Register member: cap_msr_csr.c2p_clk                                    */
/* Register type referenced: cap_msr_csr::c2p_clk                          */
/* Register template referenced: cap_msr_csr::c2p_clk                      */
#define CAP_MSR_CSR_C2P_CLK_OFFSET 0x12
#define CAP_MSR_CSR_C2P_CLK_BYTE_OFFSET 0x48
#define CAP_MSR_CSR_C2P_CLK_READ_ACCESS 1
#define CAP_MSR_CSR_C2P_CLK_WRITE_ACCESS 1
#define CAP_MSR_CSR_C2P_CLK_RESET_VALUE 0x00000000
#define CAP_MSR_CSR_C2P_CLK_RESET_MASK 0xffffffff
#define CAP_MSR_CSR_C2P_CLK_READ_MASK 0xffffffff
#define CAP_MSR_CSR_C2P_CLK_WRITE_MASK 0x0000003f
/* Register member: cap_msr_csr.cfg_arm                                    */
/* Register type referenced: cap_msr_csr::cfg_arm                          */
/* Register template referenced: cap_msr_csr::cfg_arm                      */
#define CAP_MSR_CSR_CFG_ARM_OFFSET 0x13
#define CAP_MSR_CSR_CFG_ARM_BYTE_OFFSET 0x4c
#define CAP_MSR_CSR_CFG_ARM_READ_ACCESS 1
#define CAP_MSR_CSR_CFG_ARM_WRITE_ACCESS 1
#define CAP_MSR_CSR_CFG_ARM_RESET_VALUE 0x00000000
#define CAP_MSR_CSR_CFG_ARM_RESET_MASK 0xffffffff
#define CAP_MSR_CSR_CFG_ARM_READ_MASK 0xffffffff
#define CAP_MSR_CSR_CFG_ARM_WRITE_MASK 0x00000003
/* Wide Register member: cap_msr_csr.cfg_flash                             */
/* Wide Register type referenced: cap_msr_csr::cfg_flash                   */
/* Wide Register template referenced: cap_msr_csr::cfg_flash               */
#define CAP_MSR_CSR_CFG_FLASH_OFFSET 0x14
#define CAP_MSR_CSR_CFG_FLASH_BYTE_OFFSET 0x50
#define CAP_MSR_CSR_CFG_FLASH_READ_ACCESS 1
#define CAP_MSR_CSR_CFG_FLASH_WRITE_ACCESS 1
/* Register member: cap_msr_csr::cfg_flash.cfg_flash_0_2                   */
/* Register type referenced: cap_msr_csr::cfg_flash::cfg_flash_0_2         */
/* Register template referenced: cap_msr_csr::cfg_flash::cfg_flash_0_2     */
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_0_2_OFFSET 0x14
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_0_2_BYTE_OFFSET 0x50
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_0_2_READ_ACCESS 1
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_0_2_WRITE_ACCESS 1
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_0_2_RESET_VALUE 0x00000000
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_0_2_RESET_MASK 0xffffffff
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_0_2_READ_MASK 0xffffffff
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_msr_csr::cfg_flash.cfg_flash_1_2                   */
/* Register type referenced: cap_msr_csr::cfg_flash::cfg_flash_1_2         */
/* Register template referenced: cap_msr_csr::cfg_flash::cfg_flash_1_2     */
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_1_2_OFFSET 0x15
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_1_2_BYTE_OFFSET 0x54
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_1_2_READ_ACCESS 1
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_1_2_WRITE_ACCESS 1
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_1_2_RESET_VALUE 0x00000000
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_1_2_RESET_MASK 0xffffffff
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_1_2_READ_MASK 0xffffffff
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_1_2_WRITE_MASK 0x00000007

/* Register type: cap_msr_csr::cfg_nonresettable                           */
/* Register template: cap_msr_csr::cfg_nonresettable                       */
/* Source filename: capri/design/ms/src/cap_msr.gcsr, line: 125            */
/* Field member: cap_msr_csr::cfg_nonresettable.nr_reg                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSR_CSR_CFG_NONRESETTABLE_NR_REG_MSB 31
#define CAP_MSR_CSR_CFG_NONRESETTABLE_NR_REG_LSB 0
#define CAP_MSR_CSR_CFG_NONRESETTABLE_NR_REG_WIDTH 32
#define CAP_MSR_CSR_CFG_NONRESETTABLE_NR_REG_READ_ACCESS 1
#define CAP_MSR_CSR_CFG_NONRESETTABLE_NR_REG_WRITE_ACCESS 1
#define CAP_MSR_CSR_CFG_NONRESETTABLE_NR_REG_RESET 0x00000000
#define CAP_MSR_CSR_CFG_NONRESETTABLE_NR_REG_FIELD_MASK 0xffffffff
#define CAP_MSR_CSR_CFG_NONRESETTABLE_NR_REG_GET(x) ((x) & 0xffffffff)
#define CAP_MSR_CSR_CFG_NONRESETTABLE_NR_REG_SET(x) ((x) & 0xffffffff)
#define CAP_MSR_CSR_CFG_NONRESETTABLE_NR_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_msr_csr::cfg_boot                                    */
/* Register template: cap_msr_csr::cfg_boot                                */
/* Source filename: capri/design/ms/src/cap_msr.gcsr, line: 130            */
/* Field member: cap_msr_csr::cfg_boot.mode_reg                            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSR_CSR_CFG_BOOT_MODE_REG_MSB 31
#define CAP_MSR_CSR_CFG_BOOT_MODE_REG_LSB 0
#define CAP_MSR_CSR_CFG_BOOT_MODE_REG_WIDTH 32
#define CAP_MSR_CSR_CFG_BOOT_MODE_REG_READ_ACCESS 1
#define CAP_MSR_CSR_CFG_BOOT_MODE_REG_WRITE_ACCESS 1
#define CAP_MSR_CSR_CFG_BOOT_MODE_REG_RESET 0x00000002
#define CAP_MSR_CSR_CFG_BOOT_MODE_REG_FIELD_MASK 0xffffffff
#define CAP_MSR_CSR_CFG_BOOT_MODE_REG_GET(x) ((x) & 0xffffffff)
#define CAP_MSR_CSR_CFG_BOOT_MODE_REG_SET(x) ((x) & 0xffffffff)
#define CAP_MSR_CSR_CFG_BOOT_MODE_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_msr_csr::sta_cause                                   */
/* Register template: cap_msr_csr::sta_cause                               */
/* Source filename: capri/design/ms/src/cap_msr.gcsr, line: 135            */
/* Field member: cap_msr_csr::sta_cause.reason_type                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSR_CSR_STA_CAUSE_REASON_TYPE_MSB 2
#define CAP_MSR_CSR_STA_CAUSE_REASON_TYPE_LSB 0
#define CAP_MSR_CSR_STA_CAUSE_REASON_TYPE_WIDTH 3
#define CAP_MSR_CSR_STA_CAUSE_REASON_TYPE_READ_ACCESS 1
#define CAP_MSR_CSR_STA_CAUSE_REASON_TYPE_WRITE_ACCESS 0
#define CAP_MSR_CSR_STA_CAUSE_REASON_TYPE_FIELD_MASK 0x00000007
#define CAP_MSR_CSR_STA_CAUSE_REASON_TYPE_GET(x) ((x) & 0x00000007)
#define CAP_MSR_CSR_STA_CAUSE_REASON_TYPE_SET(x) ((x) & 0x00000007)
#define CAP_MSR_CSR_STA_CAUSE_REASON_TYPE_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_msr_csr::c2p_clk                                     */
/* Register template: cap_msr_csr::c2p_clk                                 */
/* Source filename: capri/design/ms/src/cap_msr.gcsr, line: 140            */
/* Field member: cap_msr_csr::c2p_clk.obs_div                              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSR_CSR_C2P_CLK_OBS_DIV_MSB 5
#define CAP_MSR_CSR_C2P_CLK_OBS_DIV_LSB 4
#define CAP_MSR_CSR_C2P_CLK_OBS_DIV_WIDTH 2
#define CAP_MSR_CSR_C2P_CLK_OBS_DIV_READ_ACCESS 1
#define CAP_MSR_CSR_C2P_CLK_OBS_DIV_WRITE_ACCESS 1
#define CAP_MSR_CSR_C2P_CLK_OBS_DIV_RESET 0x0
#define CAP_MSR_CSR_C2P_CLK_OBS_DIV_FIELD_MASK 0x00000030
#define CAP_MSR_CSR_C2P_CLK_OBS_DIV_GET(x) (((x) & 0x00000030) >> 4)
#define CAP_MSR_CSR_C2P_CLK_OBS_DIV_SET(x) (((x) << 4) & 0x00000030)
#define CAP_MSR_CSR_C2P_CLK_OBS_DIV_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030) | ((r) & 0xffffffcf))
/* Field member: cap_msr_csr::c2p_clk.obs_sel                              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSR_CSR_C2P_CLK_OBS_SEL_MSB 3
#define CAP_MSR_CSR_C2P_CLK_OBS_SEL_LSB 0
#define CAP_MSR_CSR_C2P_CLK_OBS_SEL_WIDTH 4
#define CAP_MSR_CSR_C2P_CLK_OBS_SEL_READ_ACCESS 1
#define CAP_MSR_CSR_C2P_CLK_OBS_SEL_WRITE_ACCESS 1
#define CAP_MSR_CSR_C2P_CLK_OBS_SEL_RESET 0x0
#define CAP_MSR_CSR_C2P_CLK_OBS_SEL_FIELD_MASK 0x0000000f
#define CAP_MSR_CSR_C2P_CLK_OBS_SEL_GET(x) ((x) & 0x0000000f)
#define CAP_MSR_CSR_C2P_CLK_OBS_SEL_SET(x) ((x) & 0x0000000f)
#define CAP_MSR_CSR_C2P_CLK_OBS_SEL_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_msr_csr::cfg_arm                                     */
/* Register template: cap_msr_csr::cfg_arm                                 */
/* Source filename: capri/design/ms/src/cap_msr.gcsr, line: 146            */
/* Field member: cap_msr_csr::cfg_arm.ov_resCPUPORESET                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSR_CSR_CFG_ARM_OV_RESCPUPORESET_MSB 1
#define CAP_MSR_CSR_CFG_ARM_OV_RESCPUPORESET_LSB 1
#define CAP_MSR_CSR_CFG_ARM_OV_RESCPUPORESET_WIDTH 1
#define CAP_MSR_CSR_CFG_ARM_OV_RESCPUPORESET_READ_ACCESS 1
#define CAP_MSR_CSR_CFG_ARM_OV_RESCPUPORESET_WRITE_ACCESS 1
#define CAP_MSR_CSR_CFG_ARM_OV_RESCPUPORESET_RESET 0x0
#define CAP_MSR_CSR_CFG_ARM_OV_RESCPUPORESET_FIELD_MASK 0x00000002
#define CAP_MSR_CSR_CFG_ARM_OV_RESCPUPORESET_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MSR_CSR_CFG_ARM_OV_RESCPUPORESET_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MSR_CSR_CFG_ARM_OV_RESCPUPORESET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_msr_csr::cfg_arm.ov_resRESETPOR                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSR_CSR_CFG_ARM_OV_RESRESETPOR_MSB 0
#define CAP_MSR_CSR_CFG_ARM_OV_RESRESETPOR_LSB 0
#define CAP_MSR_CSR_CFG_ARM_OV_RESRESETPOR_WIDTH 1
#define CAP_MSR_CSR_CFG_ARM_OV_RESRESETPOR_READ_ACCESS 1
#define CAP_MSR_CSR_CFG_ARM_OV_RESRESETPOR_WRITE_ACCESS 1
#define CAP_MSR_CSR_CFG_ARM_OV_RESRESETPOR_RESET 0x0
#define CAP_MSR_CSR_CFG_ARM_OV_RESRESETPOR_FIELD_MASK 0x00000001
#define CAP_MSR_CSR_CFG_ARM_OV_RESRESETPOR_GET(x) ((x) & 0x00000001)
#define CAP_MSR_CSR_CFG_ARM_OV_RESRESETPOR_SET(x) ((x) & 0x00000001)
#define CAP_MSR_CSR_CFG_ARM_OV_RESRESETPOR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_msr_csr::cfg_flash                              */
/* Wide Register template: cap_msr_csr::cfg_flash                          */
/* Source filename: capri/design/ms/src/cap_msr.gcsr, line: 154            */
#define CAP_MSR_CSR_CFG_FLASH_SIZE 0x2
#define CAP_MSR_CSR_CFG_FLASH_BYTE_SIZE 0x8

/* Register type: cap_msr_csr::cfg_flash::cfg_flash_0_2                    */
/* Register template: cap_msr_csr::cfg_flash::cfg_flash_0_2                */
/* Source filename: capri/design/ms/src/cap_msr.gcsr, line: 154            */
/* Field member: cap_msr_csr::cfg_flash::cfg_flash_0_2.reset_timer_31_0    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_0_2_RESET_TIMER_31_0_MSB 31
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_0_2_RESET_TIMER_31_0_LSB 0
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_0_2_RESET_TIMER_31_0_WIDTH 32
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_0_2_RESET_TIMER_31_0_READ_ACCESS 1
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_0_2_RESET_TIMER_31_0_WRITE_ACCESS 1
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_0_2_RESET_TIMER_31_0_RESET 0x00000000
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_0_2_RESET_TIMER_31_0_FIELD_MASK 0xffffffff
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_0_2_RESET_TIMER_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_0_2_RESET_TIMER_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_0_2_RESET_TIMER_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_msr_csr::cfg_flash::cfg_flash_1_2                    */
/* Register template: cap_msr_csr::cfg_flash::cfg_flash_1_2                */
/* Source filename: capri/design/ms/src/cap_msr.gcsr, line: 154            */
/* Field member: cap_msr_csr::cfg_flash::cfg_flash_1_2.reset_timer_34_32   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_1_2_RESET_TIMER_34_32_MSB 2
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_1_2_RESET_TIMER_34_32_LSB 0
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_1_2_RESET_TIMER_34_32_WIDTH 3
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_1_2_RESET_TIMER_34_32_READ_ACCESS 1
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_1_2_RESET_TIMER_34_32_WRITE_ACCESS 1
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_1_2_RESET_TIMER_34_32_RESET 0x0
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_1_2_RESET_TIMER_34_32_FIELD_MASK 0x00000007
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_1_2_RESET_TIMER_34_32_GET(x) \
   ((x) & 0x00000007)
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_1_2_RESET_TIMER_34_32_SET(x) \
   ((x) & 0x00000007)
#define CAP_MSR_CSR_CFG_FLASH_CFG_FLASH_1_2_RESET_TIMER_34_32_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Addressmap type: cap_msh_csr                                            */
/* Addressmap template: cap_msh_csr                                        */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 2              */
#define CAP_MSH_CSR_SIZE 0x20
#define CAP_MSH_CSR_BYTE_SIZE 0x80
/* Register member: cap_msh_csr.dci_wdata                                  */
/* Register type referenced: cap_msh_csr::dci_wdata                        */
/* Register template referenced: cap_msh_csr::dci_wdata                    */
#define CAP_MSH_CSR_DCI_WDATA_OFFSET 0x0
#define CAP_MSH_CSR_DCI_WDATA_BYTE_OFFSET 0x0
#define CAP_MSH_CSR_DCI_WDATA_READ_ACCESS 1
#define CAP_MSH_CSR_DCI_WDATA_WRITE_ACCESS 1
#define CAP_MSH_CSR_DCI_WDATA_RESET_VALUE 0x00000000
#define CAP_MSH_CSR_DCI_WDATA_RESET_MASK 0xffffffff
#define CAP_MSH_CSR_DCI_WDATA_READ_MASK 0xffffffff
#define CAP_MSH_CSR_DCI_WDATA_WRITE_MASK 0xffffffff
/* Register member: cap_msh_csr.dci_req                                    */
/* Register type referenced: cap_msh_csr::dci_req                          */
/* Register template referenced: cap_msh_csr::dci_req                      */
#define CAP_MSH_CSR_DCI_REQ_OFFSET 0x1
#define CAP_MSH_CSR_DCI_REQ_BYTE_OFFSET 0x4
#define CAP_MSH_CSR_DCI_REQ_READ_ACCESS 1
#define CAP_MSH_CSR_DCI_REQ_WRITE_ACCESS 1
#define CAP_MSH_CSR_DCI_REQ_RESET_VALUE 0x00000000
#define CAP_MSH_CSR_DCI_REQ_RESET_MASK 0xffffffff
#define CAP_MSH_CSR_DCI_REQ_READ_MASK 0xffffffff
#define CAP_MSH_CSR_DCI_REQ_WRITE_MASK 0x00000007
/* Register member: cap_msh_csr.dci_stat                                   */
/* Register type referenced: cap_msh_csr::dci_stat                         */
/* Register template referenced: cap_msh_csr::dci_stat                     */
#define CAP_MSH_CSR_DCI_STAT_OFFSET 0x2
#define CAP_MSH_CSR_DCI_STAT_BYTE_OFFSET 0x8
#define CAP_MSH_CSR_DCI_STAT_READ_ACCESS 1
#define CAP_MSH_CSR_DCI_STAT_WRITE_ACCESS 0
#define CAP_MSH_CSR_DCI_STAT_READ_MASK 0xffffffff
#define CAP_MSH_CSR_DCI_STAT_WRITE_MASK 0x00000000
/* Register member: cap_msh_csr.dci_grant                                  */
/* Register type referenced: cap_msh_csr::dci_grant                        */
/* Register template referenced: cap_msh_csr::dci_grant                    */
#define CAP_MSH_CSR_DCI_GRANT_OFFSET 0x3
#define CAP_MSH_CSR_DCI_GRANT_BYTE_OFFSET 0xc
#define CAP_MSH_CSR_DCI_GRANT_READ_ACCESS 1
#define CAP_MSH_CSR_DCI_GRANT_WRITE_ACCESS 0
#define CAP_MSH_CSR_DCI_GRANT_RESET_VALUE 0x00000000
#define CAP_MSH_CSR_DCI_GRANT_RESET_MASK 0xfffc0000
#define CAP_MSH_CSR_DCI_GRANT_READ_MASK 0xffffffff
#define CAP_MSH_CSR_DCI_GRANT_WRITE_MASK 0x00000000
/* Register member: cap_msh_csr.cfg_esecure                                */
/* Register type referenced: cap_msh_csr::cfg_esecure                      */
/* Register template referenced: cap_msh_csr::cfg_esecure                  */
#define CAP_MSH_CSR_CFG_ESECURE_OFFSET 0x4
#define CAP_MSH_CSR_CFG_ESECURE_BYTE_OFFSET 0x10
#define CAP_MSH_CSR_CFG_ESECURE_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_RESET_VALUE 0x00000003
#define CAP_MSH_CSR_CFG_ESECURE_RESET_MASK 0xffffffff
#define CAP_MSH_CSR_CFG_ESECURE_READ_MASK 0xffffffff
#define CAP_MSH_CSR_CFG_ESECURE_WRITE_MASK 0x00000003
/* Register member: cap_msh_csr.sta_esecure                                */
/* Register type referenced: cap_msh_csr::sta_esecure                      */
/* Register template referenced: cap_msh_csr::sta_esecure                  */
#define CAP_MSH_CSR_STA_ESECURE_OFFSET 0x5
#define CAP_MSH_CSR_STA_ESECURE_BYTE_OFFSET 0x14
#define CAP_MSH_CSR_STA_ESECURE_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_RESET_VALUE 0x00000000
#define CAP_MSH_CSR_STA_ESECURE_RESET_MASK 0xfffffff8
#define CAP_MSH_CSR_STA_ESECURE_READ_MASK 0xffffffff
#define CAP_MSH_CSR_STA_ESECURE_WRITE_MASK 0x00000000
/* Register member: cap_msh_csr.cfg_tamper                                 */
/* Register type referenced: cap_msh_csr::cfg_tamper                       */
/* Register template referenced: cap_msh_csr::cfg_tamper                   */
#define CAP_MSH_CSR_CFG_TAMPER_OFFSET 0x6
#define CAP_MSH_CSR_CFG_TAMPER_BYTE_OFFSET 0x18
#define CAP_MSH_CSR_CFG_TAMPER_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_TAMPER_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_TAMPER_RESET_VALUE 0x00000000
#define CAP_MSH_CSR_CFG_TAMPER_RESET_MASK 0xffffffff
#define CAP_MSH_CSR_CFG_TAMPER_READ_MASK 0xffffffff
#define CAP_MSH_CSR_CFG_TAMPER_WRITE_MASK 0x00000001
/* Register member: cap_msh_csr.sta_tamper                                 */
/* Register type referenced: cap_msh_csr::sta_tamper                       */
/* Register template referenced: cap_msh_csr::sta_tamper                   */
#define CAP_MSH_CSR_STA_TAMPER_OFFSET 0x7
#define CAP_MSH_CSR_STA_TAMPER_BYTE_OFFSET 0x1c
#define CAP_MSH_CSR_STA_TAMPER_READ_ACCESS 1
#define CAP_MSH_CSR_STA_TAMPER_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_TAMPER_RESET_VALUE 0x00000000
#define CAP_MSH_CSR_STA_TAMPER_RESET_MASK 0xfffffff8
#define CAP_MSH_CSR_STA_TAMPER_READ_MASK 0xffffffff
#define CAP_MSH_CSR_STA_TAMPER_WRITE_MASK 0x00000000
/* Register member: cap_msh_csr.sta_zeroize                                */
/* Register type referenced: cap_msh_csr::sta_zeroize                      */
/* Register template referenced: cap_msh_csr::sta_zeroize                  */
#define CAP_MSH_CSR_STA_ZEROIZE_OFFSET 0x8
#define CAP_MSH_CSR_STA_ZEROIZE_BYTE_OFFSET 0x20
#define CAP_MSH_CSR_STA_ZEROIZE_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ZEROIZE_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ZEROIZE_RESET_VALUE 0x00000000
#define CAP_MSH_CSR_STA_ZEROIZE_RESET_MASK 0xfffffffc
#define CAP_MSH_CSR_STA_ZEROIZE_READ_MASK 0xffffffff
#define CAP_MSH_CSR_STA_ZEROIZE_WRITE_MASK 0x00000000
/* Register member: cap_msh_csr.cfg_esecure_puf_ram                        */
/* Register type referenced: cap_msh_csr::cfg_esecure_puf_ram              */
/* Register template referenced: cap_msh_csr::cfg_esecure_puf_ram          */
#define CAP_MSH_CSR_CFG_ESECURE_PUF_RAM_OFFSET 0x9
#define CAP_MSH_CSR_CFG_ESECURE_PUF_RAM_BYTE_OFFSET 0x24
#define CAP_MSH_CSR_CFG_ESECURE_PUF_RAM_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_PUF_RAM_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_PUF_RAM_RESET_VALUE 0x00000000
#define CAP_MSH_CSR_CFG_ESECURE_PUF_RAM_RESET_MASK 0xffffffff
#define CAP_MSH_CSR_CFG_ESECURE_PUF_RAM_READ_MASK 0xffffffff
#define CAP_MSH_CSR_CFG_ESECURE_PUF_RAM_WRITE_MASK 0x00000001
/* Register member: cap_msh_csr.cfg_ms_qbist                               */
/* Register type referenced: cap_msh_csr::cfg_ms_qbist                     */
/* Register template referenced: cap_msh_csr::cfg_ms_qbist                 */
#define CAP_MSH_CSR_CFG_MS_QBIST_OFFSET 0xa
#define CAP_MSH_CSR_CFG_MS_QBIST_BYTE_OFFSET 0x28
#define CAP_MSH_CSR_CFG_MS_QBIST_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_MS_QBIST_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_MS_QBIST_RESET_VALUE 0x00000000
#define CAP_MSH_CSR_CFG_MS_QBIST_RESET_MASK 0xffffffff
#define CAP_MSH_CSR_CFG_MS_QBIST_READ_MASK 0xffffffff
#define CAP_MSH_CSR_CFG_MS_QBIST_WRITE_MASK 0x00000007
/* Register member: cap_msh_csr.sta_ms_qbist                               */
/* Register type referenced: cap_msh_csr::sta_ms_qbist                     */
/* Register template referenced: cap_msh_csr::sta_ms_qbist                 */
#define CAP_MSH_CSR_STA_MS_QBIST_OFFSET 0xb
#define CAP_MSH_CSR_STA_MS_QBIST_BYTE_OFFSET 0x2c
#define CAP_MSH_CSR_STA_MS_QBIST_READ_ACCESS 1
#define CAP_MSH_CSR_STA_MS_QBIST_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_MS_QBIST_RESET_VALUE 0x00000000
#define CAP_MSH_CSR_STA_MS_QBIST_RESET_MASK 0xffffffc0
#define CAP_MSH_CSR_STA_MS_QBIST_READ_MASK 0xffffffff
#define CAP_MSH_CSR_STA_MS_QBIST_WRITE_MASK 0x00000000
/* Register member: cap_msh_csr.cfg_esecure_pk_rom                         */
/* Register type referenced: cap_msh_csr::cfg_esecure_pk_rom               */
/* Register template referenced: cap_msh_csr::cfg_esecure_pk_rom           */
#define CAP_MSH_CSR_CFG_ESECURE_PK_ROM_OFFSET 0xc
#define CAP_MSH_CSR_CFG_ESECURE_PK_ROM_BYTE_OFFSET 0x30
#define CAP_MSH_CSR_CFG_ESECURE_PK_ROM_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_PK_ROM_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_PK_ROM_RESET_VALUE 0x00000000
#define CAP_MSH_CSR_CFG_ESECURE_PK_ROM_RESET_MASK 0xffffffff
#define CAP_MSH_CSR_CFG_ESECURE_PK_ROM_READ_MASK 0xffffffff
#define CAP_MSH_CSR_CFG_ESECURE_PK_ROM_WRITE_MASK 0x00000001
/* Register member: cap_msh_csr.cfg_esecure_sys_rom                        */
/* Register type referenced: cap_msh_csr::cfg_esecure_sys_rom              */
/* Register template referenced: cap_msh_csr::cfg_esecure_sys_rom          */
#define CAP_MSH_CSR_CFG_ESECURE_SYS_ROM_OFFSET 0xd
#define CAP_MSH_CSR_CFG_ESECURE_SYS_ROM_BYTE_OFFSET 0x34
#define CAP_MSH_CSR_CFG_ESECURE_SYS_ROM_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_SYS_ROM_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_SYS_ROM_RESET_VALUE 0x00000000
#define CAP_MSH_CSR_CFG_ESECURE_SYS_ROM_RESET_MASK 0xffffffff
#define CAP_MSH_CSR_CFG_ESECURE_SYS_ROM_READ_MASK 0xffffffff
#define CAP_MSH_CSR_CFG_ESECURE_SYS_ROM_WRITE_MASK 0x00000001
/* Register member: cap_msh_csr.cfg_esecure_data_ram                       */
/* Register type referenced: cap_msh_csr::cfg_esecure_data_ram             */
/* Register template referenced: cap_msh_csr::cfg_esecure_data_ram         */
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_OFFSET 0xe
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_BYTE_OFFSET 0x38
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_RESET_VALUE 0x00000000
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_RESET_MASK 0xffffffff
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_READ_MASK 0xffffffff
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_WRITE_MASK 0x00000007
/* Register member: cap_msh_csr.sta_esecure_puf_ram                        */
/* Register type referenced: cap_msh_csr::sta_esecure_puf_ram              */
/* Register template referenced: cap_msh_csr::sta_esecure_puf_ram          */
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_OFFSET 0xf
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_BYTE_OFFSET 0x3c
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_RESET_VALUE 0x00000000
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_RESET_MASK 0xfffffffc
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_READ_MASK 0xffffffff
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_WRITE_MASK 0x00000000
/* Register member: cap_msh_csr.sta_esecure_pk_rom                         */
/* Register type referenced: cap_msh_csr::sta_esecure_pk_rom               */
/* Register template referenced: cap_msh_csr::sta_esecure_pk_rom           */
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_OFFSET 0x10
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_BYTE_OFFSET 0x40
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_RESET_VALUE 0x00000000
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_RESET_MASK 0xfffffffc
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_READ_MASK 0xffffffff
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_WRITE_MASK 0x00000000
/* Register member: cap_msh_csr.sta_esecure_sys_rom                        */
/* Register type referenced: cap_msh_csr::sta_esecure_sys_rom              */
/* Register template referenced: cap_msh_csr::sta_esecure_sys_rom          */
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_OFFSET 0x11
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_BYTE_OFFSET 0x44
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_RESET_VALUE 0x00000000
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_RESET_MASK 0xfffffffc
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_READ_MASK 0xffffffff
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_WRITE_MASK 0x00000000
/* Register member: cap_msh_csr.sta_esecure_data_ram                       */
/* Register type referenced: cap_msh_csr::sta_esecure_data_ram             */
/* Register template referenced: cap_msh_csr::sta_esecure_data_ram         */
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_OFFSET 0x12
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_BYTE_OFFSET 0x48
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_RESET_VALUE 0x00000000
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_RESET_MASK 0x80000000
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_READ_MASK 0xffffffff
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_WRITE_MASK 0x00000000
/* Register member: cap_msh_csr.cfg_esecure_esystem_ram                    */
/* Register type referenced: cap_msh_csr::cfg_esecure_esystem_ram          */
/* Register template referenced: cap_msh_csr::cfg_esecure_esystem_ram      */
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_OFFSET 0x13
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_BYTE_OFFSET 0x4c
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_RESET_VALUE 0x00000000
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_RESET_MASK 0xffffffff
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_READ_MASK 0xffffffff
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_WRITE_MASK 0x00000007
/* Register member: cap_msh_csr.sta_esecure_esystem_ram                    */
/* Register type referenced: cap_msh_csr::sta_esecure_esystem_ram          */
/* Register template referenced: cap_msh_csr::sta_esecure_esystem_ram      */
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_OFFSET 0x14
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_BYTE_OFFSET 0x50
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_RESET_VALUE 0x00000000
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_RESET_MASK 0xff800000
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_READ_MASK 0xffffffff
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_WRITE_MASK 0x00000000
/* Register member: cap_msh_csr.cfg_esecure_m0                             */
/* Register type referenced: cap_msh_csr::cfg_esecure_m0                   */
/* Register template referenced: cap_msh_csr::cfg_esecure_m0               */
#define CAP_MSH_CSR_CFG_ESECURE_M0_OFFSET 0x15
#define CAP_MSH_CSR_CFG_ESECURE_M0_BYTE_OFFSET 0x54
#define CAP_MSH_CSR_CFG_ESECURE_M0_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_M0_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_M0_RESET_VALUE 0x00000800
#define CAP_MSH_CSR_CFG_ESECURE_M0_RESET_MASK 0xffffffff
#define CAP_MSH_CSR_CFG_ESECURE_M0_READ_MASK 0xffffffff
#define CAP_MSH_CSR_CFG_ESECURE_M0_WRITE_MASK 0x00000fff
/* Wide Register member: cap_msh_csr.sta_esecure_m0                        */
/* Wide Register type referenced: cap_msh_csr::sta_esecure_m0              */
/* Wide Register template referenced: cap_msh_csr::sta_esecure_m0          */
#define CAP_MSH_CSR_STA_ESECURE_M0_OFFSET 0x16
#define CAP_MSH_CSR_STA_ESECURE_M0_BYTE_OFFSET 0x58
#define CAP_MSH_CSR_STA_ESECURE_M0_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_M0_WRITE_ACCESS 0
/* Register member: cap_msh_csr::sta_esecure_m0.sta_esecure_m0_0_2         */
/* Register type referenced: cap_msh_csr::sta_esecure_m0::sta_esecure_m0_0_2 */
/* Register template referenced: cap_msh_csr::sta_esecure_m0::sta_esecure_m0_0_2 */
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_OFFSET 0x16
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_BYTE_OFFSET 0x58
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_READ_MASK 0xffffffff
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_WRITE_MASK 0x00000000
/* Register member: cap_msh_csr::sta_esecure_m0.sta_esecure_m0_1_2         */
/* Register type referenced: cap_msh_csr::sta_esecure_m0::sta_esecure_m0_1_2 */
/* Register template referenced: cap_msh_csr::sta_esecure_m0::sta_esecure_m0_1_2 */
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_1_2_OFFSET 0x17
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_1_2_BYTE_OFFSET 0x5c
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_1_2_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_1_2_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_1_2_RESET_VALUE 0x00000000
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_1_2_RESET_MASK 0xffffffc0
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_1_2_READ_MASK 0xffffffff
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_1_2_WRITE_MASK 0x00000000
/* Register member: cap_msh_csr.cfg_bist_qspi_ram                          */
/* Register type referenced: cap_msh_csr::cfg_bist_qspi_ram                */
/* Register template referenced: cap_msh_csr::cfg_bist_qspi_ram            */
#define CAP_MSH_CSR_CFG_BIST_QSPI_RAM_OFFSET 0x18
#define CAP_MSH_CSR_CFG_BIST_QSPI_RAM_BYTE_OFFSET 0x60
#define CAP_MSH_CSR_CFG_BIST_QSPI_RAM_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_BIST_QSPI_RAM_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_BIST_QSPI_RAM_RESET_VALUE 0x00000000
#define CAP_MSH_CSR_CFG_BIST_QSPI_RAM_RESET_MASK 0xffffffff
#define CAP_MSH_CSR_CFG_BIST_QSPI_RAM_READ_MASK 0xffffffff
#define CAP_MSH_CSR_CFG_BIST_QSPI_RAM_WRITE_MASK 0x00000001
/* Register member: cap_msh_csr.sta_bist_qspi_ram                          */
/* Register type referenced: cap_msh_csr::sta_bist_qspi_ram                */
/* Register template referenced: cap_msh_csr::sta_bist_qspi_ram            */
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_OFFSET 0x19
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_BYTE_OFFSET 0x64
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_READ_ACCESS 1
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_RESET_VALUE 0x00000000
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_RESET_MASK 0xfffffffc
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_READ_MASK 0xffffffff
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_WRITE_MASK 0x00000000

/* Register type: cap_msh_csr::dci_wdata                                   */
/* Register template: cap_msh_csr::dci_wdata                               */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 125            */
/* Field member: cap_msh_csr::dci_wdata.cfg_WDATA                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_DCI_WDATA_CFG_WDATA_MSB 31
#define CAP_MSH_CSR_DCI_WDATA_CFG_WDATA_LSB 0
#define CAP_MSH_CSR_DCI_WDATA_CFG_WDATA_WIDTH 32
#define CAP_MSH_CSR_DCI_WDATA_CFG_WDATA_READ_ACCESS 1
#define CAP_MSH_CSR_DCI_WDATA_CFG_WDATA_WRITE_ACCESS 1
#define CAP_MSH_CSR_DCI_WDATA_CFG_WDATA_RESET 0x00000000
#define CAP_MSH_CSR_DCI_WDATA_CFG_WDATA_FIELD_MASK 0xffffffff
#define CAP_MSH_CSR_DCI_WDATA_CFG_WDATA_GET(x) ((x) & 0xffffffff)
#define CAP_MSH_CSR_DCI_WDATA_CFG_WDATA_SET(x) ((x) & 0xffffffff)
#define CAP_MSH_CSR_DCI_WDATA_CFG_WDATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_msh_csr::dci_req                                     */
/* Register template: cap_msh_csr::dci_req                                 */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 132            */
/* Field member: cap_msh_csr::dci_req.cfg_DISCONNECT                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_DCI_REQ_CFG_DISCONNECT_MSB 2
#define CAP_MSH_CSR_DCI_REQ_CFG_DISCONNECT_LSB 2
#define CAP_MSH_CSR_DCI_REQ_CFG_DISCONNECT_WIDTH 1
#define CAP_MSH_CSR_DCI_REQ_CFG_DISCONNECT_READ_ACCESS 1
#define CAP_MSH_CSR_DCI_REQ_CFG_DISCONNECT_WRITE_ACCESS 1
#define CAP_MSH_CSR_DCI_REQ_CFG_DISCONNECT_RESET 0x0
#define CAP_MSH_CSR_DCI_REQ_CFG_DISCONNECT_FIELD_MASK 0x00000004
#define CAP_MSH_CSR_DCI_REQ_CFG_DISCONNECT_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_MSH_CSR_DCI_REQ_CFG_DISCONNECT_SET(x) (((x) << 2) & 0x00000004)
#define CAP_MSH_CSR_DCI_REQ_CFG_DISCONNECT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_msh_csr::dci_req.cfg_RACK                             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_DCI_REQ_CFG_RACK_MSB 1
#define CAP_MSH_CSR_DCI_REQ_CFG_RACK_LSB 1
#define CAP_MSH_CSR_DCI_REQ_CFG_RACK_WIDTH 1
#define CAP_MSH_CSR_DCI_REQ_CFG_RACK_READ_ACCESS 1
#define CAP_MSH_CSR_DCI_REQ_CFG_RACK_WRITE_ACCESS 1
#define CAP_MSH_CSR_DCI_REQ_CFG_RACK_RESET 0x0
#define CAP_MSH_CSR_DCI_REQ_CFG_RACK_FIELD_MASK 0x00000002
#define CAP_MSH_CSR_DCI_REQ_CFG_RACK_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MSH_CSR_DCI_REQ_CFG_RACK_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MSH_CSR_DCI_REQ_CFG_RACK_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_msh_csr::dci_req.cfg_WREQ                             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_DCI_REQ_CFG_WREQ_MSB 0
#define CAP_MSH_CSR_DCI_REQ_CFG_WREQ_LSB 0
#define CAP_MSH_CSR_DCI_REQ_CFG_WREQ_WIDTH 1
#define CAP_MSH_CSR_DCI_REQ_CFG_WREQ_READ_ACCESS 1
#define CAP_MSH_CSR_DCI_REQ_CFG_WREQ_WRITE_ACCESS 1
#define CAP_MSH_CSR_DCI_REQ_CFG_WREQ_RESET 0x0
#define CAP_MSH_CSR_DCI_REQ_CFG_WREQ_FIELD_MASK 0x00000001
#define CAP_MSH_CSR_DCI_REQ_CFG_WREQ_GET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_DCI_REQ_CFG_WREQ_SET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_DCI_REQ_CFG_WREQ_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_msh_csr::dci_stat                                    */
/* Register template: cap_msh_csr::dci_stat                                */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 141            */
/* Field member: cap_msh_csr::dci_stat.sta_RDATA                           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_DCI_STAT_STA_RDATA_MSB 31
#define CAP_MSH_CSR_DCI_STAT_STA_RDATA_LSB 0
#define CAP_MSH_CSR_DCI_STAT_STA_RDATA_WIDTH 32
#define CAP_MSH_CSR_DCI_STAT_STA_RDATA_READ_ACCESS 1
#define CAP_MSH_CSR_DCI_STAT_STA_RDATA_WRITE_ACCESS 0
#define CAP_MSH_CSR_DCI_STAT_STA_RDATA_FIELD_MASK 0xffffffff
#define CAP_MSH_CSR_DCI_STAT_STA_RDATA_GET(x) ((x) & 0xffffffff)
#define CAP_MSH_CSR_DCI_STAT_STA_RDATA_SET(x) ((x) & 0xffffffff)
#define CAP_MSH_CSR_DCI_STAT_STA_RDATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_msh_csr::dci_grant                                   */
/* Register template: cap_msh_csr::dci_grant                               */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 148            */
/* Field member: cap_msh_csr::dci_grant.sta_RREQ                           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_DCI_GRANT_STA_RREQ_MSB 17
#define CAP_MSH_CSR_DCI_GRANT_STA_RREQ_LSB 17
#define CAP_MSH_CSR_DCI_GRANT_STA_RREQ_WIDTH 1
#define CAP_MSH_CSR_DCI_GRANT_STA_RREQ_READ_ACCESS 1
#define CAP_MSH_CSR_DCI_GRANT_STA_RREQ_WRITE_ACCESS 0
#define CAP_MSH_CSR_DCI_GRANT_STA_RREQ_FIELD_MASK 0x00020000
#define CAP_MSH_CSR_DCI_GRANT_STA_RREQ_GET(x) (((x) & 0x00020000) >> 17)
#define CAP_MSH_CSR_DCI_GRANT_STA_RREQ_SET(x) (((x) << 17) & 0x00020000)
#define CAP_MSH_CSR_DCI_GRANT_STA_RREQ_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_msh_csr::dci_grant.sta_WACK                           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_DCI_GRANT_STA_WACK_MSB 16
#define CAP_MSH_CSR_DCI_GRANT_STA_WACK_LSB 16
#define CAP_MSH_CSR_DCI_GRANT_STA_WACK_WIDTH 1
#define CAP_MSH_CSR_DCI_GRANT_STA_WACK_READ_ACCESS 1
#define CAP_MSH_CSR_DCI_GRANT_STA_WACK_WRITE_ACCESS 0
#define CAP_MSH_CSR_DCI_GRANT_STA_WACK_FIELD_MASK 0x00010000
#define CAP_MSH_CSR_DCI_GRANT_STA_WACK_GET(x) (((x) & 0x00010000) >> 16)
#define CAP_MSH_CSR_DCI_GRANT_STA_WACK_SET(x) (((x) << 16) & 0x00010000)
#define CAP_MSH_CSR_DCI_GRANT_STA_WACK_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_msh_csr::dci_grant.sta_GRANT                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_DCI_GRANT_STA_GRANT_MSB 15
#define CAP_MSH_CSR_DCI_GRANT_STA_GRANT_LSB 0
#define CAP_MSH_CSR_DCI_GRANT_STA_GRANT_WIDTH 16
#define CAP_MSH_CSR_DCI_GRANT_STA_GRANT_READ_ACCESS 1
#define CAP_MSH_CSR_DCI_GRANT_STA_GRANT_WRITE_ACCESS 0
#define CAP_MSH_CSR_DCI_GRANT_STA_GRANT_FIELD_MASK 0x0000ffff
#define CAP_MSH_CSR_DCI_GRANT_STA_GRANT_GET(x) ((x) & 0x0000ffff)
#define CAP_MSH_CSR_DCI_GRANT_STA_GRANT_SET(x) ((x) & 0x0000ffff)
#define CAP_MSH_CSR_DCI_GRANT_STA_GRANT_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_msh_csr::cfg_esecure                                 */
/* Register template: cap_msh_csr::cfg_esecure                             */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 157            */
/* Field member: cap_msh_csr::cfg_esecure.PKDisableCM                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_CFG_ESECURE_PKDISABLECM_MSB 1
#define CAP_MSH_CSR_CFG_ESECURE_PKDISABLECM_LSB 1
#define CAP_MSH_CSR_CFG_ESECURE_PKDISABLECM_WIDTH 1
#define CAP_MSH_CSR_CFG_ESECURE_PKDISABLECM_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_PKDISABLECM_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_PKDISABLECM_RESET 0x1
#define CAP_MSH_CSR_CFG_ESECURE_PKDISABLECM_FIELD_MASK 0x00000002
#define CAP_MSH_CSR_CFG_ESECURE_PKDISABLECM_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MSH_CSR_CFG_ESECURE_PKDISABLECM_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MSH_CSR_CFG_ESECURE_PKDISABLECM_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_msh_csr::cfg_esecure.AesDisableCM                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_CFG_ESECURE_AESDISABLECM_MSB 0
#define CAP_MSH_CSR_CFG_ESECURE_AESDISABLECM_LSB 0
#define CAP_MSH_CSR_CFG_ESECURE_AESDISABLECM_WIDTH 1
#define CAP_MSH_CSR_CFG_ESECURE_AESDISABLECM_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_AESDISABLECM_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_AESDISABLECM_RESET 0x1
#define CAP_MSH_CSR_CFG_ESECURE_AESDISABLECM_FIELD_MASK 0x00000001
#define CAP_MSH_CSR_CFG_ESECURE_AESDISABLECM_GET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_CFG_ESECURE_AESDISABLECM_SET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_CFG_ESECURE_AESDISABLECM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_msh_csr::sta_esecure                                 */
/* Register template: cap_msh_csr::sta_esecure                             */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 165            */
/* Field member: cap_msh_csr::sta_esecure.rst_host_cpu                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_RST_HOST_CPU_MSB 2
#define CAP_MSH_CSR_STA_ESECURE_RST_HOST_CPU_LSB 2
#define CAP_MSH_CSR_STA_ESECURE_RST_HOST_CPU_WIDTH 1
#define CAP_MSH_CSR_STA_ESECURE_RST_HOST_CPU_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_RST_HOST_CPU_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_RST_HOST_CPU_FIELD_MASK 0x00000004
#define CAP_MSH_CSR_STA_ESECURE_RST_HOST_CPU_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_MSH_CSR_STA_ESECURE_RST_HOST_CPU_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MSH_CSR_STA_ESECURE_RST_HOST_CPU_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_msh_csr::sta_esecure.rst_host                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_RST_HOST_MSB 1
#define CAP_MSH_CSR_STA_ESECURE_RST_HOST_LSB 1
#define CAP_MSH_CSR_STA_ESECURE_RST_HOST_WIDTH 1
#define CAP_MSH_CSR_STA_ESECURE_RST_HOST_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_RST_HOST_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_RST_HOST_FIELD_MASK 0x00000002
#define CAP_MSH_CSR_STA_ESECURE_RST_HOST_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MSH_CSR_STA_ESECURE_RST_HOST_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MSH_CSR_STA_ESECURE_RST_HOST_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_msh_csr::sta_esecure.rst_sec                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_RST_SEC_MSB 0
#define CAP_MSH_CSR_STA_ESECURE_RST_SEC_LSB 0
#define CAP_MSH_CSR_STA_ESECURE_RST_SEC_WIDTH 1
#define CAP_MSH_CSR_STA_ESECURE_RST_SEC_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_RST_SEC_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_RST_SEC_FIELD_MASK 0x00000001
#define CAP_MSH_CSR_STA_ESECURE_RST_SEC_GET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_STA_ESECURE_RST_SEC_SET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_STA_ESECURE_RST_SEC_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_msh_csr::cfg_tamper                                  */
/* Register template: cap_msh_csr::cfg_tamper                              */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 174            */
/* Field member: cap_msh_csr::cfg_tamper.clrack                            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_CFG_TAMPER_CLRACK_MSB 0
#define CAP_MSH_CSR_CFG_TAMPER_CLRACK_LSB 0
#define CAP_MSH_CSR_CFG_TAMPER_CLRACK_WIDTH 1
#define CAP_MSH_CSR_CFG_TAMPER_CLRACK_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_TAMPER_CLRACK_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_TAMPER_CLRACK_RESET 0x0
#define CAP_MSH_CSR_CFG_TAMPER_CLRACK_FIELD_MASK 0x00000001
#define CAP_MSH_CSR_CFG_TAMPER_CLRACK_GET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_CFG_TAMPER_CLRACK_SET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_CFG_TAMPER_CLRACK_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_msh_csr::sta_tamper                                  */
/* Register template: cap_msh_csr::sta_tamper                              */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 181            */
/* Field member: cap_msh_csr::sta_tamper.rst                               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_TAMPER_RST_MSB 2
#define CAP_MSH_CSR_STA_TAMPER_RST_LSB 2
#define CAP_MSH_CSR_STA_TAMPER_RST_WIDTH 1
#define CAP_MSH_CSR_STA_TAMPER_RST_READ_ACCESS 1
#define CAP_MSH_CSR_STA_TAMPER_RST_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_TAMPER_RST_FIELD_MASK 0x00000004
#define CAP_MSH_CSR_STA_TAMPER_RST_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_MSH_CSR_STA_TAMPER_RST_SET(x) (((x) << 2) & 0x00000004)
#define CAP_MSH_CSR_STA_TAMPER_RST_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_msh_csr::sta_tamper.irq                               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_TAMPER_IRQ_MSB 1
#define CAP_MSH_CSR_STA_TAMPER_IRQ_LSB 1
#define CAP_MSH_CSR_STA_TAMPER_IRQ_WIDTH 1
#define CAP_MSH_CSR_STA_TAMPER_IRQ_READ_ACCESS 1
#define CAP_MSH_CSR_STA_TAMPER_IRQ_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_TAMPER_IRQ_FIELD_MASK 0x00000002
#define CAP_MSH_CSR_STA_TAMPER_IRQ_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MSH_CSR_STA_TAMPER_IRQ_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MSH_CSR_STA_TAMPER_IRQ_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_msh_csr::sta_tamper.clr                               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_TAMPER_CLR_MSB 0
#define CAP_MSH_CSR_STA_TAMPER_CLR_LSB 0
#define CAP_MSH_CSR_STA_TAMPER_CLR_WIDTH 1
#define CAP_MSH_CSR_STA_TAMPER_CLR_READ_ACCESS 1
#define CAP_MSH_CSR_STA_TAMPER_CLR_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_TAMPER_CLR_FIELD_MASK 0x00000001
#define CAP_MSH_CSR_STA_TAMPER_CLR_GET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_STA_TAMPER_CLR_SET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_STA_TAMPER_CLR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_msh_csr::sta_zeroize                                 */
/* Register template: cap_msh_csr::sta_zeroize                             */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 190            */
/* Field member: cap_msh_csr::sta_zeroize.esecure                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ZEROIZE_ESECURE_MSB 1
#define CAP_MSH_CSR_STA_ZEROIZE_ESECURE_LSB 1
#define CAP_MSH_CSR_STA_ZEROIZE_ESECURE_WIDTH 1
#define CAP_MSH_CSR_STA_ZEROIZE_ESECURE_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ZEROIZE_ESECURE_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ZEROIZE_ESECURE_FIELD_MASK 0x00000002
#define CAP_MSH_CSR_STA_ZEROIZE_ESECURE_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MSH_CSR_STA_ZEROIZE_ESECURE_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MSH_CSR_STA_ZEROIZE_ESECURE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_msh_csr::sta_zeroize.tamper_pin                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ZEROIZE_TAMPER_PIN_MSB 0
#define CAP_MSH_CSR_STA_ZEROIZE_TAMPER_PIN_LSB 0
#define CAP_MSH_CSR_STA_ZEROIZE_TAMPER_PIN_WIDTH 1
#define CAP_MSH_CSR_STA_ZEROIZE_TAMPER_PIN_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ZEROIZE_TAMPER_PIN_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ZEROIZE_TAMPER_PIN_FIELD_MASK 0x00000001
#define CAP_MSH_CSR_STA_ZEROIZE_TAMPER_PIN_GET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_STA_ZEROIZE_TAMPER_PIN_SET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_STA_ZEROIZE_TAMPER_PIN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_msh_csr::cfg_esecure_puf_ram                         */
/* Register template: cap_msh_csr::cfg_esecure_puf_ram                     */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 198            */
/* Field member: cap_msh_csr::cfg_esecure_puf_ram.bist_run                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_CFG_ESECURE_PUF_RAM_BIST_RUN_MSB 0
#define CAP_MSH_CSR_CFG_ESECURE_PUF_RAM_BIST_RUN_LSB 0
#define CAP_MSH_CSR_CFG_ESECURE_PUF_RAM_BIST_RUN_WIDTH 1
#define CAP_MSH_CSR_CFG_ESECURE_PUF_RAM_BIST_RUN_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_PUF_RAM_BIST_RUN_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_PUF_RAM_BIST_RUN_RESET 0x0
#define CAP_MSH_CSR_CFG_ESECURE_PUF_RAM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_MSH_CSR_CFG_ESECURE_PUF_RAM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_CFG_ESECURE_PUF_RAM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_CFG_ESECURE_PUF_RAM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_msh_csr::cfg_ms_qbist                                */
/* Register template: cap_msh_csr::cfg_ms_qbist                            */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 205            */
/* Field member: cap_msh_csr::cfg_ms_qbist.scanmode_ovr                    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_CFG_MS_QBIST_SCANMODE_OVR_MSB 2
#define CAP_MSH_CSR_CFG_MS_QBIST_SCANMODE_OVR_LSB 2
#define CAP_MSH_CSR_CFG_MS_QBIST_SCANMODE_OVR_WIDTH 1
#define CAP_MSH_CSR_CFG_MS_QBIST_SCANMODE_OVR_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_MS_QBIST_SCANMODE_OVR_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_MS_QBIST_SCANMODE_OVR_RESET 0x0
#define CAP_MSH_CSR_CFG_MS_QBIST_SCANMODE_OVR_FIELD_MASK 0x00000004
#define CAP_MSH_CSR_CFG_MS_QBIST_SCANMODE_OVR_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MSH_CSR_CFG_MS_QBIST_SCANMODE_OVR_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MSH_CSR_CFG_MS_QBIST_SCANMODE_OVR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_msh_csr::cfg_ms_qbist.bist_enable_ovr                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_CFG_MS_QBIST_BIST_ENABLE_OVR_MSB 1
#define CAP_MSH_CSR_CFG_MS_QBIST_BIST_ENABLE_OVR_LSB 1
#define CAP_MSH_CSR_CFG_MS_QBIST_BIST_ENABLE_OVR_WIDTH 1
#define CAP_MSH_CSR_CFG_MS_QBIST_BIST_ENABLE_OVR_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_MS_QBIST_BIST_ENABLE_OVR_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_MS_QBIST_BIST_ENABLE_OVR_RESET 0x0
#define CAP_MSH_CSR_CFG_MS_QBIST_BIST_ENABLE_OVR_FIELD_MASK 0x00000002
#define CAP_MSH_CSR_CFG_MS_QBIST_BIST_ENABLE_OVR_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MSH_CSR_CFG_MS_QBIST_BIST_ENABLE_OVR_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MSH_CSR_CFG_MS_QBIST_BIST_ENABLE_OVR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_msh_csr::cfg_ms_qbist.bist_ovr                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_CFG_MS_QBIST_BIST_OVR_MSB 0
#define CAP_MSH_CSR_CFG_MS_QBIST_BIST_OVR_LSB 0
#define CAP_MSH_CSR_CFG_MS_QBIST_BIST_OVR_WIDTH 1
#define CAP_MSH_CSR_CFG_MS_QBIST_BIST_OVR_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_MS_QBIST_BIST_OVR_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_MS_QBIST_BIST_OVR_RESET 0x0
#define CAP_MSH_CSR_CFG_MS_QBIST_BIST_OVR_FIELD_MASK 0x00000001
#define CAP_MSH_CSR_CFG_MS_QBIST_BIST_OVR_GET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_CFG_MS_QBIST_BIST_OVR_SET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_CFG_MS_QBIST_BIST_OVR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_msh_csr::sta_ms_qbist                                */
/* Register template: cap_msh_csr::sta_ms_qbist                            */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 214            */
/* Field member: cap_msh_csr::sta_ms_qbist.puf_error                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_MS_QBIST_PUF_ERROR_MSB 5
#define CAP_MSH_CSR_STA_MS_QBIST_PUF_ERROR_LSB 5
#define CAP_MSH_CSR_STA_MS_QBIST_PUF_ERROR_WIDTH 1
#define CAP_MSH_CSR_STA_MS_QBIST_PUF_ERROR_READ_ACCESS 1
#define CAP_MSH_CSR_STA_MS_QBIST_PUF_ERROR_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_MS_QBIST_PUF_ERROR_FIELD_MASK 0x00000020
#define CAP_MSH_CSR_STA_MS_QBIST_PUF_ERROR_GET(x) (((x) & 0x00000020) >> 5)
#define CAP_MSH_CSR_STA_MS_QBIST_PUF_ERROR_SET(x) (((x) << 5) & 0x00000020)
#define CAP_MSH_CSR_STA_MS_QBIST_PUF_ERROR_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_msh_csr::sta_ms_qbist.puf_busy                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_MS_QBIST_PUF_BUSY_MSB 4
#define CAP_MSH_CSR_STA_MS_QBIST_PUF_BUSY_LSB 4
#define CAP_MSH_CSR_STA_MS_QBIST_PUF_BUSY_WIDTH 1
#define CAP_MSH_CSR_STA_MS_QBIST_PUF_BUSY_READ_ACCESS 1
#define CAP_MSH_CSR_STA_MS_QBIST_PUF_BUSY_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_MS_QBIST_PUF_BUSY_FIELD_MASK 0x00000010
#define CAP_MSH_CSR_STA_MS_QBIST_PUF_BUSY_GET(x) (((x) & 0x00000010) >> 4)
#define CAP_MSH_CSR_STA_MS_QBIST_PUF_BUSY_SET(x) (((x) << 4) & 0x00000010)
#define CAP_MSH_CSR_STA_MS_QBIST_PUF_BUSY_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_msh_csr::sta_ms_qbist.error                           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_MS_QBIST_ERROR_MSB 3
#define CAP_MSH_CSR_STA_MS_QBIST_ERROR_LSB 3
#define CAP_MSH_CSR_STA_MS_QBIST_ERROR_WIDTH 1
#define CAP_MSH_CSR_STA_MS_QBIST_ERROR_READ_ACCESS 1
#define CAP_MSH_CSR_STA_MS_QBIST_ERROR_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_MS_QBIST_ERROR_FIELD_MASK 0x00000008
#define CAP_MSH_CSR_STA_MS_QBIST_ERROR_GET(x) (((x) & 0x00000008) >> 3)
#define CAP_MSH_CSR_STA_MS_QBIST_ERROR_SET(x) (((x) << 3) & 0x00000008)
#define CAP_MSH_CSR_STA_MS_QBIST_ERROR_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_msh_csr::sta_ms_qbist.running                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_MS_QBIST_RUNNING_MSB 2
#define CAP_MSH_CSR_STA_MS_QBIST_RUNNING_LSB 2
#define CAP_MSH_CSR_STA_MS_QBIST_RUNNING_WIDTH 1
#define CAP_MSH_CSR_STA_MS_QBIST_RUNNING_READ_ACCESS 1
#define CAP_MSH_CSR_STA_MS_QBIST_RUNNING_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_MS_QBIST_RUNNING_FIELD_MASK 0x00000004
#define CAP_MSH_CSR_STA_MS_QBIST_RUNNING_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_MSH_CSR_STA_MS_QBIST_RUNNING_SET(x) (((x) << 2) & 0x00000004)
#define CAP_MSH_CSR_STA_MS_QBIST_RUNNING_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_msh_csr::sta_ms_qbist.ok                              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_MS_QBIST_OK_MSB 1
#define CAP_MSH_CSR_STA_MS_QBIST_OK_LSB 1
#define CAP_MSH_CSR_STA_MS_QBIST_OK_WIDTH 1
#define CAP_MSH_CSR_STA_MS_QBIST_OK_READ_ACCESS 1
#define CAP_MSH_CSR_STA_MS_QBIST_OK_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_MS_QBIST_OK_FIELD_MASK 0x00000002
#define CAP_MSH_CSR_STA_MS_QBIST_OK_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MSH_CSR_STA_MS_QBIST_OK_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MSH_CSR_STA_MS_QBIST_OK_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_msh_csr::sta_ms_qbist.active                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_MS_QBIST_ACTIVE_MSB 0
#define CAP_MSH_CSR_STA_MS_QBIST_ACTIVE_LSB 0
#define CAP_MSH_CSR_STA_MS_QBIST_ACTIVE_WIDTH 1
#define CAP_MSH_CSR_STA_MS_QBIST_ACTIVE_READ_ACCESS 1
#define CAP_MSH_CSR_STA_MS_QBIST_ACTIVE_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_MS_QBIST_ACTIVE_FIELD_MASK 0x00000001
#define CAP_MSH_CSR_STA_MS_QBIST_ACTIVE_GET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_STA_MS_QBIST_ACTIVE_SET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_STA_MS_QBIST_ACTIVE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_msh_csr::cfg_esecure_pk_rom                          */
/* Register template: cap_msh_csr::cfg_esecure_pk_rom                      */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 226            */
/* Field member: cap_msh_csr::cfg_esecure_pk_rom.bist_run                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_CFG_ESECURE_PK_ROM_BIST_RUN_MSB 0
#define CAP_MSH_CSR_CFG_ESECURE_PK_ROM_BIST_RUN_LSB 0
#define CAP_MSH_CSR_CFG_ESECURE_PK_ROM_BIST_RUN_WIDTH 1
#define CAP_MSH_CSR_CFG_ESECURE_PK_ROM_BIST_RUN_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_PK_ROM_BIST_RUN_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_PK_ROM_BIST_RUN_RESET 0x0
#define CAP_MSH_CSR_CFG_ESECURE_PK_ROM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_MSH_CSR_CFG_ESECURE_PK_ROM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_CFG_ESECURE_PK_ROM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_CFG_ESECURE_PK_ROM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_msh_csr::cfg_esecure_sys_rom                         */
/* Register template: cap_msh_csr::cfg_esecure_sys_rom                     */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 233            */
/* Field member: cap_msh_csr::cfg_esecure_sys_rom.bist_run                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_CFG_ESECURE_SYS_ROM_BIST_RUN_MSB 0
#define CAP_MSH_CSR_CFG_ESECURE_SYS_ROM_BIST_RUN_LSB 0
#define CAP_MSH_CSR_CFG_ESECURE_SYS_ROM_BIST_RUN_WIDTH 1
#define CAP_MSH_CSR_CFG_ESECURE_SYS_ROM_BIST_RUN_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_SYS_ROM_BIST_RUN_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_SYS_ROM_BIST_RUN_RESET 0x0
#define CAP_MSH_CSR_CFG_ESECURE_SYS_ROM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_MSH_CSR_CFG_ESECURE_SYS_ROM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_CFG_ESECURE_SYS_ROM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_CFG_ESECURE_SYS_ROM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_msh_csr::cfg_esecure_data_ram                        */
/* Register template: cap_msh_csr::cfg_esecure_data_ram                    */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 240            */
/* Field member: cap_msh_csr::cfg_esecure_data_ram.bist_run                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_BIST_RUN_MSB 2
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_BIST_RUN_LSB 2
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_BIST_RUN_WIDTH 1
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_BIST_RUN_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_BIST_RUN_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_BIST_RUN_RESET 0x0
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_BIST_RUN_FIELD_MASK 0x00000004
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_BIST_RUN_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_BIST_RUN_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_BIST_RUN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_msh_csr::cfg_esecure_data_ram.disable_det             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_DISABLE_DET_MSB 1
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_DISABLE_DET_LSB 1
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_DISABLE_DET_WIDTH 1
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_DISABLE_DET_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_DISABLE_DET_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_DISABLE_DET_RESET 0x0
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_DISABLE_DET_FIELD_MASK 0x00000002
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_DISABLE_DET_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_DISABLE_DET_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_DISABLE_DET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_msh_csr::cfg_esecure_data_ram.disable_cor             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_DISABLE_COR_MSB 0
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_DISABLE_COR_LSB 0
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_DISABLE_COR_WIDTH 1
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_DISABLE_COR_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_DISABLE_COR_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_DISABLE_COR_RESET 0x0
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_DISABLE_COR_FIELD_MASK 0x00000001
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_DISABLE_COR_GET(x) \
   ((x) & 0x00000001)
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_DISABLE_COR_SET(x) \
   ((x) & 0x00000001)
#define CAP_MSH_CSR_CFG_ESECURE_DATA_RAM_DISABLE_COR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_msh_csr::sta_esecure_puf_ram                         */
/* Register template: cap_msh_csr::sta_esecure_puf_ram                     */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 249            */
/* Field member: cap_msh_csr::sta_esecure_puf_ram.bist_pass                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_BIST_PASS_MSB 1
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_BIST_PASS_LSB 1
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_BIST_PASS_WIDTH 1
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_BIST_PASS_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_BIST_PASS_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_BIST_PASS_FIELD_MASK 0x00000002
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_BIST_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_BIST_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_BIST_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_msh_csr::sta_esecure_puf_ram.bist_fail                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_BIST_FAIL_MSB 0
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_BIST_FAIL_LSB 0
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_BIST_FAIL_WIDTH 1
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_BIST_FAIL_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_BIST_FAIL_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_BIST_FAIL_FIELD_MASK 0x00000001
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_BIST_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_BIST_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_STA_ESECURE_PUF_RAM_BIST_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_msh_csr::sta_esecure_pk_rom                          */
/* Register template: cap_msh_csr::sta_esecure_pk_rom                      */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 257            */
/* Field member: cap_msh_csr::sta_esecure_pk_rom.bist_pass                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_BIST_PASS_MSB 1
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_BIST_PASS_LSB 1
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_BIST_PASS_WIDTH 1
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_BIST_PASS_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_BIST_PASS_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_BIST_PASS_FIELD_MASK 0x00000002
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_BIST_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_BIST_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_BIST_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_msh_csr::sta_esecure_pk_rom.bist_fail                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_BIST_FAIL_MSB 0
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_BIST_FAIL_LSB 0
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_BIST_FAIL_WIDTH 1
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_BIST_FAIL_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_BIST_FAIL_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_BIST_FAIL_FIELD_MASK 0x00000001
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_BIST_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_BIST_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_STA_ESECURE_PK_ROM_BIST_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_msh_csr::sta_esecure_sys_rom                         */
/* Register template: cap_msh_csr::sta_esecure_sys_rom                     */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 265            */
/* Field member: cap_msh_csr::sta_esecure_sys_rom.bist_pass                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_BIST_PASS_MSB 1
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_BIST_PASS_LSB 1
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_BIST_PASS_WIDTH 1
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_BIST_PASS_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_BIST_PASS_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_BIST_PASS_FIELD_MASK 0x00000002
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_BIST_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_BIST_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_BIST_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_msh_csr::sta_esecure_sys_rom.bist_fail                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_BIST_FAIL_MSB 0
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_BIST_FAIL_LSB 0
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_BIST_FAIL_WIDTH 1
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_BIST_FAIL_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_BIST_FAIL_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_BIST_FAIL_FIELD_MASK 0x00000001
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_BIST_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_BIST_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_STA_ESECURE_SYS_ROM_BIST_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_msh_csr::sta_esecure_data_ram                        */
/* Register template: cap_msh_csr::sta_esecure_data_ram                    */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 273            */
/* Field member: cap_msh_csr::sta_esecure_data_ram.data_ram_pass           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_DATA_RAM_PASS_MSB 30
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_DATA_RAM_PASS_LSB 30
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_DATA_RAM_PASS_WIDTH 1
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_DATA_RAM_PASS_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_DATA_RAM_PASS_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_DATA_RAM_PASS_FIELD_MASK 0x40000000
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_DATA_RAM_PASS_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_DATA_RAM_PASS_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_DATA_RAM_PASS_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_msh_csr::sta_esecure_data_ram.data_ram_fail           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_DATA_RAM_FAIL_MSB 29
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_DATA_RAM_FAIL_LSB 29
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_DATA_RAM_FAIL_WIDTH 1
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_DATA_RAM_FAIL_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_DATA_RAM_FAIL_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_DATA_RAM_FAIL_FIELD_MASK 0x20000000
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_DATA_RAM_FAIL_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_DATA_RAM_FAIL_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_DATA_RAM_FAIL_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_msh_csr::sta_esecure_data_ram.ecc_syndrome            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_SYNDROME_MSB 28
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_SYNDROME_LSB 11
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_SYNDROME_WIDTH 18
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_SYNDROME_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_SYNDROME_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_SYNDROME_FIELD_MASK 0x1ffff800
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_SYNDROME_GET(x) \
   (((x) & 0x1ffff800) >> 11)
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_SYNDROME_SET(x) \
   (((x) << 11) & 0x1ffff800)
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_SYNDROME_MODIFY(r, x) \
   ((((x) << 11) & 0x1ffff800) | ((r) & 0xe00007ff))
/* Field member: cap_msh_csr::sta_esecure_data_ram.ecc_addr                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_ADDR_MSB 10
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_ADDR_LSB 2
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_ADDR_WIDTH 9
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_ADDR_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_ADDR_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_ADDR_FIELD_MASK 0x000007fc
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_ADDR_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_ADDR_SET(x) \
   (((x) << 2) & 0x000007fc)
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_ADDR_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: cap_msh_csr::sta_esecure_data_ram.ecc_uncorrectable       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_UNCORRECTABLE_MSB 1
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_UNCORRECTABLE_LSB 1
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_UNCORRECTABLE_WIDTH 1
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_UNCORRECTABLE_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_UNCORRECTABLE_FIELD_MASK 0x00000002
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_UNCORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_UNCORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_UNCORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_msh_csr::sta_esecure_data_ram.ecc_correctable         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_CORRECTABLE_MSB 0
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_CORRECTABLE_LSB 0
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_CORRECTABLE_WIDTH 1
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_CORRECTABLE_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_CORRECTABLE_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_CORRECTABLE_FIELD_MASK 0x00000001
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_CORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_CORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MSH_CSR_STA_ESECURE_DATA_RAM_ECC_CORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_msh_csr::cfg_esecure_esystem_ram                     */
/* Register template: cap_msh_csr::cfg_esecure_esystem_ram                 */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 286            */
/* Field member: cap_msh_csr::cfg_esecure_esystem_ram.bist_run             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_BIST_RUN_MSB 2
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_BIST_RUN_LSB 2
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_BIST_RUN_WIDTH 1
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_BIST_RUN_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_BIST_RUN_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_BIST_RUN_RESET 0x0
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_BIST_RUN_FIELD_MASK 0x00000004
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_BIST_RUN_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_BIST_RUN_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_BIST_RUN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_msh_csr::cfg_esecure_esystem_ram.disable_det          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_DISABLE_DET_MSB 1
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_DISABLE_DET_LSB 1
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_DISABLE_DET_WIDTH 1
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_DISABLE_DET_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_DISABLE_DET_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_DISABLE_DET_RESET 0x0
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_DISABLE_DET_FIELD_MASK 0x00000002
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_DISABLE_DET_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_DISABLE_DET_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_DISABLE_DET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_msh_csr::cfg_esecure_esystem_ram.disable_cor          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_DISABLE_COR_MSB 0
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_DISABLE_COR_LSB 0
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_DISABLE_COR_WIDTH 1
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_DISABLE_COR_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_DISABLE_COR_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_DISABLE_COR_RESET 0x0
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_DISABLE_COR_FIELD_MASK 0x00000001
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_DISABLE_COR_GET(x) \
   ((x) & 0x00000001)
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_DISABLE_COR_SET(x) \
   ((x) & 0x00000001)
#define CAP_MSH_CSR_CFG_ESECURE_ESYSTEM_RAM_DISABLE_COR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_msh_csr::sta_esecure_esystem_ram                     */
/* Register template: cap_msh_csr::sta_esecure_esystem_ram                 */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 295            */
/* Field member: cap_msh_csr::sta_esecure_esystem_ram.esystem_ram_pass     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ESYSTEM_RAM_PASS_MSB 22
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ESYSTEM_RAM_PASS_LSB 22
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ESYSTEM_RAM_PASS_WIDTH 1
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ESYSTEM_RAM_PASS_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ESYSTEM_RAM_PASS_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ESYSTEM_RAM_PASS_FIELD_MASK 0x00400000
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ESYSTEM_RAM_PASS_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ESYSTEM_RAM_PASS_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ESYSTEM_RAM_PASS_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_msh_csr::sta_esecure_esystem_ram.esystem_ram_fail     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ESYSTEM_RAM_FAIL_MSB 21
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ESYSTEM_RAM_FAIL_LSB 21
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ESYSTEM_RAM_FAIL_WIDTH 1
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ESYSTEM_RAM_FAIL_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ESYSTEM_RAM_FAIL_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ESYSTEM_RAM_FAIL_FIELD_MASK 0x00200000
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ESYSTEM_RAM_FAIL_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ESYSTEM_RAM_FAIL_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ESYSTEM_RAM_FAIL_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_msh_csr::sta_esecure_esystem_ram.ecc_syndrome         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_SYNDROME_MSB 20
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_SYNDROME_LSB 16
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_SYNDROME_WIDTH 5
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_SYNDROME_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_SYNDROME_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_SYNDROME_FIELD_MASK 0x001f0000
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_SYNDROME_GET(x) \
   (((x) & 0x001f0000) >> 16)
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_SYNDROME_SET(x) \
   (((x) << 16) & 0x001f0000)
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_SYNDROME_MODIFY(r, x) \
   ((((x) << 16) & 0x001f0000) | ((r) & 0xffe0ffff))
/* Field member: cap_msh_csr::sta_esecure_esystem_ram.ecc_addr             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_ADDR_MSB 15
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_ADDR_LSB 2
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_ADDR_WIDTH 14
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_ADDR_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_ADDR_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_ADDR_FIELD_MASK 0x0000fffc
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_ADDR_GET(x) \
   (((x) & 0x0000fffc) >> 2)
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_ADDR_SET(x) \
   (((x) << 2) & 0x0000fffc)
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_ADDR_MODIFY(r, x) \
   ((((x) << 2) & 0x0000fffc) | ((r) & 0xffff0003))
/* Field member: cap_msh_csr::sta_esecure_esystem_ram.ecc_uncorrectable    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_UNCORRECTABLE_MSB 1
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_UNCORRECTABLE_LSB 1
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_UNCORRECTABLE_WIDTH 1
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_UNCORRECTABLE_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_UNCORRECTABLE_FIELD_MASK 0x00000002
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_UNCORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_UNCORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_UNCORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_msh_csr::sta_esecure_esystem_ram.ecc_correctable      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_CORRECTABLE_MSB 0
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_CORRECTABLE_LSB 0
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_CORRECTABLE_WIDTH 1
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_CORRECTABLE_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_CORRECTABLE_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_CORRECTABLE_FIELD_MASK 0x00000001
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_CORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_CORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MSH_CSR_STA_ESECURE_ESYSTEM_RAM_ECC_CORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_msh_csr::cfg_esecure_m0                              */
/* Register template: cap_msh_csr::cfg_esecure_m0                          */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 307            */
/* Field member: cap_msh_csr::cfg_esecure_m0.stclken                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_CFG_ESECURE_M0_STCLKEN_MSB 11
#define CAP_MSH_CSR_CFG_ESECURE_M0_STCLKEN_LSB 11
#define CAP_MSH_CSR_CFG_ESECURE_M0_STCLKEN_WIDTH 1
#define CAP_MSH_CSR_CFG_ESECURE_M0_STCLKEN_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_M0_STCLKEN_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_M0_STCLKEN_RESET 0x1
#define CAP_MSH_CSR_CFG_ESECURE_M0_STCLKEN_FIELD_MASK 0x00000800
#define CAP_MSH_CSR_CFG_ESECURE_M0_STCLKEN_GET(x) (((x) & 0x00000800) >> 11)
#define CAP_MSH_CSR_CFG_ESECURE_M0_STCLKEN_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_MSH_CSR_CFG_ESECURE_M0_STCLKEN_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_msh_csr::cfg_esecure_m0.rstbypass                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_CFG_ESECURE_M0_RSTBYPASS_MSB 10
#define CAP_MSH_CSR_CFG_ESECURE_M0_RSTBYPASS_LSB 10
#define CAP_MSH_CSR_CFG_ESECURE_M0_RSTBYPASS_WIDTH 1
#define CAP_MSH_CSR_CFG_ESECURE_M0_RSTBYPASS_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_M0_RSTBYPASS_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_M0_RSTBYPASS_RESET 0x0
#define CAP_MSH_CSR_CFG_ESECURE_M0_RSTBYPASS_FIELD_MASK 0x00000400
#define CAP_MSH_CSR_CFG_ESECURE_M0_RSTBYPASS_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_MSH_CSR_CFG_ESECURE_M0_RSTBYPASS_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_MSH_CSR_CFG_ESECURE_M0_RSTBYPASS_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_msh_csr::cfg_esecure_m0.irqlatency                    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_CFG_ESECURE_M0_IRQLATENCY_MSB 9
#define CAP_MSH_CSR_CFG_ESECURE_M0_IRQLATENCY_LSB 2
#define CAP_MSH_CSR_CFG_ESECURE_M0_IRQLATENCY_WIDTH 8
#define CAP_MSH_CSR_CFG_ESECURE_M0_IRQLATENCY_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_M0_IRQLATENCY_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_M0_IRQLATENCY_RESET 0x00
#define CAP_MSH_CSR_CFG_ESECURE_M0_IRQLATENCY_FIELD_MASK 0x000003fc
#define CAP_MSH_CSR_CFG_ESECURE_M0_IRQLATENCY_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define CAP_MSH_CSR_CFG_ESECURE_M0_IRQLATENCY_SET(x) \
   (((x) << 2) & 0x000003fc)
#define CAP_MSH_CSR_CFG_ESECURE_M0_IRQLATENCY_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: cap_msh_csr::cfg_esecure_m0.edbgrq                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_CFG_ESECURE_M0_EDBGRQ_MSB 1
#define CAP_MSH_CSR_CFG_ESECURE_M0_EDBGRQ_LSB 1
#define CAP_MSH_CSR_CFG_ESECURE_M0_EDBGRQ_WIDTH 1
#define CAP_MSH_CSR_CFG_ESECURE_M0_EDBGRQ_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_M0_EDBGRQ_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_M0_EDBGRQ_RESET 0x0
#define CAP_MSH_CSR_CFG_ESECURE_M0_EDBGRQ_FIELD_MASK 0x00000002
#define CAP_MSH_CSR_CFG_ESECURE_M0_EDBGRQ_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MSH_CSR_CFG_ESECURE_M0_EDBGRQ_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MSH_CSR_CFG_ESECURE_M0_EDBGRQ_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_msh_csr::cfg_esecure_m0.dbgrestart                    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_CFG_ESECURE_M0_DBGRESTART_MSB 0
#define CAP_MSH_CSR_CFG_ESECURE_M0_DBGRESTART_LSB 0
#define CAP_MSH_CSR_CFG_ESECURE_M0_DBGRESTART_WIDTH 1
#define CAP_MSH_CSR_CFG_ESECURE_M0_DBGRESTART_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_M0_DBGRESTART_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_ESECURE_M0_DBGRESTART_RESET 0x0
#define CAP_MSH_CSR_CFG_ESECURE_M0_DBGRESTART_FIELD_MASK 0x00000001
#define CAP_MSH_CSR_CFG_ESECURE_M0_DBGRESTART_GET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_CFG_ESECURE_M0_DBGRESTART_SET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_CFG_ESECURE_M0_DBGRESTART_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_msh_csr::sta_esecure_m0                         */
/* Wide Register template: cap_msh_csr::sta_esecure_m0                     */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 318            */
#define CAP_MSH_CSR_STA_ESECURE_M0_SIZE 0x2
#define CAP_MSH_CSR_STA_ESECURE_M0_BYTE_SIZE 0x8

/* Register type: cap_msh_csr::sta_esecure_m0::sta_esecure_m0_0_2          */
/* Register template: cap_msh_csr::sta_esecure_m0::sta_esecure_m0_0_2      */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 318            */
/* Field member: cap_msh_csr::sta_esecure_m0::sta_esecure_m0_0_2.wicsense_27_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_WICSENSE_27_0_MSB 31
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_WICSENSE_27_0_LSB 4
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_WICSENSE_27_0_WIDTH 28
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_WICSENSE_27_0_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_WICSENSE_27_0_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_WICSENSE_27_0_FIELD_MASK 0xfffffff0
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_WICSENSE_27_0_GET(x) \
   (((x) & 0xfffffff0) >> 4)
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_WICSENSE_27_0_SET(x) \
   (((x) << 4) & 0xfffffff0)
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_WICSENSE_27_0_MODIFY(r, x) \
   ((((x) << 4) & 0xfffffff0) | ((r) & 0x0000000f))
/* Field member: cap_msh_csr::sta_esecure_m0::sta_esecure_m0_0_2.wakeup    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_WAKEUP_MSB 3
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_WAKEUP_LSB 3
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_WAKEUP_WIDTH 1
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_WAKEUP_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_WAKEUP_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_WAKEUP_FIELD_MASK 0x00000008
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_WAKEUP_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_WAKEUP_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_WAKEUP_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_msh_csr::sta_esecure_m0::sta_esecure_m0_0_2.sleepdeep */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_SLEEPDEEP_MSB 2
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_SLEEPDEEP_LSB 2
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_SLEEPDEEP_WIDTH 1
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_SLEEPDEEP_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_SLEEPDEEP_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_SLEEPDEEP_FIELD_MASK 0x00000004
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_SLEEPDEEP_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_SLEEPDEEP_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_SLEEPDEEP_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_msh_csr::sta_esecure_m0::sta_esecure_m0_0_2.halted    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_HALTED_MSB 1
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_HALTED_LSB 1
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_HALTED_WIDTH 1
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_HALTED_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_HALTED_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_HALTED_FIELD_MASK 0x00000002
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_HALTED_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_HALTED_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_HALTED_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_msh_csr::sta_esecure_m0::sta_esecure_m0_0_2.dbgrestarted */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_DBGRESTARTED_MSB 0
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_DBGRESTARTED_LSB 0
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_DBGRESTARTED_WIDTH 1
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_DBGRESTARTED_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_DBGRESTARTED_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_DBGRESTARTED_FIELD_MASK 0x00000001
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_DBGRESTARTED_GET(x) \
   ((x) & 0x00000001)
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_DBGRESTARTED_SET(x) \
   ((x) & 0x00000001)
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_0_2_DBGRESTARTED_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_msh_csr::sta_esecure_m0::sta_esecure_m0_1_2          */
/* Register template: cap_msh_csr::sta_esecure_m0::sta_esecure_m0_1_2      */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 318            */
/* Field member: cap_msh_csr::sta_esecure_m0::sta_esecure_m0_1_2.wicsense_33_28 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_1_2_WICSENSE_33_28_MSB 5
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_1_2_WICSENSE_33_28_LSB 0
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_1_2_WICSENSE_33_28_WIDTH 6
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_1_2_WICSENSE_33_28_READ_ACCESS 1
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_1_2_WICSENSE_33_28_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_1_2_WICSENSE_33_28_FIELD_MASK 0x0000003f
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_1_2_WICSENSE_33_28_GET(x) \
   ((x) & 0x0000003f)
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_1_2_WICSENSE_33_28_SET(x) \
   ((x) & 0x0000003f)
#define CAP_MSH_CSR_STA_ESECURE_M0_STA_ESECURE_M0_1_2_WICSENSE_33_28_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_msh_csr::cfg_bist_qspi_ram                           */
/* Register template: cap_msh_csr::cfg_bist_qspi_ram                       */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 329            */
/* Field member: cap_msh_csr::cfg_bist_qspi_ram.run                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MSH_CSR_CFG_BIST_QSPI_RAM_RUN_MSB 0
#define CAP_MSH_CSR_CFG_BIST_QSPI_RAM_RUN_LSB 0
#define CAP_MSH_CSR_CFG_BIST_QSPI_RAM_RUN_WIDTH 1
#define CAP_MSH_CSR_CFG_BIST_QSPI_RAM_RUN_READ_ACCESS 1
#define CAP_MSH_CSR_CFG_BIST_QSPI_RAM_RUN_WRITE_ACCESS 1
#define CAP_MSH_CSR_CFG_BIST_QSPI_RAM_RUN_RESET 0x0
#define CAP_MSH_CSR_CFG_BIST_QSPI_RAM_RUN_FIELD_MASK 0x00000001
#define CAP_MSH_CSR_CFG_BIST_QSPI_RAM_RUN_GET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_CFG_BIST_QSPI_RAM_RUN_SET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_CFG_BIST_QSPI_RAM_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_msh_csr::sta_bist_qspi_ram                           */
/* Register template: cap_msh_csr::sta_bist_qspi_ram                       */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 334            */
/* Field member: cap_msh_csr::sta_bist_qspi_ram.done_pass                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_DONE_PASS_MSB 1
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_DONE_PASS_LSB 1
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_DONE_PASS_WIDTH 1
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_DONE_PASS_READ_ACCESS 1
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_DONE_PASS_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_msh_csr::sta_bist_qspi_ram.done_fail                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_DONE_FAIL_MSB 0
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_DONE_FAIL_LSB 0
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_DONE_FAIL_WIDTH 1
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_DONE_FAIL_READ_ACCESS 1
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_DONE_FAIL_WRITE_ACCESS 0
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_MSH_CSR_STA_BIST_QSPI_RAM_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::cfg_wdt                                      */
/* Register template: cap_ms_csr::cfg_wdt                                  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 158             */
/* Field member: cap_ms_csr::cfg_wdt.clk_en                                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_WDT_CLK_EN_MSB 15
#define CAP_MS_CSR_CFG_WDT_CLK_EN_LSB 12
#define CAP_MS_CSR_CFG_WDT_CLK_EN_WIDTH 4
#define CAP_MS_CSR_CFG_WDT_CLK_EN_READ_ACCESS 1
#define CAP_MS_CSR_CFG_WDT_CLK_EN_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_WDT_CLK_EN_RESET 0xf
#define CAP_MS_CSR_CFG_WDT_CLK_EN_FIELD_MASK 0x0000f000
#define CAP_MS_CSR_CFG_WDT_CLK_EN_GET(x) (((x) & 0x0000f000) >> 12)
#define CAP_MS_CSR_CFG_WDT_CLK_EN_SET(x) (((x) << 12) & 0x0000f000)
#define CAP_MS_CSR_CFG_WDT_CLK_EN_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: cap_ms_csr::cfg_wdt.pause                                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_WDT_PAUSE_MSB 11
#define CAP_MS_CSR_CFG_WDT_PAUSE_LSB 8
#define CAP_MS_CSR_CFG_WDT_PAUSE_WIDTH 4
#define CAP_MS_CSR_CFG_WDT_PAUSE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_WDT_PAUSE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_WDT_PAUSE_RESET 0x0
#define CAP_MS_CSR_CFG_WDT_PAUSE_FIELD_MASK 0x00000f00
#define CAP_MS_CSR_CFG_WDT_PAUSE_GET(x) (((x) & 0x00000f00) >> 8)
#define CAP_MS_CSR_CFG_WDT_PAUSE_SET(x) (((x) << 8) & 0x00000f00)
#define CAP_MS_CSR_CFG_WDT_PAUSE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: cap_ms_csr::cfg_wdt.speed_up                              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_WDT_SPEED_UP_MSB 7
#define CAP_MS_CSR_CFG_WDT_SPEED_UP_LSB 4
#define CAP_MS_CSR_CFG_WDT_SPEED_UP_WIDTH 4
#define CAP_MS_CSR_CFG_WDT_SPEED_UP_READ_ACCESS 1
#define CAP_MS_CSR_CFG_WDT_SPEED_UP_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_WDT_SPEED_UP_RESET 0x0
#define CAP_MS_CSR_CFG_WDT_SPEED_UP_FIELD_MASK 0x000000f0
#define CAP_MS_CSR_CFG_WDT_SPEED_UP_GET(x) (((x) & 0x000000f0) >> 4)
#define CAP_MS_CSR_CFG_WDT_SPEED_UP_SET(x) (((x) << 4) & 0x000000f0)
#define CAP_MS_CSR_CFG_WDT_SPEED_UP_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_ms_csr::cfg_wdt.rst_en                                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_WDT_RST_EN_MSB 3
#define CAP_MS_CSR_CFG_WDT_RST_EN_LSB 0
#define CAP_MS_CSR_CFG_WDT_RST_EN_WIDTH 4
#define CAP_MS_CSR_CFG_WDT_RST_EN_READ_ACCESS 1
#define CAP_MS_CSR_CFG_WDT_RST_EN_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_WDT_RST_EN_RESET 0x0
#define CAP_MS_CSR_CFG_WDT_RST_EN_FIELD_MASK 0x0000000f
#define CAP_MS_CSR_CFG_WDT_RST_EN_GET(x) ((x) & 0x0000000f)
#define CAP_MS_CSR_CFG_WDT_RST_EN_SET(x) ((x) & 0x0000000f)
#define CAP_MS_CSR_CFG_WDT_RST_EN_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_ms_csr::sta_apb                                      */
/* Register template: cap_ms_csr::sta_apb                                  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 166             */
/* Field member: cap_ms_csr::sta_apb.ssi0_sleep                            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_APB_SSI0_SLEEP_MSB 5
#define CAP_MS_CSR_STA_APB_SSI0_SLEEP_LSB 5
#define CAP_MS_CSR_STA_APB_SSI0_SLEEP_WIDTH 1
#define CAP_MS_CSR_STA_APB_SSI0_SLEEP_READ_ACCESS 1
#define CAP_MS_CSR_STA_APB_SSI0_SLEEP_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_APB_SSI0_SLEEP_FIELD_MASK 0x00000020
#define CAP_MS_CSR_STA_APB_SSI0_SLEEP_GET(x) (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_STA_APB_SSI0_SLEEP_SET(x) (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_STA_APB_SSI0_SLEEP_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::sta_apb.ssi1_sleep                            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_APB_SSI1_SLEEP_MSB 4
#define CAP_MS_CSR_STA_APB_SSI1_SLEEP_LSB 4
#define CAP_MS_CSR_STA_APB_SSI1_SLEEP_WIDTH 1
#define CAP_MS_CSR_STA_APB_SSI1_SLEEP_READ_ACCESS 1
#define CAP_MS_CSR_STA_APB_SSI1_SLEEP_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_APB_SSI1_SLEEP_FIELD_MASK 0x00000010
#define CAP_MS_CSR_STA_APB_SSI1_SLEEP_GET(x) (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_STA_APB_SSI1_SLEEP_SET(x) (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_STA_APB_SSI1_SLEEP_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::sta_apb.i2c_ic_en_3                           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_3_MSB 3
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_3_LSB 3
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_3_WIDTH 1
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_3_READ_ACCESS 1
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_3_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_3_FIELD_MASK 0x00000008
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_3_GET(x) (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_3_SET(x) (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::sta_apb.i2c_ic_en_2                           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_2_MSB 2
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_2_LSB 2
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_2_WIDTH 1
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_2_READ_ACCESS 1
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_2_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_2_FIELD_MASK 0x00000004
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_2_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_2_SET(x) (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::sta_apb.i2c_ic_en_1                           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_1_MSB 1
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_1_LSB 1
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_1_WIDTH 1
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_1_READ_ACCESS 1
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_1_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_1_FIELD_MASK 0x00000002
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_1_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_1_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::sta_apb.i2c_ic_en_0                           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_0_MSB 0
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_0_LSB 0
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_0_WIDTH 1
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_0_READ_ACCESS 1
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_0_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_0_FIELD_MASK 0x00000001
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_0_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_0_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_APB_I2C_IC_EN_0_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_ms_csr::dhs_elam_cap_buf                          */
/* Wide Memory template: cap_ms_csr::dhs_elam_cap_buf                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 178             */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_SIZE 0x10
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_BYTE_SIZE 0x40
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRIES 0x1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_MSB 321
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_LSB 0
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_WIDTH 322
/* Wide Register member: cap_ms_csr::dhs_elam_cap_buf.entry                */
/* Wide Register type referenced: cap_ms_csr::dhs_elam_cap_buf::entry      */
/* Wide Register template referenced: cap_ms_csr::dhs_elam_cap_buf::entry  */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_OFFSET 0x0
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_BYTE_OFFSET 0x0
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_WRITE_ACCESS 1
/* Register member: cap_ms_csr::dhs_elam_cap_buf::entry.entry_0_16         */
/* Register type referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_0_16 */
/* Register template referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_0_16 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_0_16_OFFSET 0x0
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_0_16_BYTE_OFFSET 0x0
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_0_16_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_0_16_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_0_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_0_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_cap_buf::entry.entry_1_16         */
/* Register type referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_1_16 */
/* Register template referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_1_16 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_1_16_OFFSET 0x1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_1_16_BYTE_OFFSET 0x4
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_1_16_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_1_16_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_1_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_1_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_cap_buf::entry.entry_2_16         */
/* Register type referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_2_16 */
/* Register template referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_2_16 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_2_16_OFFSET 0x2
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_2_16_BYTE_OFFSET 0x8
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_2_16_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_2_16_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_2_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_2_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_cap_buf::entry.entry_3_16         */
/* Register type referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_3_16 */
/* Register template referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_3_16 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_3_16_OFFSET 0x3
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_3_16_BYTE_OFFSET 0xc
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_3_16_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_3_16_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_3_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_3_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_cap_buf::entry.entry_4_16         */
/* Register type referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_4_16 */
/* Register template referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_4_16 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_4_16_OFFSET 0x4
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_4_16_BYTE_OFFSET 0x10
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_4_16_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_4_16_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_4_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_4_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_cap_buf::entry.entry_5_16         */
/* Register type referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_5_16 */
/* Register template referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_5_16 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_5_16_OFFSET 0x5
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_5_16_BYTE_OFFSET 0x14
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_5_16_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_5_16_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_5_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_5_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_cap_buf::entry.entry_6_16         */
/* Register type referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_6_16 */
/* Register template referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_6_16 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_6_16_OFFSET 0x6
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_6_16_BYTE_OFFSET 0x18
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_6_16_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_6_16_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_6_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_6_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_cap_buf::entry.entry_7_16         */
/* Register type referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_7_16 */
/* Register template referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_7_16 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_7_16_OFFSET 0x7
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_7_16_BYTE_OFFSET 0x1c
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_7_16_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_7_16_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_7_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_7_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_cap_buf::entry.entry_8_16         */
/* Register type referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_8_16 */
/* Register template referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_8_16 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_8_16_OFFSET 0x8
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_8_16_BYTE_OFFSET 0x20
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_8_16_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_8_16_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_8_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_8_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_cap_buf::entry.entry_9_16         */
/* Register type referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_9_16 */
/* Register template referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_9_16 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_9_16_OFFSET 0x9
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_9_16_BYTE_OFFSET 0x24
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_9_16_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_9_16_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_9_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_9_16_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_cap_buf::entry.entry_10_16        */
/* Register type referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_10_16 */
/* Register template referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_10_16 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_10_16_OFFSET 0xa
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_10_16_BYTE_OFFSET 0x28
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_10_16_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_10_16_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_10_16_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_10_16_RESET_MASK 0xfffffffc
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_10_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_10_16_WRITE_MASK 0x00000003
/* Register member: cap_ms_csr::dhs_elam_cap_buf::entry.entry_11_16        */
/* Register type referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_11_16 */
/* Register template referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_11_16 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_11_16_OFFSET 0xb
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_11_16_BYTE_OFFSET 0x2c
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_11_16_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_11_16_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_11_16_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_11_16_RESET_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_11_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_11_16_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::dhs_elam_cap_buf::entry.entry_12_16        */
/* Register type referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_12_16 */
/* Register template referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_12_16 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_12_16_OFFSET 0xc
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_12_16_BYTE_OFFSET 0x30
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_12_16_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_12_16_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_12_16_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_12_16_RESET_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_12_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_12_16_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::dhs_elam_cap_buf::entry.entry_13_16        */
/* Register type referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_13_16 */
/* Register template referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_13_16 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_13_16_OFFSET 0xd
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_13_16_BYTE_OFFSET 0x34
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_13_16_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_13_16_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_13_16_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_13_16_RESET_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_13_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_13_16_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::dhs_elam_cap_buf::entry.entry_14_16        */
/* Register type referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_14_16 */
/* Register template referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_14_16 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_14_16_OFFSET 0xe
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_14_16_BYTE_OFFSET 0x38
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_14_16_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_14_16_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_14_16_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_14_16_RESET_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_14_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_14_16_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::dhs_elam_cap_buf::entry.entry_15_16        */
/* Register type referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_15_16 */
/* Register template referenced: cap_ms_csr::dhs_elam_cap_buf::entry::entry_15_16 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_15_16_OFFSET 0xf
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_15_16_BYTE_OFFSET 0x3c
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_15_16_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_15_16_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_15_16_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_15_16_RESET_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_15_16_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_15_16_WRITE_MASK 0x00000000

/* Wide Register type: cap_ms_csr::dhs_elam_cap_buf::entry                 */
/* Wide Register template: cap_ms_csr::dhs_elam_cap_buf::entry             */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 184             */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_SIZE 0x1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_BYTE_SIZE 0x40

/* Register type: cap_ms_csr::dhs_elam_cap_buf::entry::entry_0_16          */
/* Register template: cap_ms_csr::dhs_elam_cap_buf::entry::entry_0_16      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 184             */
/* Field member: cap_ms_csr::dhs_elam_cap_buf::entry::entry_0_16.data_31_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 193 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_0_16_DATA_31_0_MSB 31
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_0_16_DATA_31_0_LSB 0
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_0_16_DATA_31_0_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_0_16_DATA_31_0_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_0_16_DATA_31_0_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_0_16_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_0_16_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_0_16_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_0_16_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_cap_buf::entry::entry_1_16          */
/* Register template: cap_ms_csr::dhs_elam_cap_buf::entry::entry_1_16      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 184             */
/* Field member: cap_ms_csr::dhs_elam_cap_buf::entry::entry_1_16.data_63_32 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 193 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_1_16_DATA_63_32_MSB 31
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_1_16_DATA_63_32_LSB 0
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_1_16_DATA_63_32_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_1_16_DATA_63_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_1_16_DATA_63_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_1_16_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_1_16_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_1_16_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_1_16_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_cap_buf::entry::entry_2_16          */
/* Register template: cap_ms_csr::dhs_elam_cap_buf::entry::entry_2_16      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 184             */
/* Field member: cap_ms_csr::dhs_elam_cap_buf::entry::entry_2_16.data_95_64 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 193 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_2_16_DATA_95_64_MSB 31
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_2_16_DATA_95_64_LSB 0
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_2_16_DATA_95_64_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_2_16_DATA_95_64_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_2_16_DATA_95_64_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_2_16_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_2_16_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_2_16_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_2_16_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_cap_buf::entry::entry_3_16          */
/* Register template: cap_ms_csr::dhs_elam_cap_buf::entry::entry_3_16      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 184             */
/* Field member: cap_ms_csr::dhs_elam_cap_buf::entry::entry_3_16.data_127_96 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 193 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_3_16_DATA_127_96_MSB 31
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_3_16_DATA_127_96_LSB 0
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_3_16_DATA_127_96_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_3_16_DATA_127_96_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_3_16_DATA_127_96_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_3_16_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_3_16_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_3_16_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_3_16_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_cap_buf::entry::entry_4_16          */
/* Register template: cap_ms_csr::dhs_elam_cap_buf::entry::entry_4_16      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 184             */
/* Field member: cap_ms_csr::dhs_elam_cap_buf::entry::entry_4_16.data_159_128 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 193 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_4_16_DATA_159_128_MSB 31
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_4_16_DATA_159_128_LSB 0
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_4_16_DATA_159_128_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_4_16_DATA_159_128_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_4_16_DATA_159_128_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_4_16_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_4_16_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_4_16_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_4_16_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_cap_buf::entry::entry_5_16          */
/* Register template: cap_ms_csr::dhs_elam_cap_buf::entry::entry_5_16      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 184             */
/* Field member: cap_ms_csr::dhs_elam_cap_buf::entry::entry_5_16.data_191_160 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 193 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_5_16_DATA_191_160_MSB 31
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_5_16_DATA_191_160_LSB 0
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_5_16_DATA_191_160_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_5_16_DATA_191_160_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_5_16_DATA_191_160_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_5_16_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_5_16_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_5_16_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_5_16_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_cap_buf::entry::entry_6_16          */
/* Register template: cap_ms_csr::dhs_elam_cap_buf::entry::entry_6_16      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 184             */
/* Field member: cap_ms_csr::dhs_elam_cap_buf::entry::entry_6_16.data_223_192 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 193 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_6_16_DATA_223_192_MSB 31
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_6_16_DATA_223_192_LSB 0
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_6_16_DATA_223_192_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_6_16_DATA_223_192_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_6_16_DATA_223_192_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_6_16_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_6_16_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_6_16_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_6_16_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_cap_buf::entry::entry_7_16          */
/* Register template: cap_ms_csr::dhs_elam_cap_buf::entry::entry_7_16      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 184             */
/* Field member: cap_ms_csr::dhs_elam_cap_buf::entry::entry_7_16.data_255_224 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 193 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_7_16_DATA_255_224_MSB 31
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_7_16_DATA_255_224_LSB 0
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_7_16_DATA_255_224_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_7_16_DATA_255_224_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_7_16_DATA_255_224_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_7_16_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_7_16_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_7_16_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_7_16_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_cap_buf::entry::entry_8_16          */
/* Register template: cap_ms_csr::dhs_elam_cap_buf::entry::entry_8_16      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 184             */
/* Field member: cap_ms_csr::dhs_elam_cap_buf::entry::entry_8_16.data_287_256 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 193 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_8_16_DATA_287_256_MSB 31
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_8_16_DATA_287_256_LSB 0
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_8_16_DATA_287_256_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_8_16_DATA_287_256_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_8_16_DATA_287_256_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_8_16_DATA_287_256_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_8_16_DATA_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_8_16_DATA_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_8_16_DATA_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_cap_buf::entry::entry_9_16          */
/* Register template: cap_ms_csr::dhs_elam_cap_buf::entry::entry_9_16      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 184             */
/* Field member: cap_ms_csr::dhs_elam_cap_buf::entry::entry_9_16.data_319_288 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 193 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_9_16_DATA_319_288_MSB 31
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_9_16_DATA_319_288_LSB 0
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_9_16_DATA_319_288_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_9_16_DATA_319_288_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_9_16_DATA_319_288_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_9_16_DATA_319_288_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_9_16_DATA_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_9_16_DATA_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_9_16_DATA_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_cap_buf::entry::entry_10_16         */
/* Register template: cap_ms_csr::dhs_elam_cap_buf::entry::entry_10_16     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 184             */
/* Field member: cap_ms_csr::dhs_elam_cap_buf::entry::entry_10_16.data_321_320 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 193 */
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_10_16_DATA_321_320_MSB 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_10_16_DATA_321_320_LSB 0
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_10_16_DATA_321_320_WIDTH 2
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_10_16_DATA_321_320_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_10_16_DATA_321_320_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_10_16_DATA_321_320_FIELD_MASK 0x00000003
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_10_16_DATA_321_320_GET(x) \
   ((x) & 0x00000003)
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_10_16_DATA_321_320_SET(x) \
   ((x) & 0x00000003)
#define CAP_MS_CSR_DHS_ELAM_CAP_BUF_ENTRY_ENTRY_10_16_DATA_321_320_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_ms_csr::dhs_elam_cap_buf::entry::entry_11_16         */
/* Register template: cap_ms_csr::dhs_elam_cap_buf::entry::entry_11_16     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 184             */

/* Register type: cap_ms_csr::dhs_elam_cap_buf::entry::entry_12_16         */
/* Register template: cap_ms_csr::dhs_elam_cap_buf::entry::entry_12_16     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 184             */

/* Register type: cap_ms_csr::dhs_elam_cap_buf::entry::entry_13_16         */
/* Register template: cap_ms_csr::dhs_elam_cap_buf::entry::entry_13_16     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 184             */

/* Register type: cap_ms_csr::dhs_elam_cap_buf::entry::entry_14_16         */
/* Register template: cap_ms_csr::dhs_elam_cap_buf::entry::entry_14_16     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 184             */

/* Register type: cap_ms_csr::dhs_elam_cap_buf::entry::entry_15_16         */
/* Register template: cap_ms_csr::dhs_elam_cap_buf::entry::entry_15_16     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 184             */

/* Register type: cap_ms_csr::cfg_elam_cap_buf                             */
/* Register template: cap_ms_csr::cfg_elam_cap_buf                         */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 189             */
/* Field member: cap_ms_csr::cfg_elam_cap_buf.addr                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_ADDR_MSB 13
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_ADDR_LSB 2
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_ADDR_WIDTH 12
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_ADDR_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_ADDR_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_ADDR_RESET 0x000
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_ADDR_FIELD_MASK 0x00003ffc
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_ADDR_GET(x) (((x) & 0x00003ffc) >> 2)
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_ADDR_SET(x) (((x) << 2) & 0x00003ffc)
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_ADDR_MODIFY(r, x) \
   ((((x) << 2) & 0x00003ffc) | ((r) & 0xffffc003))
/* Field member: cap_ms_csr::cfg_elam_cap_buf.eccbypass                    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_ECCBYPASS_MSB 1
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_ECCBYPASS_LSB 1
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_ECCBYPASS_WIDTH 1
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_ECCBYPASS_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_ECCBYPASS_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_ECCBYPASS_RESET 0x0
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_ECCBYPASS_FIELD_MASK 0x00000002
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_ECCBYPASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_ECCBYPASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_ECCBYPASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::cfg_elam_cap_buf.bist_run                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_BIST_RUN_MSB 0
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_BIST_RUN_LSB 0
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_BIST_RUN_WIDTH 1
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_BIST_RUN_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_BIST_RUN_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_BIST_RUN_RESET 0x0
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_ELAM_CAP_BUF_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::sta_bist_elam_cap_buf                        */
/* Register template: cap_ms_csr::sta_bist_elam_cap_buf                    */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 196             */
/* Field member: cap_ms_csr::sta_bist_elam_cap_buf.done_pass               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_DONE_PASS_MSB 1
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_DONE_PASS_LSB 1
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_DONE_PASS_WIDTH 1
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_DONE_PASS_READ_ACCESS 1
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_DONE_PASS_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::sta_bist_elam_cap_buf.done_fail               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_DONE_FAIL_MSB 0
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_DONE_FAIL_LSB 0
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_DONE_FAIL_WIDTH 1
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_DONE_FAIL_READ_ACCESS 1
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_DONE_FAIL_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_BIST_ELAM_CAP_BUF_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::cfg_ecc_elam_cap_buf                         */
/* Register template: cap_ms_csr::cfg_ecc_elam_cap_buf                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 202             */
/* Field member: cap_ms_csr::cfg_ecc_elam_cap_buf.det                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_DET_MSB 1
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_DET_LSB 1
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_DET_WIDTH 1
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_DET_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_DET_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_DET_RESET 0x0
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_DET_FIELD_MASK 0x00000002
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_DET_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_DET_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_DET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::cfg_ecc_elam_cap_buf.cor                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_COR_MSB 0
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_COR_LSB 0
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_COR_WIDTH 1
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_COR_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_COR_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_COR_RESET 0x0
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_COR_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_COR_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_COR_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_ECC_ELAM_CAP_BUF_COR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::sta_ecc_elam_cap_buf                         */
/* Register template: cap_ms_csr::sta_ecc_elam_cap_buf                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 209             */
/* Field member: cap_ms_csr::sta_ecc_elam_cap_buf.addr                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_ADDR_MSB 31
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_ADDR_LSB 20
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_ADDR_WIDTH 12
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_ADDR_READ_ACCESS 1
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_ADDR_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_ADDR_FIELD_MASK 0xfff00000
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_ADDR_GET(x) \
   (((x) & 0xfff00000) >> 20)
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_ADDR_SET(x) \
   (((x) << 20) & 0xfff00000)
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_ADDR_MODIFY(r, x) \
   ((((x) << 20) & 0xfff00000) | ((r) & 0x000fffff))
/* Field member: cap_ms_csr::sta_ecc_elam_cap_buf.syndrome                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_SYNDROME_MSB 19
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_SYNDROME_LSB 2
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_SYNDROME_WIDTH 18
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_SYNDROME_READ_ACCESS 1
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_SYNDROME_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_SYNDROME_FIELD_MASK 0x000ffffc
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_SYNDROME_GET(x) \
   (((x) & 0x000ffffc) >> 2)
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_SYNDROME_SET(x) \
   (((x) << 2) & 0x000ffffc)
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000ffffc) | ((r) & 0xfff00003))
/* Field member: cap_ms_csr::sta_ecc_elam_cap_buf.uncorrectable            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_UNCORRECTABLE_MSB 1
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_UNCORRECTABLE_LSB 1
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_UNCORRECTABLE_WIDTH 1
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_UNCORRECTABLE_READ_ACCESS 1
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_UNCORRECTABLE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_UNCORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_UNCORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_UNCORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::sta_ecc_elam_cap_buf.correctable              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_CORRECTABLE_MSB 0
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_CORRECTABLE_LSB 0
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_CORRECTABLE_WIDTH 1
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_CORRECTABLE_READ_ACCESS 1
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_CORRECTABLE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_CORRECTABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_CORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_CORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_ECC_ELAM_CAP_BUF_CORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_ms_csr::cfg_pll_hbm                             */
/* Wide Register template: cap_ms_csr::cfg_pll_hbm                         */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 217             */
#define CAP_MS_CSR_CFG_PLL_HBM_SIZE 0x2
#define CAP_MS_CSR_CFG_PLL_HBM_BYTE_SIZE 0x8

/* Register type: cap_ms_csr::cfg_pll_hbm::cfg_pll_hbm_0_2                 */
/* Register template: cap_ms_csr::cfg_pll_hbm::cfg_pll_hbm_0_2             */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 217             */
/* Field member: cap_ms_csr::cfg_pll_hbm::cfg_pll_hbm_0_2.dll_out_divcnt_4_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_OUT_DIVCNT_4_0_MSB 31
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_OUT_DIVCNT_4_0_LSB 27
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_OUT_DIVCNT_4_0_WIDTH 5
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_OUT_DIVCNT_4_0_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_OUT_DIVCNT_4_0_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_OUT_DIVCNT_4_0_RESET 0x02
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_OUT_DIVCNT_4_0_FIELD_MASK 0xf8000000
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_OUT_DIVCNT_4_0_GET(x) \
   (((x) & 0xf8000000) >> 27)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_OUT_DIVCNT_4_0_SET(x) \
   (((x) << 27) & 0xf8000000)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_OUT_DIVCNT_4_0_MODIFY(r, x) \
   ((((x) << 27) & 0xf8000000) | ((r) & 0x07ffffff))
/* Field member: cap_ms_csr::cfg_pll_hbm::cfg_pll_hbm_0_2.dll_fbcnt        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_FBCNT_MSB 26
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_FBCNT_LSB 21
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_FBCNT_WIDTH 6
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_FBCNT_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_FBCNT_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_FBCNT_RESET 0x33
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_FBCNT_FIELD_MASK 0x07e00000
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_FBCNT_GET(x) \
   (((x) & 0x07e00000) >> 21)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_FBCNT_SET(x) \
   (((x) << 21) & 0x07e00000)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_FBCNT_MODIFY(r, x) \
   ((((x) << 21) & 0x07e00000) | ((r) & 0xf81fffff))
/* Field member: cap_ms_csr::cfg_pll_hbm::cfg_pll_hbm_0_2.dll_refcnt       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_REFCNT_MSB 20
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_REFCNT_LSB 15
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_REFCNT_WIDTH 6
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_REFCNT_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_REFCNT_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_REFCNT_RESET 0x04
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_REFCNT_FIELD_MASK 0x001f8000
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_REFCNT_GET(x) \
   (((x) & 0x001f8000) >> 15)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_REFCNT_SET(x) \
   (((x) << 15) & 0x001f8000)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_DLL_REFCNT_MODIFY(r, x) \
   ((((x) << 15) & 0x001f8000) | ((r) & 0xffe07fff))
/* Field member: cap_ms_csr::cfg_pll_hbm::cfg_pll_hbm_0_2.pll_refcnt       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PLL_REFCNT_MSB 14
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PLL_REFCNT_LSB 9
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PLL_REFCNT_WIDTH 6
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PLL_REFCNT_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PLL_REFCNT_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PLL_REFCNT_RESET 0x05
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PLL_REFCNT_FIELD_MASK 0x00007e00
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PLL_REFCNT_GET(x) \
   (((x) & 0x00007e00) >> 9)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PLL_REFCNT_SET(x) \
   (((x) << 9) & 0x00007e00)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PLL_REFCNT_MODIFY(r, x) \
   ((((x) << 9) & 0x00007e00) | ((r) & 0xffff81ff))
/* Field member: cap_ms_csr::cfg_pll_hbm::cfg_pll_hbm_0_2.prog_fbdiv255    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PROG_FBDIV255_MSB 8
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PROG_FBDIV255_LSB 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PROG_FBDIV255_WIDTH 8
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PROG_FBDIV255_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PROG_FBDIV255_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PROG_FBDIV255_RESET 0x40
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PROG_FBDIV255_FIELD_MASK 0x000001fe
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PROG_FBDIV255_GET(x) \
   (((x) & 0x000001fe) >> 1)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PROG_FBDIV255_SET(x) \
   (((x) << 1) & 0x000001fe)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PROG_FBDIV255_MODIFY(r, x) \
   ((((x) << 1) & 0x000001fe) | ((r) & 0xfffffe01))
/* Field member: cap_ms_csr::cfg_pll_hbm::cfg_pll_hbm_0_2.prog_fbdiv_23    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PROG_FBDIV_23_MSB 0
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PROG_FBDIV_23_LSB 0
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PROG_FBDIV_23_WIDTH 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PROG_FBDIV_23_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PROG_FBDIV_23_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PROG_FBDIV_23_RESET 0x0
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PROG_FBDIV_23_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PROG_FBDIV_23_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PROG_FBDIV_23_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_0_2_PROG_FBDIV_23_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::cfg_pll_hbm::cfg_pll_hbm_1_2                 */
/* Register template: cap_ms_csr::cfg_pll_hbm::cfg_pll_hbm_1_2             */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 217             */
/* Field member: cap_ms_csr::cfg_pll_hbm::cfg_pll_hbm_1_2.pll_rst_n        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_RST_N_MSB 18
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_RST_N_LSB 18
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_RST_N_WIDTH 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_RST_N_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_RST_N_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_RST_N_RESET 0x0
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_RST_N_FIELD_MASK 0x00040000
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_RST_N_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_RST_N_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_RST_N_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ms_csr::cfg_pll_hbm::cfg_pll_hbm_1_2.pll_disable_output_clk */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_DISABLE_OUTPUT_CLK_MSB 17
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_DISABLE_OUTPUT_CLK_LSB 14
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_DISABLE_OUTPUT_CLK_WIDTH 4
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_DISABLE_OUTPUT_CLK_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_DISABLE_OUTPUT_CLK_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_DISABLE_OUTPUT_CLK_RESET 0x0
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_DISABLE_OUTPUT_CLK_FIELD_MASK 0x0003c000
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_DISABLE_OUTPUT_CLK_GET(x) \
   (((x) & 0x0003c000) >> 14)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_DISABLE_OUTPUT_CLK_SET(x) \
   (((x) << 14) & 0x0003c000)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_DISABLE_OUTPUT_CLK_MODIFY(r, x) \
   ((((x) << 14) & 0x0003c000) | ((r) & 0xfffc3fff))
/* Field member: cap_ms_csr::cfg_pll_hbm::cfg_pll_hbm_1_2.pll_out_divcnt_load */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_OUT_DIVCNT_LOAD_MSB 13
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_OUT_DIVCNT_LOAD_LSB 13
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_OUT_DIVCNT_LOAD_WIDTH 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_OUT_DIVCNT_LOAD_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_OUT_DIVCNT_LOAD_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_OUT_DIVCNT_LOAD_RESET 0x0
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_OUT_DIVCNT_LOAD_FIELD_MASK 0x00002000
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_OUT_DIVCNT_LOAD_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_OUT_DIVCNT_LOAD_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_OUT_DIVCNT_LOAD_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ms_csr::cfg_pll_hbm::cfg_pll_hbm_1_2.dll_out_divcnt_load */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_OUT_DIVCNT_LOAD_MSB 12
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_OUT_DIVCNT_LOAD_LSB 12
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_OUT_DIVCNT_LOAD_WIDTH 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_OUT_DIVCNT_LOAD_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_OUT_DIVCNT_LOAD_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_OUT_DIVCNT_LOAD_RESET 0x0
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_OUT_DIVCNT_LOAD_FIELD_MASK 0x00001000
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_OUT_DIVCNT_LOAD_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_OUT_DIVCNT_LOAD_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_OUT_DIVCNT_LOAD_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ms_csr::cfg_pll_hbm::cfg_pll_hbm_1_2.pll_byp_io       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_BYP_IO_MSB 11
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_BYP_IO_LSB 11
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_BYP_IO_WIDTH 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_BYP_IO_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_BYP_IO_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_BYP_IO_RESET 0x0
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_BYP_IO_FIELD_MASK 0x00000800
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_BYP_IO_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_BYP_IO_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_BYP_IO_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ms_csr::cfg_pll_hbm::cfg_pll_hbm_1_2.dll_disable_output_clk */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_DISABLE_OUTPUT_CLK_MSB 10
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_DISABLE_OUTPUT_CLK_LSB 7
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_DISABLE_OUTPUT_CLK_WIDTH 4
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_DISABLE_OUTPUT_CLK_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_DISABLE_OUTPUT_CLK_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_DISABLE_OUTPUT_CLK_RESET 0x0
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_DISABLE_OUTPUT_CLK_FIELD_MASK 0x00000780
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_DISABLE_OUTPUT_CLK_GET(x) \
   (((x) & 0x00000780) >> 7)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_DISABLE_OUTPUT_CLK_SET(x) \
   (((x) << 7) & 0x00000780)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_DISABLE_OUTPUT_CLK_MODIFY(r, x) \
   ((((x) << 7) & 0x00000780) | ((r) & 0xfffff87f))
/* Field member: cap_ms_csr::cfg_pll_hbm::cfg_pll_hbm_1_2.pll_out_divcnt   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_OUT_DIVCNT_MSB 6
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_OUT_DIVCNT_LSB 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_OUT_DIVCNT_WIDTH 6
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_OUT_DIVCNT_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_OUT_DIVCNT_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_OUT_DIVCNT_RESET 0x02
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_OUT_DIVCNT_FIELD_MASK 0x0000007e
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_OUT_DIVCNT_GET(x) \
   (((x) & 0x0000007e) >> 1)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_OUT_DIVCNT_SET(x) \
   (((x) << 1) & 0x0000007e)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_PLL_OUT_DIVCNT_MODIFY(r, x) \
   ((((x) << 1) & 0x0000007e) | ((r) & 0xffffff81))
/* Field member: cap_ms_csr::cfg_pll_hbm::cfg_pll_hbm_1_2.dll_out_divcnt_5_5 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_OUT_DIVCNT_5_5_MSB 0
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_OUT_DIVCNT_5_5_LSB 0
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_OUT_DIVCNT_5_5_WIDTH 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_OUT_DIVCNT_5_5_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_OUT_DIVCNT_5_5_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_OUT_DIVCNT_5_5_RESET 0x0
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_OUT_DIVCNT_5_5_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_OUT_DIVCNT_5_5_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_OUT_DIVCNT_5_5_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_PLL_HBM_CFG_PLL_HBM_1_2_DLL_OUT_DIVCNT_5_5_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::cfg_pll_c2p                                  */
/* Register template: cap_ms_csr::cfg_pll_c2p                              */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 237             */
/* Field member: cap_ms_csr::cfg_pll_c2p.tx_fifo_obs                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PLL_C2P_TX_FIFO_OBS_MSB 14
#define CAP_MS_CSR_CFG_PLL_C2P_TX_FIFO_OBS_LSB 9
#define CAP_MS_CSR_CFG_PLL_C2P_TX_FIFO_OBS_WIDTH 6
#define CAP_MS_CSR_CFG_PLL_C2P_TX_FIFO_OBS_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_C2P_TX_FIFO_OBS_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_C2P_TX_FIFO_OBS_RESET 0x00
#define CAP_MS_CSR_CFG_PLL_C2P_TX_FIFO_OBS_FIELD_MASK 0x00007e00
#define CAP_MS_CSR_CFG_PLL_C2P_TX_FIFO_OBS_GET(x) (((x) & 0x00007e00) >> 9)
#define CAP_MS_CSR_CFG_PLL_C2P_TX_FIFO_OBS_SET(x) (((x) << 9) & 0x00007e00)
#define CAP_MS_CSR_CFG_PLL_C2P_TX_FIFO_OBS_MODIFY(r, x) \
   ((((x) << 9) & 0x00007e00) | ((r) & 0xffff81ff))
/* Field member: cap_ms_csr::cfg_pll_c2p.rx_fifo_obs                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PLL_C2P_RX_FIFO_OBS_MSB 8
#define CAP_MS_CSR_CFG_PLL_C2P_RX_FIFO_OBS_LSB 6
#define CAP_MS_CSR_CFG_PLL_C2P_RX_FIFO_OBS_WIDTH 3
#define CAP_MS_CSR_CFG_PLL_C2P_RX_FIFO_OBS_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_C2P_RX_FIFO_OBS_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_C2P_RX_FIFO_OBS_RESET 0x0
#define CAP_MS_CSR_CFG_PLL_C2P_RX_FIFO_OBS_FIELD_MASK 0x000001c0
#define CAP_MS_CSR_CFG_PLL_C2P_RX_FIFO_OBS_GET(x) (((x) & 0x000001c0) >> 6)
#define CAP_MS_CSR_CFG_PLL_C2P_RX_FIFO_OBS_SET(x) (((x) << 6) & 0x000001c0)
#define CAP_MS_CSR_CFG_PLL_C2P_RX_FIFO_OBS_MODIFY(r, x) \
   ((((x) << 6) & 0x000001c0) | ((r) & 0xfffffe3f))
/* Field member: cap_ms_csr::cfg_pll_c2p.pll_lock_obs                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PLL_C2P_PLL_LOCK_OBS_MSB 5
#define CAP_MS_CSR_CFG_PLL_C2P_PLL_LOCK_OBS_LSB 3
#define CAP_MS_CSR_CFG_PLL_C2P_PLL_LOCK_OBS_WIDTH 3
#define CAP_MS_CSR_CFG_PLL_C2P_PLL_LOCK_OBS_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_C2P_PLL_LOCK_OBS_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_C2P_PLL_LOCK_OBS_RESET 0x0
#define CAP_MS_CSR_CFG_PLL_C2P_PLL_LOCK_OBS_FIELD_MASK 0x00000038
#define CAP_MS_CSR_CFG_PLL_C2P_PLL_LOCK_OBS_GET(x) (((x) & 0x00000038) >> 3)
#define CAP_MS_CSR_CFG_PLL_C2P_PLL_LOCK_OBS_SET(x) (((x) << 3) & 0x00000038)
#define CAP_MS_CSR_CFG_PLL_C2P_PLL_LOCK_OBS_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: cap_ms_csr::cfg_pll_c2p.pll_dll_obs                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PLL_C2P_PLL_DLL_OBS_MSB 2
#define CAP_MS_CSR_CFG_PLL_C2P_PLL_DLL_OBS_LSB 0
#define CAP_MS_CSR_CFG_PLL_C2P_PLL_DLL_OBS_WIDTH 3
#define CAP_MS_CSR_CFG_PLL_C2P_PLL_DLL_OBS_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_C2P_PLL_DLL_OBS_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PLL_C2P_PLL_DLL_OBS_RESET 0x0
#define CAP_MS_CSR_CFG_PLL_C2P_PLL_DLL_OBS_FIELD_MASK 0x00000007
#define CAP_MS_CSR_CFG_PLL_C2P_PLL_DLL_OBS_GET(x) ((x) & 0x00000007)
#define CAP_MS_CSR_CFG_PLL_C2P_PLL_DLL_OBS_SET(x) ((x) & 0x00000007)
#define CAP_MS_CSR_CFG_PLL_C2P_PLL_DLL_OBS_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_ms_csr::cfg_clk                                      */
/* Register template: cap_ms_csr::cfg_clk                                  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 247             */
/* Field member: cap_ms_csr::cfg_clk.pll_select_flash                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_FLASH_MSB 17
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_FLASH_LSB 15
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_FLASH_WIDTH 3
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_FLASH_READ_ACCESS 1
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_FLASH_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_FLASH_RESET 0x0
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_FLASH_FIELD_MASK 0x00038000
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_FLASH_GET(x) (((x) & 0x00038000) >> 15)
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_FLASH_SET(x) \
   (((x) << 15) & 0x00038000)
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_FLASH_MODIFY(r, x) \
   ((((x) << 15) & 0x00038000) | ((r) & 0xfffc7fff))
/* Field member: cap_ms_csr::cfg_clk.pll_select_emmc                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_EMMC_MSB 14
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_EMMC_LSB 12
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_EMMC_WIDTH 3
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_EMMC_READ_ACCESS 1
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_EMMC_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_EMMC_RESET 0x0
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_EMMC_FIELD_MASK 0x00007000
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_EMMC_GET(x) (((x) & 0x00007000) >> 12)
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_EMMC_SET(x) \
   (((x) << 12) & 0x00007000)
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_EMMC_MODIFY(r, x) \
   ((((x) << 12) & 0x00007000) | ((r) & 0xffff8fff))
/* Field member: cap_ms_csr::cfg_clk.pll_select_apb                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_APB_MSB 11
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_APB_LSB 9
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_APB_WIDTH 3
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_APB_READ_ACCESS 1
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_APB_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_APB_RESET 0x2
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_APB_FIELD_MASK 0x00000e00
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_APB_GET(x) (((x) & 0x00000e00) >> 9)
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_APB_SET(x) (((x) << 9) & 0x00000e00)
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_APB_MODIFY(r, x) \
   ((((x) << 9) & 0x00000e00) | ((r) & 0xfffff1ff))
/* Field member: cap_ms_csr::cfg_clk.pll_select_ahb                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_AHB_MSB 8
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_AHB_LSB 6
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_AHB_WIDTH 3
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_AHB_READ_ACCESS 1
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_AHB_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_AHB_RESET 0x1
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_AHB_FIELD_MASK 0x000001c0
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_AHB_GET(x) (((x) & 0x000001c0) >> 6)
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_AHB_SET(x) (((x) << 6) & 0x000001c0)
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_AHB_MODIFY(r, x) \
   ((((x) << 6) & 0x000001c0) | ((r) & 0xfffffe3f))
/* Field member: cap_ms_csr::cfg_clk.pll_select_cpu                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_CPU_MSB 5
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_CPU_LSB 3
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_CPU_WIDTH 3
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_CPU_READ_ACCESS 1
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_CPU_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_CPU_RESET 0x0
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_CPU_FIELD_MASK 0x00000038
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_CPU_GET(x) (((x) & 0x00000038) >> 3)
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_CPU_SET(x) (((x) << 3) & 0x00000038)
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_CPU_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: cap_ms_csr::cfg_clk.pll_select_core                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_CORE_MSB 2
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_CORE_LSB 0
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_CORE_WIDTH 3
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_CORE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_CORE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_CORE_RESET 0x0
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_CORE_FIELD_MASK 0x00000007
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_CORE_GET(x) ((x) & 0x00000007)
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_CORE_SET(x) ((x) & 0x00000007)
#define CAP_MS_CSR_CFG_CLK_PLL_SELECT_CORE_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_ms_csr::sta_pll_cfg                                  */
/* Register template: cap_ms_csr::sta_pll_cfg                              */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 259             */
/* Field member: cap_ms_csr::sta_pll_cfg.hbm_dfs_freq_change               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PLL_CFG_HBM_DFS_FREQ_CHANGE_MSB 18
#define CAP_MS_CSR_STA_PLL_CFG_HBM_DFS_FREQ_CHANGE_LSB 18
#define CAP_MS_CSR_STA_PLL_CFG_HBM_DFS_FREQ_CHANGE_WIDTH 1
#define CAP_MS_CSR_STA_PLL_CFG_HBM_DFS_FREQ_CHANGE_READ_ACCESS 1
#define CAP_MS_CSR_STA_PLL_CFG_HBM_DFS_FREQ_CHANGE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PLL_CFG_HBM_DFS_FREQ_CHANGE_FIELD_MASK 0x00040000
#define CAP_MS_CSR_STA_PLL_CFG_HBM_DFS_FREQ_CHANGE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_MS_CSR_STA_PLL_CFG_HBM_DFS_FREQ_CHANGE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_MS_CSR_STA_PLL_CFG_HBM_DFS_FREQ_CHANGE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ms_csr::sta_pll_cfg.flash_dfs_freq_change             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_DFS_FREQ_CHANGE_MSB 17
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_DFS_FREQ_CHANGE_LSB 17
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_DFS_FREQ_CHANGE_WIDTH 1
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_DFS_FREQ_CHANGE_READ_ACCESS 1
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_DFS_FREQ_CHANGE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_DFS_FREQ_CHANGE_FIELD_MASK 0x00020000
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_DFS_FREQ_CHANGE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_DFS_FREQ_CHANGE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_DFS_FREQ_CHANGE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ms_csr::sta_pll_cfg.cpu_dfs_freq_change               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PLL_CFG_CPU_DFS_FREQ_CHANGE_MSB 16
#define CAP_MS_CSR_STA_PLL_CFG_CPU_DFS_FREQ_CHANGE_LSB 16
#define CAP_MS_CSR_STA_PLL_CFG_CPU_DFS_FREQ_CHANGE_WIDTH 1
#define CAP_MS_CSR_STA_PLL_CFG_CPU_DFS_FREQ_CHANGE_READ_ACCESS 1
#define CAP_MS_CSR_STA_PLL_CFG_CPU_DFS_FREQ_CHANGE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PLL_CFG_CPU_DFS_FREQ_CHANGE_FIELD_MASK 0x00010000
#define CAP_MS_CSR_STA_PLL_CFG_CPU_DFS_FREQ_CHANGE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_MS_CSR_STA_PLL_CFG_CPU_DFS_FREQ_CHANGE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_MS_CSR_STA_PLL_CFG_CPU_DFS_FREQ_CHANGE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ms_csr::sta_pll_cfg.core_dfs_freq_change              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PLL_CFG_CORE_DFS_FREQ_CHANGE_MSB 15
#define CAP_MS_CSR_STA_PLL_CFG_CORE_DFS_FREQ_CHANGE_LSB 15
#define CAP_MS_CSR_STA_PLL_CFG_CORE_DFS_FREQ_CHANGE_WIDTH 1
#define CAP_MS_CSR_STA_PLL_CFG_CORE_DFS_FREQ_CHANGE_READ_ACCESS 1
#define CAP_MS_CSR_STA_PLL_CFG_CORE_DFS_FREQ_CHANGE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PLL_CFG_CORE_DFS_FREQ_CHANGE_FIELD_MASK 0x00008000
#define CAP_MS_CSR_STA_PLL_CFG_CORE_DFS_FREQ_CHANGE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_MS_CSR_STA_PLL_CFG_CORE_DFS_FREQ_CHANGE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_MS_CSR_STA_PLL_CFG_CORE_DFS_FREQ_CHANGE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ms_csr::sta_pll_cfg.pll_lock                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PLL_CFG_PLL_LOCK_MSB 14
#define CAP_MS_CSR_STA_PLL_CFG_PLL_LOCK_LSB 9
#define CAP_MS_CSR_STA_PLL_CFG_PLL_LOCK_WIDTH 6
#define CAP_MS_CSR_STA_PLL_CFG_PLL_LOCK_READ_ACCESS 1
#define CAP_MS_CSR_STA_PLL_CFG_PLL_LOCK_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PLL_CFG_PLL_LOCK_FIELD_MASK 0x00007e00
#define CAP_MS_CSR_STA_PLL_CFG_PLL_LOCK_GET(x) (((x) & 0x00007e00) >> 9)
#define CAP_MS_CSR_STA_PLL_CFG_PLL_LOCK_SET(x) (((x) << 9) & 0x00007e00)
#define CAP_MS_CSR_STA_PLL_CFG_PLL_LOCK_MODIFY(r, x) \
   ((((x) << 9) & 0x00007e00) | ((r) & 0xffff81ff))
/* Field member: cap_ms_csr::sta_pll_cfg.flash_pll_byp                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_PLL_BYP_MSB 8
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_PLL_BYP_LSB 8
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_PLL_BYP_WIDTH 1
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_PLL_BYP_READ_ACCESS 1
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_PLL_BYP_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_PLL_BYP_FIELD_MASK 0x00000100
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_PLL_BYP_GET(x) (((x) & 0x00000100) >> 8)
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_PLL_BYP_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_PLL_BYP_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ms_csr::sta_pll_cfg.flash_muldiv                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_MULDIV_MSB 7
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_MULDIV_LSB 6
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_MULDIV_WIDTH 2
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_MULDIV_READ_ACCESS 1
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_MULDIV_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_MULDIV_FIELD_MASK 0x000000c0
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_MULDIV_GET(x) (((x) & 0x000000c0) >> 6)
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_MULDIV_SET(x) (((x) << 6) & 0x000000c0)
#define CAP_MS_CSR_STA_PLL_CFG_FLASH_MULDIV_MODIFY(r, x) \
   ((((x) << 6) & 0x000000c0) | ((r) & 0xffffff3f))
/* Field member: cap_ms_csr::sta_pll_cfg.cpu_pll_byp                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PLL_CFG_CPU_PLL_BYP_MSB 5
#define CAP_MS_CSR_STA_PLL_CFG_CPU_PLL_BYP_LSB 5
#define CAP_MS_CSR_STA_PLL_CFG_CPU_PLL_BYP_WIDTH 1
#define CAP_MS_CSR_STA_PLL_CFG_CPU_PLL_BYP_READ_ACCESS 1
#define CAP_MS_CSR_STA_PLL_CFG_CPU_PLL_BYP_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PLL_CFG_CPU_PLL_BYP_FIELD_MASK 0x00000020
#define CAP_MS_CSR_STA_PLL_CFG_CPU_PLL_BYP_GET(x) (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_STA_PLL_CFG_CPU_PLL_BYP_SET(x) (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_STA_PLL_CFG_CPU_PLL_BYP_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::sta_pll_cfg.cpu_muldiv                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PLL_CFG_CPU_MULDIV_MSB 4
#define CAP_MS_CSR_STA_PLL_CFG_CPU_MULDIV_LSB 3
#define CAP_MS_CSR_STA_PLL_CFG_CPU_MULDIV_WIDTH 2
#define CAP_MS_CSR_STA_PLL_CFG_CPU_MULDIV_READ_ACCESS 1
#define CAP_MS_CSR_STA_PLL_CFG_CPU_MULDIV_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PLL_CFG_CPU_MULDIV_FIELD_MASK 0x00000018
#define CAP_MS_CSR_STA_PLL_CFG_CPU_MULDIV_GET(x) (((x) & 0x00000018) >> 3)
#define CAP_MS_CSR_STA_PLL_CFG_CPU_MULDIV_SET(x) (((x) << 3) & 0x00000018)
#define CAP_MS_CSR_STA_PLL_CFG_CPU_MULDIV_MODIFY(r, x) \
   ((((x) << 3) & 0x00000018) | ((r) & 0xffffffe7))
/* Field member: cap_ms_csr::sta_pll_cfg.core_pll_byp                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PLL_CFG_CORE_PLL_BYP_MSB 2
#define CAP_MS_CSR_STA_PLL_CFG_CORE_PLL_BYP_LSB 2
#define CAP_MS_CSR_STA_PLL_CFG_CORE_PLL_BYP_WIDTH 1
#define CAP_MS_CSR_STA_PLL_CFG_CORE_PLL_BYP_READ_ACCESS 1
#define CAP_MS_CSR_STA_PLL_CFG_CORE_PLL_BYP_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PLL_CFG_CORE_PLL_BYP_FIELD_MASK 0x00000004
#define CAP_MS_CSR_STA_PLL_CFG_CORE_PLL_BYP_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_STA_PLL_CFG_CORE_PLL_BYP_SET(x) (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_STA_PLL_CFG_CORE_PLL_BYP_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::sta_pll_cfg.core_muldiv                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PLL_CFG_CORE_MULDIV_MSB 1
#define CAP_MS_CSR_STA_PLL_CFG_CORE_MULDIV_LSB 0
#define CAP_MS_CSR_STA_PLL_CFG_CORE_MULDIV_WIDTH 2
#define CAP_MS_CSR_STA_PLL_CFG_CORE_MULDIV_READ_ACCESS 1
#define CAP_MS_CSR_STA_PLL_CFG_CORE_MULDIV_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PLL_CFG_CORE_MULDIV_FIELD_MASK 0x00000003
#define CAP_MS_CSR_STA_PLL_CFG_CORE_MULDIV_GET(x) ((x) & 0x00000003)
#define CAP_MS_CSR_STA_PLL_CFG_CORE_MULDIV_SET(x) ((x) & 0x00000003)
#define CAP_MS_CSR_STA_PLL_CFG_CORE_MULDIV_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_ms_csr::spare                                        */
/* Register template: cap_ms_csr::spare                                    */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 274             */
/* Field member: cap_ms_csr::spare.c2p_spare_4                             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_SPARE_C2P_SPARE_4_MSB 14
#define CAP_MS_CSR_SPARE_C2P_SPARE_4_LSB 14
#define CAP_MS_CSR_SPARE_C2P_SPARE_4_WIDTH 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_4_READ_ACCESS 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_4_WRITE_ACCESS 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_4_RESET 0x0
#define CAP_MS_CSR_SPARE_C2P_SPARE_4_FIELD_MASK 0x00004000
#define CAP_MS_CSR_SPARE_C2P_SPARE_4_GET(x) (((x) & 0x00004000) >> 14)
#define CAP_MS_CSR_SPARE_C2P_SPARE_4_SET(x) (((x) << 14) & 0x00004000)
#define CAP_MS_CSR_SPARE_C2P_SPARE_4_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ms_csr::spare.c2p_spare_4_oe                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_SPARE_C2P_SPARE_4_OE_MSB 13
#define CAP_MS_CSR_SPARE_C2P_SPARE_4_OE_LSB 13
#define CAP_MS_CSR_SPARE_C2P_SPARE_4_OE_WIDTH 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_4_OE_READ_ACCESS 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_4_OE_WRITE_ACCESS 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_4_OE_RESET 0x0
#define CAP_MS_CSR_SPARE_C2P_SPARE_4_OE_FIELD_MASK 0x00002000
#define CAP_MS_CSR_SPARE_C2P_SPARE_4_OE_GET(x) (((x) & 0x00002000) >> 13)
#define CAP_MS_CSR_SPARE_C2P_SPARE_4_OE_SET(x) (((x) << 13) & 0x00002000)
#define CAP_MS_CSR_SPARE_C2P_SPARE_4_OE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ms_csr::spare.p2c_spare_4                             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_SPARE_P2C_SPARE_4_MSB 12
#define CAP_MS_CSR_SPARE_P2C_SPARE_4_LSB 12
#define CAP_MS_CSR_SPARE_P2C_SPARE_4_WIDTH 1
#define CAP_MS_CSR_SPARE_P2C_SPARE_4_READ_ACCESS 1
#define CAP_MS_CSR_SPARE_P2C_SPARE_4_WRITE_ACCESS 0
#define CAP_MS_CSR_SPARE_P2C_SPARE_4_FIELD_MASK 0x00001000
#define CAP_MS_CSR_SPARE_P2C_SPARE_4_GET(x) (((x) & 0x00001000) >> 12)
#define CAP_MS_CSR_SPARE_P2C_SPARE_4_SET(x) (((x) << 12) & 0x00001000)
#define CAP_MS_CSR_SPARE_P2C_SPARE_4_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ms_csr::spare.c2p_spare_3                             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_SPARE_C2P_SPARE_3_MSB 11
#define CAP_MS_CSR_SPARE_C2P_SPARE_3_LSB 11
#define CAP_MS_CSR_SPARE_C2P_SPARE_3_WIDTH 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_3_READ_ACCESS 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_3_WRITE_ACCESS 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_3_RESET 0x0
#define CAP_MS_CSR_SPARE_C2P_SPARE_3_FIELD_MASK 0x00000800
#define CAP_MS_CSR_SPARE_C2P_SPARE_3_GET(x) (((x) & 0x00000800) >> 11)
#define CAP_MS_CSR_SPARE_C2P_SPARE_3_SET(x) (((x) << 11) & 0x00000800)
#define CAP_MS_CSR_SPARE_C2P_SPARE_3_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ms_csr::spare.c2p_spare_3_oe                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_SPARE_C2P_SPARE_3_OE_MSB 10
#define CAP_MS_CSR_SPARE_C2P_SPARE_3_OE_LSB 10
#define CAP_MS_CSR_SPARE_C2P_SPARE_3_OE_WIDTH 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_3_OE_READ_ACCESS 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_3_OE_WRITE_ACCESS 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_3_OE_RESET 0x0
#define CAP_MS_CSR_SPARE_C2P_SPARE_3_OE_FIELD_MASK 0x00000400
#define CAP_MS_CSR_SPARE_C2P_SPARE_3_OE_GET(x) (((x) & 0x00000400) >> 10)
#define CAP_MS_CSR_SPARE_C2P_SPARE_3_OE_SET(x) (((x) << 10) & 0x00000400)
#define CAP_MS_CSR_SPARE_C2P_SPARE_3_OE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ms_csr::spare.p2c_spare_3                             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_SPARE_P2C_SPARE_3_MSB 9
#define CAP_MS_CSR_SPARE_P2C_SPARE_3_LSB 9
#define CAP_MS_CSR_SPARE_P2C_SPARE_3_WIDTH 1
#define CAP_MS_CSR_SPARE_P2C_SPARE_3_READ_ACCESS 1
#define CAP_MS_CSR_SPARE_P2C_SPARE_3_WRITE_ACCESS 0
#define CAP_MS_CSR_SPARE_P2C_SPARE_3_FIELD_MASK 0x00000200
#define CAP_MS_CSR_SPARE_P2C_SPARE_3_GET(x) (((x) & 0x00000200) >> 9)
#define CAP_MS_CSR_SPARE_P2C_SPARE_3_SET(x) (((x) << 9) & 0x00000200)
#define CAP_MS_CSR_SPARE_P2C_SPARE_3_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ms_csr::spare.c2p_spare_2                             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_SPARE_C2P_SPARE_2_MSB 8
#define CAP_MS_CSR_SPARE_C2P_SPARE_2_LSB 8
#define CAP_MS_CSR_SPARE_C2P_SPARE_2_WIDTH 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_2_READ_ACCESS 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_2_WRITE_ACCESS 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_2_RESET 0x0
#define CAP_MS_CSR_SPARE_C2P_SPARE_2_FIELD_MASK 0x00000100
#define CAP_MS_CSR_SPARE_C2P_SPARE_2_GET(x) (((x) & 0x00000100) >> 8)
#define CAP_MS_CSR_SPARE_C2P_SPARE_2_SET(x) (((x) << 8) & 0x00000100)
#define CAP_MS_CSR_SPARE_C2P_SPARE_2_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ms_csr::spare.c2p_spare_2_oe                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_SPARE_C2P_SPARE_2_OE_MSB 7
#define CAP_MS_CSR_SPARE_C2P_SPARE_2_OE_LSB 7
#define CAP_MS_CSR_SPARE_C2P_SPARE_2_OE_WIDTH 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_2_OE_READ_ACCESS 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_2_OE_WRITE_ACCESS 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_2_OE_RESET 0x0
#define CAP_MS_CSR_SPARE_C2P_SPARE_2_OE_FIELD_MASK 0x00000080
#define CAP_MS_CSR_SPARE_C2P_SPARE_2_OE_GET(x) (((x) & 0x00000080) >> 7)
#define CAP_MS_CSR_SPARE_C2P_SPARE_2_OE_SET(x) (((x) << 7) & 0x00000080)
#define CAP_MS_CSR_SPARE_C2P_SPARE_2_OE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ms_csr::spare.p2c_spare_2                             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_SPARE_P2C_SPARE_2_MSB 6
#define CAP_MS_CSR_SPARE_P2C_SPARE_2_LSB 6
#define CAP_MS_CSR_SPARE_P2C_SPARE_2_WIDTH 1
#define CAP_MS_CSR_SPARE_P2C_SPARE_2_READ_ACCESS 1
#define CAP_MS_CSR_SPARE_P2C_SPARE_2_WRITE_ACCESS 0
#define CAP_MS_CSR_SPARE_P2C_SPARE_2_FIELD_MASK 0x00000040
#define CAP_MS_CSR_SPARE_P2C_SPARE_2_GET(x) (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_SPARE_P2C_SPARE_2_SET(x) (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_SPARE_P2C_SPARE_2_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::spare.c2p_spare_1                             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_SPARE_C2P_SPARE_1_MSB 5
#define CAP_MS_CSR_SPARE_C2P_SPARE_1_LSB 5
#define CAP_MS_CSR_SPARE_C2P_SPARE_1_WIDTH 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_1_READ_ACCESS 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_1_WRITE_ACCESS 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_1_RESET 0x0
#define CAP_MS_CSR_SPARE_C2P_SPARE_1_FIELD_MASK 0x00000020
#define CAP_MS_CSR_SPARE_C2P_SPARE_1_GET(x) (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_SPARE_C2P_SPARE_1_SET(x) (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_SPARE_C2P_SPARE_1_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::spare.c2p_spare_1_oe                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_SPARE_C2P_SPARE_1_OE_MSB 4
#define CAP_MS_CSR_SPARE_C2P_SPARE_1_OE_LSB 4
#define CAP_MS_CSR_SPARE_C2P_SPARE_1_OE_WIDTH 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_1_OE_READ_ACCESS 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_1_OE_WRITE_ACCESS 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_1_OE_RESET 0x0
#define CAP_MS_CSR_SPARE_C2P_SPARE_1_OE_FIELD_MASK 0x00000010
#define CAP_MS_CSR_SPARE_C2P_SPARE_1_OE_GET(x) (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_SPARE_C2P_SPARE_1_OE_SET(x) (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_SPARE_C2P_SPARE_1_OE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::spare.p2c_spare_1                             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_SPARE_P2C_SPARE_1_MSB 3
#define CAP_MS_CSR_SPARE_P2C_SPARE_1_LSB 3
#define CAP_MS_CSR_SPARE_P2C_SPARE_1_WIDTH 1
#define CAP_MS_CSR_SPARE_P2C_SPARE_1_READ_ACCESS 1
#define CAP_MS_CSR_SPARE_P2C_SPARE_1_WRITE_ACCESS 0
#define CAP_MS_CSR_SPARE_P2C_SPARE_1_FIELD_MASK 0x00000008
#define CAP_MS_CSR_SPARE_P2C_SPARE_1_GET(x) (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_SPARE_P2C_SPARE_1_SET(x) (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_SPARE_P2C_SPARE_1_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::spare.c2p_spare_0                             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_SPARE_C2P_SPARE_0_MSB 2
#define CAP_MS_CSR_SPARE_C2P_SPARE_0_LSB 2
#define CAP_MS_CSR_SPARE_C2P_SPARE_0_WIDTH 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_0_READ_ACCESS 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_0_WRITE_ACCESS 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_0_RESET 0x0
#define CAP_MS_CSR_SPARE_C2P_SPARE_0_FIELD_MASK 0x00000004
#define CAP_MS_CSR_SPARE_C2P_SPARE_0_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_SPARE_C2P_SPARE_0_SET(x) (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_SPARE_C2P_SPARE_0_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::spare.c2p_spare_0_oe                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_SPARE_C2P_SPARE_0_OE_MSB 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_0_OE_LSB 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_0_OE_WIDTH 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_0_OE_READ_ACCESS 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_0_OE_WRITE_ACCESS 1
#define CAP_MS_CSR_SPARE_C2P_SPARE_0_OE_RESET 0x0
#define CAP_MS_CSR_SPARE_C2P_SPARE_0_OE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_SPARE_C2P_SPARE_0_OE_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_SPARE_C2P_SPARE_0_OE_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_SPARE_C2P_SPARE_0_OE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::spare.p2c_spare_0                             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_SPARE_P2C_SPARE_0_MSB 0
#define CAP_MS_CSR_SPARE_P2C_SPARE_0_LSB 0
#define CAP_MS_CSR_SPARE_P2C_SPARE_0_WIDTH 1
#define CAP_MS_CSR_SPARE_P2C_SPARE_0_READ_ACCESS 1
#define CAP_MS_CSR_SPARE_P2C_SPARE_0_WRITE_ACCESS 0
#define CAP_MS_CSR_SPARE_P2C_SPARE_0_FIELD_MASK 0x00000001
#define CAP_MS_CSR_SPARE_P2C_SPARE_0_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_SPARE_P2C_SPARE_0_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_SPARE_P2C_SPARE_0_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::cfg_rei                                      */
/* Register template: cap_ms_csr::cfg_rei                                  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 293             */
/* Field member: cap_ms_csr::cfg_rei.row_disable_1                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_REI_ROW_DISABLE_1_MSB 10
#define CAP_MS_CSR_CFG_REI_ROW_DISABLE_1_LSB 10
#define CAP_MS_CSR_CFG_REI_ROW_DISABLE_1_WIDTH 1
#define CAP_MS_CSR_CFG_REI_ROW_DISABLE_1_READ_ACCESS 1
#define CAP_MS_CSR_CFG_REI_ROW_DISABLE_1_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_REI_ROW_DISABLE_1_RESET 0x0
#define CAP_MS_CSR_CFG_REI_ROW_DISABLE_1_FIELD_MASK 0x00000400
#define CAP_MS_CSR_CFG_REI_ROW_DISABLE_1_GET(x) (((x) & 0x00000400) >> 10)
#define CAP_MS_CSR_CFG_REI_ROW_DISABLE_1_SET(x) (((x) << 10) & 0x00000400)
#define CAP_MS_CSR_CFG_REI_ROW_DISABLE_1_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ms_csr::cfg_rei.row_disable_0                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_REI_ROW_DISABLE_0_MSB 9
#define CAP_MS_CSR_CFG_REI_ROW_DISABLE_0_LSB 9
#define CAP_MS_CSR_CFG_REI_ROW_DISABLE_0_WIDTH 1
#define CAP_MS_CSR_CFG_REI_ROW_DISABLE_0_READ_ACCESS 1
#define CAP_MS_CSR_CFG_REI_ROW_DISABLE_0_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_REI_ROW_DISABLE_0_RESET 0x0
#define CAP_MS_CSR_CFG_REI_ROW_DISABLE_0_FIELD_MASK 0x00000200
#define CAP_MS_CSR_CFG_REI_ROW_DISABLE_0_GET(x) (((x) & 0x00000200) >> 9)
#define CAP_MS_CSR_CFG_REI_ROW_DISABLE_0_SET(x) (((x) << 9) & 0x00000200)
#define CAP_MS_CSR_CFG_REI_ROW_DISABLE_0_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ms_csr::cfg_rei.col_disable_1                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_REI_COL_DISABLE_1_MSB 8
#define CAP_MS_CSR_CFG_REI_COL_DISABLE_1_LSB 8
#define CAP_MS_CSR_CFG_REI_COL_DISABLE_1_WIDTH 1
#define CAP_MS_CSR_CFG_REI_COL_DISABLE_1_READ_ACCESS 1
#define CAP_MS_CSR_CFG_REI_COL_DISABLE_1_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_REI_COL_DISABLE_1_RESET 0x0
#define CAP_MS_CSR_CFG_REI_COL_DISABLE_1_FIELD_MASK 0x00000100
#define CAP_MS_CSR_CFG_REI_COL_DISABLE_1_GET(x) (((x) & 0x00000100) >> 8)
#define CAP_MS_CSR_CFG_REI_COL_DISABLE_1_SET(x) (((x) << 8) & 0x00000100)
#define CAP_MS_CSR_CFG_REI_COL_DISABLE_1_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ms_csr::cfg_rei.col_disable_0                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_REI_COL_DISABLE_0_MSB 7
#define CAP_MS_CSR_CFG_REI_COL_DISABLE_0_LSB 7
#define CAP_MS_CSR_CFG_REI_COL_DISABLE_0_WIDTH 1
#define CAP_MS_CSR_CFG_REI_COL_DISABLE_0_READ_ACCESS 1
#define CAP_MS_CSR_CFG_REI_COL_DISABLE_0_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_REI_COL_DISABLE_0_RESET 0x0
#define CAP_MS_CSR_CFG_REI_COL_DISABLE_0_FIELD_MASK 0x00000080
#define CAP_MS_CSR_CFG_REI_COL_DISABLE_0_GET(x) (((x) & 0x00000080) >> 7)
#define CAP_MS_CSR_CFG_REI_COL_DISABLE_0_SET(x) (((x) << 7) & 0x00000080)
#define CAP_MS_CSR_CFG_REI_COL_DISABLE_0_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ms_csr::cfg_rei.cfg_override                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_REI_CFG_OVERRIDE_MSB 6
#define CAP_MS_CSR_CFG_REI_CFG_OVERRIDE_LSB 6
#define CAP_MS_CSR_CFG_REI_CFG_OVERRIDE_WIDTH 1
#define CAP_MS_CSR_CFG_REI_CFG_OVERRIDE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_REI_CFG_OVERRIDE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_REI_CFG_OVERRIDE_RESET 0x0
#define CAP_MS_CSR_CFG_REI_CFG_OVERRIDE_FIELD_MASK 0x00000040
#define CAP_MS_CSR_CFG_REI_CFG_OVERRIDE_GET(x) (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_CFG_REI_CFG_OVERRIDE_SET(x) (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_CFG_REI_CFG_OVERRIDE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::cfg_rei.mode                                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_REI_MODE_MSB 5
#define CAP_MS_CSR_CFG_REI_MODE_LSB 5
#define CAP_MS_CSR_CFG_REI_MODE_WIDTH 1
#define CAP_MS_CSR_CFG_REI_MODE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_REI_MODE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_REI_MODE_RESET 0x0
#define CAP_MS_CSR_CFG_REI_MODE_FIELD_MASK 0x00000020
#define CAP_MS_CSR_CFG_REI_MODE_GET(x) (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_CFG_REI_MODE_SET(x) (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_CFG_REI_MODE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::cfg_rei.rst                                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_REI_RST_MSB 4
#define CAP_MS_CSR_CFG_REI_RST_LSB 4
#define CAP_MS_CSR_CFG_REI_RST_WIDTH 1
#define CAP_MS_CSR_CFG_REI_RST_READ_ACCESS 1
#define CAP_MS_CSR_CFG_REI_RST_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_REI_RST_RESET 0x0
#define CAP_MS_CSR_CFG_REI_RST_FIELD_MASK 0x00000010
#define CAP_MS_CSR_CFG_REI_RST_GET(x) (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_CFG_REI_RST_SET(x) (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_CFG_REI_RST_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::cfg_rei.run                                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_REI_RUN_MSB 3
#define CAP_MS_CSR_CFG_REI_RUN_LSB 3
#define CAP_MS_CSR_CFG_REI_RUN_WIDTH 1
#define CAP_MS_CSR_CFG_REI_RUN_READ_ACCESS 1
#define CAP_MS_CSR_CFG_REI_RUN_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_REI_RUN_RESET 0x0
#define CAP_MS_CSR_CFG_REI_RUN_FIELD_MASK 0x00000008
#define CAP_MS_CSR_CFG_REI_RUN_GET(x) (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_CFG_REI_RUN_SET(x) (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_CFG_REI_RUN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::cfg_rei.auto_load_enable                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_REI_AUTO_LOAD_ENABLE_MSB 2
#define CAP_MS_CSR_CFG_REI_AUTO_LOAD_ENABLE_LSB 2
#define CAP_MS_CSR_CFG_REI_AUTO_LOAD_ENABLE_WIDTH 1
#define CAP_MS_CSR_CFG_REI_AUTO_LOAD_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_REI_AUTO_LOAD_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_REI_AUTO_LOAD_ENABLE_RESET 0x0
#define CAP_MS_CSR_CFG_REI_AUTO_LOAD_ENABLE_FIELD_MASK 0x00000004
#define CAP_MS_CSR_CFG_REI_AUTO_LOAD_ENABLE_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_CFG_REI_AUTO_LOAD_ENABLE_SET(x) (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_CFG_REI_AUTO_LOAD_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::cfg_rei.core_glbl_mem_bist_rst                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_REI_CORE_GLBL_MEM_BIST_RST_MSB 1
#define CAP_MS_CSR_CFG_REI_CORE_GLBL_MEM_BIST_RST_LSB 0
#define CAP_MS_CSR_CFG_REI_CORE_GLBL_MEM_BIST_RST_WIDTH 2
#define CAP_MS_CSR_CFG_REI_CORE_GLBL_MEM_BIST_RST_READ_ACCESS 1
#define CAP_MS_CSR_CFG_REI_CORE_GLBL_MEM_BIST_RST_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_REI_CORE_GLBL_MEM_BIST_RST_RESET 0x0
#define CAP_MS_CSR_CFG_REI_CORE_GLBL_MEM_BIST_RST_FIELD_MASK 0x00000003
#define CAP_MS_CSR_CFG_REI_CORE_GLBL_MEM_BIST_RST_GET(x) ((x) & 0x00000003)
#define CAP_MS_CSR_CFG_REI_CORE_GLBL_MEM_BIST_RST_SET(x) ((x) & 0x00000003)
#define CAP_MS_CSR_CFG_REI_CORE_GLBL_MEM_BIST_RST_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_ms_csr::sta_rei                                      */
/* Register template: cap_ms_csr::sta_rei                                  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 309             */
/* Field member: cap_ms_csr::sta_rei.pll_locked                            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_REI_PLL_LOCKED_MSB 10
#define CAP_MS_CSR_STA_REI_PLL_LOCKED_LSB 5
#define CAP_MS_CSR_STA_REI_PLL_LOCKED_WIDTH 6
#define CAP_MS_CSR_STA_REI_PLL_LOCKED_READ_ACCESS 1
#define CAP_MS_CSR_STA_REI_PLL_LOCKED_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_REI_PLL_LOCKED_FIELD_MASK 0x000007e0
#define CAP_MS_CSR_STA_REI_PLL_LOCKED_GET(x) (((x) & 0x000007e0) >> 5)
#define CAP_MS_CSR_STA_REI_PLL_LOCKED_SET(x) (((x) << 5) & 0x000007e0)
#define CAP_MS_CSR_STA_REI_PLL_LOCKED_MODIFY(r, x) \
   ((((x) << 5) & 0x000007e0) | ((r) & 0xfffff81f))
/* Field member: cap_ms_csr::sta_rei.done_pass_cur_reg                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_REI_DONE_PASS_CUR_REG_MSB 4
#define CAP_MS_CSR_STA_REI_DONE_PASS_CUR_REG_LSB 4
#define CAP_MS_CSR_STA_REI_DONE_PASS_CUR_REG_WIDTH 1
#define CAP_MS_CSR_STA_REI_DONE_PASS_CUR_REG_READ_ACCESS 1
#define CAP_MS_CSR_STA_REI_DONE_PASS_CUR_REG_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_REI_DONE_PASS_CUR_REG_FIELD_MASK 0x00000010
#define CAP_MS_CSR_STA_REI_DONE_PASS_CUR_REG_GET(x) (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_STA_REI_DONE_PASS_CUR_REG_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_STA_REI_DONE_PASS_CUR_REG_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::sta_rei.done_fail_cur_reg                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_REI_DONE_FAIL_CUR_REG_MSB 3
#define CAP_MS_CSR_STA_REI_DONE_FAIL_CUR_REG_LSB 3
#define CAP_MS_CSR_STA_REI_DONE_FAIL_CUR_REG_WIDTH 1
#define CAP_MS_CSR_STA_REI_DONE_FAIL_CUR_REG_READ_ACCESS 1
#define CAP_MS_CSR_STA_REI_DONE_FAIL_CUR_REG_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_REI_DONE_FAIL_CUR_REG_FIELD_MASK 0x00000008
#define CAP_MS_CSR_STA_REI_DONE_FAIL_CUR_REG_GET(x) (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_STA_REI_DONE_FAIL_CUR_REG_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_STA_REI_DONE_FAIL_CUR_REG_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::sta_rei.done_pass_cur                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_REI_DONE_PASS_CUR_MSB 2
#define CAP_MS_CSR_STA_REI_DONE_PASS_CUR_LSB 2
#define CAP_MS_CSR_STA_REI_DONE_PASS_CUR_WIDTH 1
#define CAP_MS_CSR_STA_REI_DONE_PASS_CUR_READ_ACCESS 1
#define CAP_MS_CSR_STA_REI_DONE_PASS_CUR_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_REI_DONE_PASS_CUR_FIELD_MASK 0x00000004
#define CAP_MS_CSR_STA_REI_DONE_PASS_CUR_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_STA_REI_DONE_PASS_CUR_SET(x) (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_STA_REI_DONE_PASS_CUR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::sta_rei.done_fail_cur                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_REI_DONE_FAIL_CUR_MSB 1
#define CAP_MS_CSR_STA_REI_DONE_FAIL_CUR_LSB 1
#define CAP_MS_CSR_STA_REI_DONE_FAIL_CUR_WIDTH 1
#define CAP_MS_CSR_STA_REI_DONE_FAIL_CUR_READ_ACCESS 1
#define CAP_MS_CSR_STA_REI_DONE_FAIL_CUR_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_REI_DONE_FAIL_CUR_FIELD_MASK 0x00000002
#define CAP_MS_CSR_STA_REI_DONE_FAIL_CUR_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_STA_REI_DONE_FAIL_CUR_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_STA_REI_DONE_FAIL_CUR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::sta_rei.p2c_rei_en                            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_REI_P2C_REI_EN_MSB 0
#define CAP_MS_CSR_STA_REI_P2C_REI_EN_LSB 0
#define CAP_MS_CSR_STA_REI_P2C_REI_EN_WIDTH 1
#define CAP_MS_CSR_STA_REI_P2C_REI_EN_READ_ACCESS 1
#define CAP_MS_CSR_STA_REI_P2C_REI_EN_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_REI_P2C_REI_EN_FIELD_MASK 0x00000001
#define CAP_MS_CSR_STA_REI_P2C_REI_EN_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_REI_P2C_REI_EN_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_REI_P2C_REI_EN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::cfg_sbus_result                              */
/* Register template: cap_ms_csr::cfg_sbus_result                          */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 319             */
/* Field member: cap_ms_csr::cfg_sbus_result.mode                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_SBUS_RESULT_MODE_MSB 0
#define CAP_MS_CSR_CFG_SBUS_RESULT_MODE_LSB 0
#define CAP_MS_CSR_CFG_SBUS_RESULT_MODE_WIDTH 1
#define CAP_MS_CSR_CFG_SBUS_RESULT_MODE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_SBUS_RESULT_MODE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_SBUS_RESULT_MODE_RESET 0x0
#define CAP_MS_CSR_CFG_SBUS_RESULT_MODE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CFG_SBUS_RESULT_MODE_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_SBUS_RESULT_MODE_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_SBUS_RESULT_MODE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::cfg_sbus_indir                               */
/* Register template: cap_ms_csr::cfg_sbus_indir                           */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 327             */
/* Field member: cap_ms_csr::cfg_sbus_indir.command                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_SBUS_INDIR_COMMAND_MSB 23
#define CAP_MS_CSR_CFG_SBUS_INDIR_COMMAND_LSB 16
#define CAP_MS_CSR_CFG_SBUS_INDIR_COMMAND_WIDTH 8
#define CAP_MS_CSR_CFG_SBUS_INDIR_COMMAND_READ_ACCESS 1
#define CAP_MS_CSR_CFG_SBUS_INDIR_COMMAND_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_SBUS_INDIR_COMMAND_RESET 0x00
#define CAP_MS_CSR_CFG_SBUS_INDIR_COMMAND_FIELD_MASK 0x00ff0000
#define CAP_MS_CSR_CFG_SBUS_INDIR_COMMAND_GET(x) (((x) & 0x00ff0000) >> 16)
#define CAP_MS_CSR_CFG_SBUS_INDIR_COMMAND_SET(x) (((x) << 16) & 0x00ff0000)
#define CAP_MS_CSR_CFG_SBUS_INDIR_COMMAND_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_ms_csr::cfg_sbus_indir.data_addr                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_SBUS_INDIR_DATA_ADDR_MSB 15
#define CAP_MS_CSR_CFG_SBUS_INDIR_DATA_ADDR_LSB 8
#define CAP_MS_CSR_CFG_SBUS_INDIR_DATA_ADDR_WIDTH 8
#define CAP_MS_CSR_CFG_SBUS_INDIR_DATA_ADDR_READ_ACCESS 1
#define CAP_MS_CSR_CFG_SBUS_INDIR_DATA_ADDR_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_SBUS_INDIR_DATA_ADDR_RESET 0x00
#define CAP_MS_CSR_CFG_SBUS_INDIR_DATA_ADDR_FIELD_MASK 0x0000ff00
#define CAP_MS_CSR_CFG_SBUS_INDIR_DATA_ADDR_GET(x) (((x) & 0x0000ff00) >> 8)
#define CAP_MS_CSR_CFG_SBUS_INDIR_DATA_ADDR_SET(x) (((x) << 8) & 0x0000ff00)
#define CAP_MS_CSR_CFG_SBUS_INDIR_DATA_ADDR_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_ms_csr::cfg_sbus_indir.rcvr_addr                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_SBUS_INDIR_RCVR_ADDR_MSB 7
#define CAP_MS_CSR_CFG_SBUS_INDIR_RCVR_ADDR_LSB 0
#define CAP_MS_CSR_CFG_SBUS_INDIR_RCVR_ADDR_WIDTH 8
#define CAP_MS_CSR_CFG_SBUS_INDIR_RCVR_ADDR_READ_ACCESS 1
#define CAP_MS_CSR_CFG_SBUS_INDIR_RCVR_ADDR_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_SBUS_INDIR_RCVR_ADDR_RESET 0x00
#define CAP_MS_CSR_CFG_SBUS_INDIR_RCVR_ADDR_FIELD_MASK 0x000000ff
#define CAP_MS_CSR_CFG_SBUS_INDIR_RCVR_ADDR_GET(x) ((x) & 0x000000ff)
#define CAP_MS_CSR_CFG_SBUS_INDIR_RCVR_ADDR_SET(x) ((x) & 0x000000ff)
#define CAP_MS_CSR_CFG_SBUS_INDIR_RCVR_ADDR_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Memory type: cap_ms_csr::dhs_sbus_indir                                 */
/* Memory template: cap_ms_csr::dhs_sbus_indir                             */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 337             */
#define CAP_MS_CSR_DHS_SBUS_INDIR_SIZE 0x1
#define CAP_MS_CSR_DHS_SBUS_INDIR_BYTE_SIZE 0x4
#define CAP_MS_CSR_DHS_SBUS_INDIR_ENTRIES 0x1
#define CAP_MS_CSR_DHS_SBUS_INDIR_MSB 31
#define CAP_MS_CSR_DHS_SBUS_INDIR_LSB 0
#define CAP_MS_CSR_DHS_SBUS_INDIR_WIDTH 32
#define CAP_MS_CSR_DHS_SBUS_INDIR_MASK 0xffffffff
#define CAP_MS_CSR_DHS_SBUS_INDIR_GET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_SBUS_INDIR_SET(x) ((x) & 0xffffffff)
/* Register member: cap_ms_csr::dhs_sbus_indir.entry                       */
/* Register type referenced: cap_ms_csr::dhs_sbus_indir::entry             */
/* Register template referenced: cap_ms_csr::dhs_sbus_indir::entry         */
#define CAP_MS_CSR_DHS_SBUS_INDIR_ENTRY_OFFSET 0x0
#define CAP_MS_CSR_DHS_SBUS_INDIR_ENTRY_BYTE_OFFSET 0x0
#define CAP_MS_CSR_DHS_SBUS_INDIR_ENTRY_READ_ACCESS 1
#define CAP_MS_CSR_DHS_SBUS_INDIR_ENTRY_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_SBUS_INDIR_ENTRY_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_SBUS_INDIR_ENTRY_WRITE_MASK 0xffffffff

/* Register type: cap_ms_csr::dhs_sbus_indir::entry                        */
/* Register template: cap_ms_csr::dhs_sbus_indir::entry                    */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 343             */
/* Field member: cap_ms_csr::dhs_sbus_indir::entry.data                    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_SBUS_INDIR_ENTRY_DATA_MSB 31
#define CAP_MS_CSR_DHS_SBUS_INDIR_ENTRY_DATA_LSB 0
#define CAP_MS_CSR_DHS_SBUS_INDIR_ENTRY_DATA_WIDTH 32
#define CAP_MS_CSR_DHS_SBUS_INDIR_ENTRY_DATA_READ_ACCESS 1
#define CAP_MS_CSR_DHS_SBUS_INDIR_ENTRY_DATA_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_SBUS_INDIR_ENTRY_DATA_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_SBUS_INDIR_ENTRY_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_SBUS_INDIR_ENTRY_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_SBUS_INDIR_ENTRY_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_sbus_indir                               */
/* Register template: cap_ms_csr::sta_sbus_indir                           */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 348             */
/* Field member: cap_ms_csr::sta_sbus_indir.result_code                    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_SBUS_INDIR_RESULT_CODE_MSB 5
#define CAP_MS_CSR_STA_SBUS_INDIR_RESULT_CODE_LSB 3
#define CAP_MS_CSR_STA_SBUS_INDIR_RESULT_CODE_WIDTH 3
#define CAP_MS_CSR_STA_SBUS_INDIR_RESULT_CODE_READ_ACCESS 1
#define CAP_MS_CSR_STA_SBUS_INDIR_RESULT_CODE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_SBUS_INDIR_RESULT_CODE_FIELD_MASK 0x00000038
#define CAP_MS_CSR_STA_SBUS_INDIR_RESULT_CODE_GET(x) \
   (((x) & 0x00000038) >> 3)
#define CAP_MS_CSR_STA_SBUS_INDIR_RESULT_CODE_SET(x) \
   (((x) << 3) & 0x00000038)
#define CAP_MS_CSR_STA_SBUS_INDIR_RESULT_CODE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: cap_ms_csr::sta_sbus_indir.rcv_data_vld                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_SBUS_INDIR_RCV_DATA_VLD_MSB 2
#define CAP_MS_CSR_STA_SBUS_INDIR_RCV_DATA_VLD_LSB 2
#define CAP_MS_CSR_STA_SBUS_INDIR_RCV_DATA_VLD_WIDTH 1
#define CAP_MS_CSR_STA_SBUS_INDIR_RCV_DATA_VLD_READ_ACCESS 1
#define CAP_MS_CSR_STA_SBUS_INDIR_RCV_DATA_VLD_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_SBUS_INDIR_RCV_DATA_VLD_FIELD_MASK 0x00000004
#define CAP_MS_CSR_STA_SBUS_INDIR_RCV_DATA_VLD_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_STA_SBUS_INDIR_RCV_DATA_VLD_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_STA_SBUS_INDIR_RCV_DATA_VLD_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::sta_sbus_indir.done                           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_SBUS_INDIR_DONE_MSB 1
#define CAP_MS_CSR_STA_SBUS_INDIR_DONE_LSB 1
#define CAP_MS_CSR_STA_SBUS_INDIR_DONE_WIDTH 1
#define CAP_MS_CSR_STA_SBUS_INDIR_DONE_READ_ACCESS 1
#define CAP_MS_CSR_STA_SBUS_INDIR_DONE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_SBUS_INDIR_DONE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_STA_SBUS_INDIR_DONE_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_STA_SBUS_INDIR_DONE_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_STA_SBUS_INDIR_DONE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::sta_sbus_indir.execute                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_SBUS_INDIR_EXECUTE_MSB 0
#define CAP_MS_CSR_STA_SBUS_INDIR_EXECUTE_LSB 0
#define CAP_MS_CSR_STA_SBUS_INDIR_EXECUTE_WIDTH 1
#define CAP_MS_CSR_STA_SBUS_INDIR_EXECUTE_READ_ACCESS 1
#define CAP_MS_CSR_STA_SBUS_INDIR_EXECUTE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_SBUS_INDIR_EXECUTE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_STA_SBUS_INDIR_EXECUTE_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_SBUS_INDIR_EXECUTE_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_SBUS_INDIR_EXECUTE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_ms_csr::spico                                   */
/* Wide Register template: cap_ms_csr::spico                               */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 356             */
#define CAP_MS_CSR_SPICO_SIZE 0x2
#define CAP_MS_CSR_SPICO_BYTE_SIZE 0x8

/* Register type: cap_ms_csr::spico::spico_0_2                             */
/* Register template: cap_ms_csr::spico::spico_0_2                         */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 356             */
/* Field member: cap_ms_csr::spico::spico_0_2.gp_in_hbmsbm_11_0            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_SPICO_SPICO_0_2_GP_IN_HBMSBM_11_0_MSB 31
#define CAP_MS_CSR_SPICO_SPICO_0_2_GP_IN_HBMSBM_11_0_LSB 20
#define CAP_MS_CSR_SPICO_SPICO_0_2_GP_IN_HBMSBM_11_0_WIDTH 12
#define CAP_MS_CSR_SPICO_SPICO_0_2_GP_IN_HBMSBM_11_0_READ_ACCESS 1
#define CAP_MS_CSR_SPICO_SPICO_0_2_GP_IN_HBMSBM_11_0_WRITE_ACCESS 1
#define CAP_MS_CSR_SPICO_SPICO_0_2_GP_IN_HBMSBM_11_0_RESET 0x000
#define CAP_MS_CSR_SPICO_SPICO_0_2_GP_IN_HBMSBM_11_0_FIELD_MASK 0xfff00000
#define CAP_MS_CSR_SPICO_SPICO_0_2_GP_IN_HBMSBM_11_0_GET(x) \
   (((x) & 0xfff00000) >> 20)
#define CAP_MS_CSR_SPICO_SPICO_0_2_GP_IN_HBMSBM_11_0_SET(x) \
   (((x) << 20) & 0xfff00000)
#define CAP_MS_CSR_SPICO_SPICO_0_2_GP_IN_HBMSBM_11_0_MODIFY(r, x) \
   ((((x) << 20) & 0xfff00000) | ((r) & 0x000fffff))
/* Field member: cap_ms_csr::spico::spico_0_2.CORE_SRAM_BIST_RUN_hbmsbm    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_SPICO_SPICO_0_2_CORE_SRAM_BIST_RUN_HBMSBM_MSB 19
#define CAP_MS_CSR_SPICO_SPICO_0_2_CORE_SRAM_BIST_RUN_HBMSBM_LSB 19
#define CAP_MS_CSR_SPICO_SPICO_0_2_CORE_SRAM_BIST_RUN_HBMSBM_WIDTH 1
#define CAP_MS_CSR_SPICO_SPICO_0_2_CORE_SRAM_BIST_RUN_HBMSBM_READ_ACCESS 1
#define CAP_MS_CSR_SPICO_SPICO_0_2_CORE_SRAM_BIST_RUN_HBMSBM_WRITE_ACCESS 1
#define CAP_MS_CSR_SPICO_SPICO_0_2_CORE_SRAM_BIST_RUN_HBMSBM_RESET 0x0
#define CAP_MS_CSR_SPICO_SPICO_0_2_CORE_SRAM_BIST_RUN_HBMSBM_FIELD_MASK 0x00080000
#define CAP_MS_CSR_SPICO_SPICO_0_2_CORE_SRAM_BIST_RUN_HBMSBM_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_MS_CSR_SPICO_SPICO_0_2_CORE_SRAM_BIST_RUN_HBMSBM_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_MS_CSR_SPICO_SPICO_0_2_CORE_SRAM_BIST_RUN_HBMSBM_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ms_csr::spico::spico_0_2.CORE_SRAM_BIST_MODE_hbmsbm   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_SPICO_SPICO_0_2_CORE_SRAM_BIST_MODE_HBMSBM_MSB 18
#define CAP_MS_CSR_SPICO_SPICO_0_2_CORE_SRAM_BIST_MODE_HBMSBM_LSB 18
#define CAP_MS_CSR_SPICO_SPICO_0_2_CORE_SRAM_BIST_MODE_HBMSBM_WIDTH 1
#define CAP_MS_CSR_SPICO_SPICO_0_2_CORE_SRAM_BIST_MODE_HBMSBM_READ_ACCESS 1
#define CAP_MS_CSR_SPICO_SPICO_0_2_CORE_SRAM_BIST_MODE_HBMSBM_WRITE_ACCESS 1
#define CAP_MS_CSR_SPICO_SPICO_0_2_CORE_SRAM_BIST_MODE_HBMSBM_RESET 0x0
#define CAP_MS_CSR_SPICO_SPICO_0_2_CORE_SRAM_BIST_MODE_HBMSBM_FIELD_MASK 0x00040000
#define CAP_MS_CSR_SPICO_SPICO_0_2_CORE_SRAM_BIST_MODE_HBMSBM_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_MS_CSR_SPICO_SPICO_0_2_CORE_SRAM_BIST_MODE_HBMSBM_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_MS_CSR_SPICO_SPICO_0_2_CORE_SRAM_BIST_MODE_HBMSBM_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ms_csr::spico::spico_0_2.SRAM_BIST_DONE_PASS_OUT_hbmsbm */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_SPICO_SPICO_0_2_SRAM_BIST_DONE_PASS_OUT_HBMSBM_MSB 17
#define CAP_MS_CSR_SPICO_SPICO_0_2_SRAM_BIST_DONE_PASS_OUT_HBMSBM_LSB 17
#define CAP_MS_CSR_SPICO_SPICO_0_2_SRAM_BIST_DONE_PASS_OUT_HBMSBM_WIDTH 1
#define CAP_MS_CSR_SPICO_SPICO_0_2_SRAM_BIST_DONE_PASS_OUT_HBMSBM_READ_ACCESS 1
#define CAP_MS_CSR_SPICO_SPICO_0_2_SRAM_BIST_DONE_PASS_OUT_HBMSBM_WRITE_ACCESS 0
#define CAP_MS_CSR_SPICO_SPICO_0_2_SRAM_BIST_DONE_PASS_OUT_HBMSBM_FIELD_MASK 0x00020000
#define CAP_MS_CSR_SPICO_SPICO_0_2_SRAM_BIST_DONE_PASS_OUT_HBMSBM_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_MS_CSR_SPICO_SPICO_0_2_SRAM_BIST_DONE_PASS_OUT_HBMSBM_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_MS_CSR_SPICO_SPICO_0_2_SRAM_BIST_DONE_PASS_OUT_HBMSBM_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ms_csr::spico::spico_0_2.SRAM_BIST_DONE_FAIL_OUT_hbmsbm */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_SPICO_SPICO_0_2_SRAM_BIST_DONE_FAIL_OUT_HBMSBM_MSB 16
#define CAP_MS_CSR_SPICO_SPICO_0_2_SRAM_BIST_DONE_FAIL_OUT_HBMSBM_LSB 16
#define CAP_MS_CSR_SPICO_SPICO_0_2_SRAM_BIST_DONE_FAIL_OUT_HBMSBM_WIDTH 1
#define CAP_MS_CSR_SPICO_SPICO_0_2_SRAM_BIST_DONE_FAIL_OUT_HBMSBM_READ_ACCESS 1
#define CAP_MS_CSR_SPICO_SPICO_0_2_SRAM_BIST_DONE_FAIL_OUT_HBMSBM_WRITE_ACCESS 0
#define CAP_MS_CSR_SPICO_SPICO_0_2_SRAM_BIST_DONE_FAIL_OUT_HBMSBM_FIELD_MASK 0x00010000
#define CAP_MS_CSR_SPICO_SPICO_0_2_SRAM_BIST_DONE_FAIL_OUT_HBMSBM_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_MS_CSR_SPICO_SPICO_0_2_SRAM_BIST_DONE_FAIL_OUT_HBMSBM_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_MS_CSR_SPICO_SPICO_0_2_SRAM_BIST_DONE_FAIL_OUT_HBMSBM_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ms_csr::spico::spico_0_2.gp_out_hbmsbm                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_SPICO_SPICO_0_2_GP_OUT_HBMSBM_MSB 15
#define CAP_MS_CSR_SPICO_SPICO_0_2_GP_OUT_HBMSBM_LSB 0
#define CAP_MS_CSR_SPICO_SPICO_0_2_GP_OUT_HBMSBM_WIDTH 16
#define CAP_MS_CSR_SPICO_SPICO_0_2_GP_OUT_HBMSBM_READ_ACCESS 1
#define CAP_MS_CSR_SPICO_SPICO_0_2_GP_OUT_HBMSBM_WRITE_ACCESS 0
#define CAP_MS_CSR_SPICO_SPICO_0_2_GP_OUT_HBMSBM_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_SPICO_SPICO_0_2_GP_OUT_HBMSBM_GET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_SPICO_SPICO_0_2_GP_OUT_HBMSBM_SET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_SPICO_SPICO_0_2_GP_OUT_HBMSBM_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::spico::spico_1_2                             */
/* Register template: cap_ms_csr::spico::spico_1_2                         */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 356             */
/* Field member: cap_ms_csr::spico::spico_1_2.i_rom_enable_hbmsbm          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_SPICO_SPICO_1_2_I_ROM_ENABLE_HBMSBM_MSB 5
#define CAP_MS_CSR_SPICO_SPICO_1_2_I_ROM_ENABLE_HBMSBM_LSB 5
#define CAP_MS_CSR_SPICO_SPICO_1_2_I_ROM_ENABLE_HBMSBM_WIDTH 1
#define CAP_MS_CSR_SPICO_SPICO_1_2_I_ROM_ENABLE_HBMSBM_READ_ACCESS 1
#define CAP_MS_CSR_SPICO_SPICO_1_2_I_ROM_ENABLE_HBMSBM_WRITE_ACCESS 1
#define CAP_MS_CSR_SPICO_SPICO_1_2_I_ROM_ENABLE_HBMSBM_RESET 0x0
#define CAP_MS_CSR_SPICO_SPICO_1_2_I_ROM_ENABLE_HBMSBM_FIELD_MASK 0x00000020
#define CAP_MS_CSR_SPICO_SPICO_1_2_I_ROM_ENABLE_HBMSBM_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_SPICO_SPICO_1_2_I_ROM_ENABLE_HBMSBM_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_SPICO_SPICO_1_2_I_ROM_ENABLE_HBMSBM_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::spico::spico_1_2.int_hbmsbm                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_SPICO_SPICO_1_2_INT_HBMSBM_MSB 4
#define CAP_MS_CSR_SPICO_SPICO_1_2_INT_HBMSBM_LSB 4
#define CAP_MS_CSR_SPICO_SPICO_1_2_INT_HBMSBM_WIDTH 1
#define CAP_MS_CSR_SPICO_SPICO_1_2_INT_HBMSBM_READ_ACCESS 1
#define CAP_MS_CSR_SPICO_SPICO_1_2_INT_HBMSBM_WRITE_ACCESS 1
#define CAP_MS_CSR_SPICO_SPICO_1_2_INT_HBMSBM_RESET 0x0
#define CAP_MS_CSR_SPICO_SPICO_1_2_INT_HBMSBM_FIELD_MASK 0x00000010
#define CAP_MS_CSR_SPICO_SPICO_1_2_INT_HBMSBM_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_SPICO_SPICO_1_2_INT_HBMSBM_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_SPICO_SPICO_1_2_INT_HBMSBM_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::spico::spico_1_2.gp_in_hbmsbm_15_12           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_SPICO_SPICO_1_2_GP_IN_HBMSBM_15_12_MSB 3
#define CAP_MS_CSR_SPICO_SPICO_1_2_GP_IN_HBMSBM_15_12_LSB 0
#define CAP_MS_CSR_SPICO_SPICO_1_2_GP_IN_HBMSBM_15_12_WIDTH 4
#define CAP_MS_CSR_SPICO_SPICO_1_2_GP_IN_HBMSBM_15_12_READ_ACCESS 1
#define CAP_MS_CSR_SPICO_SPICO_1_2_GP_IN_HBMSBM_15_12_WRITE_ACCESS 1
#define CAP_MS_CSR_SPICO_SPICO_1_2_GP_IN_HBMSBM_15_12_RESET 0x0
#define CAP_MS_CSR_SPICO_SPICO_1_2_GP_IN_HBMSBM_15_12_FIELD_MASK 0x0000000f
#define CAP_MS_CSR_SPICO_SPICO_1_2_GP_IN_HBMSBM_15_12_GET(x) \
   ((x) & 0x0000000f)
#define CAP_MS_CSR_SPICO_SPICO_1_2_GP_IN_HBMSBM_15_12_SET(x) \
   ((x) & 0x0000000f)
#define CAP_MS_CSR_SPICO_SPICO_1_2_GP_IN_HBMSBM_15_12_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_ms_csr::pads                                         */
/* Register template: cap_ms_csr::pads                                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 371             */
/* Field member: cap_ms_csr::pads.software_rev_id                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_PADS_SOFTWARE_REV_ID_MSB 4
#define CAP_MS_CSR_PADS_SOFTWARE_REV_ID_LSB 0
#define CAP_MS_CSR_PADS_SOFTWARE_REV_ID_WIDTH 5
#define CAP_MS_CSR_PADS_SOFTWARE_REV_ID_READ_ACCESS 1
#define CAP_MS_CSR_PADS_SOFTWARE_REV_ID_WRITE_ACCESS 0
#define CAP_MS_CSR_PADS_SOFTWARE_REV_ID_FIELD_MASK 0x0000001f
#define CAP_MS_CSR_PADS_SOFTWARE_REV_ID_GET(x) ((x) & 0x0000001f)
#define CAP_MS_CSR_PADS_SOFTWARE_REV_ID_SET(x) ((x) & 0x0000001f)
#define CAP_MS_CSR_PADS_SOFTWARE_REV_ID_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Wide Register type: cap_ms_csr::ms                                      */
/* Wide Register template: cap_ms_csr::ms                                  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 376             */
#define CAP_MS_CSR_MS_SIZE 0x2
#define CAP_MS_CSR_MS_BYTE_SIZE 0x8

/* Register type: cap_ms_csr::ms::ms_0_2                                   */
/* Register template: cap_ms_csr::ms::ms_0_2                               */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 376             */
/* Field member: cap_ms_csr::ms::ms_0_2.cycle_counter_31_0                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_MS_0_2_CYCLE_COUNTER_31_0_MSB 31
#define CAP_MS_CSR_MS_MS_0_2_CYCLE_COUNTER_31_0_LSB 0
#define CAP_MS_CSR_MS_MS_0_2_CYCLE_COUNTER_31_0_WIDTH 32
#define CAP_MS_CSR_MS_MS_0_2_CYCLE_COUNTER_31_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_MS_0_2_CYCLE_COUNTER_31_0_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_MS_0_2_CYCLE_COUNTER_31_0_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_MS_0_2_CYCLE_COUNTER_31_0_GET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_MS_0_2_CYCLE_COUNTER_31_0_SET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_MS_0_2_CYCLE_COUNTER_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms::ms_1_2                                   */
/* Register template: cap_ms_csr::ms::ms_1_2                               */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 376             */
/* Field member: cap_ms_csr::ms::ms_1_2.cycle_counter_63_32                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_MS_1_2_CYCLE_COUNTER_63_32_MSB 31
#define CAP_MS_CSR_MS_MS_1_2_CYCLE_COUNTER_63_32_LSB 0
#define CAP_MS_CSR_MS_MS_1_2_CYCLE_COUNTER_63_32_WIDTH 32
#define CAP_MS_CSR_MS_MS_1_2_CYCLE_COUNTER_63_32_READ_ACCESS 1
#define CAP_MS_CSR_MS_MS_1_2_CYCLE_COUNTER_63_32_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_MS_1_2_CYCLE_COUNTER_63_32_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_MS_1_2_CYCLE_COUNTER_63_32_GET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_MS_1_2_CYCLE_COUNTER_63_32_SET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_MS_1_2_CYCLE_COUNTER_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::cfg_ms                                       */
/* Register template: cap_ms_csr::cfg_ms                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 382             */
/* Field member: cap_ms_csr::cfg_ms.fixer_no_use_wstrb                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_MS_FIXER_NO_USE_WSTRB_MSB 6
#define CAP_MS_CSR_CFG_MS_FIXER_NO_USE_WSTRB_LSB 6
#define CAP_MS_CSR_CFG_MS_FIXER_NO_USE_WSTRB_WIDTH 1
#define CAP_MS_CSR_CFG_MS_FIXER_NO_USE_WSTRB_READ_ACCESS 1
#define CAP_MS_CSR_CFG_MS_FIXER_NO_USE_WSTRB_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_MS_FIXER_NO_USE_WSTRB_RESET 0x0
#define CAP_MS_CSR_CFG_MS_FIXER_NO_USE_WSTRB_FIELD_MASK 0x00000040
#define CAP_MS_CSR_CFG_MS_FIXER_NO_USE_WSTRB_GET(x) (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_CFG_MS_FIXER_NO_USE_WSTRB_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_CFG_MS_FIXER_NO_USE_WSTRB_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::cfg_ms.mb_esec_prot_enable                    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_MS_MB_ESEC_PROT_ENABLE_MSB 5
#define CAP_MS_CSR_CFG_MS_MB_ESEC_PROT_ENABLE_LSB 5
#define CAP_MS_CSR_CFG_MS_MB_ESEC_PROT_ENABLE_WIDTH 1
#define CAP_MS_CSR_CFG_MS_MB_ESEC_PROT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_MS_MB_ESEC_PROT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_MS_MB_ESEC_PROT_ENABLE_RESET 0x1
#define CAP_MS_CSR_CFG_MS_MB_ESEC_PROT_ENABLE_FIELD_MASK 0x00000020
#define CAP_MS_CSR_CFG_MS_MB_ESEC_PROT_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_CFG_MS_MB_ESEC_PROT_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_CFG_MS_MB_ESEC_PROT_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::cfg_ms.prp_security_override                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_MS_PRP_SECURITY_OVERRIDE_MSB 4
#define CAP_MS_CSR_CFG_MS_PRP_SECURITY_OVERRIDE_LSB 2
#define CAP_MS_CSR_CFG_MS_PRP_SECURITY_OVERRIDE_WIDTH 3
#define CAP_MS_CSR_CFG_MS_PRP_SECURITY_OVERRIDE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_MS_PRP_SECURITY_OVERRIDE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_MS_PRP_SECURITY_OVERRIDE_RESET 0x7
#define CAP_MS_CSR_CFG_MS_PRP_SECURITY_OVERRIDE_FIELD_MASK 0x0000001c
#define CAP_MS_CSR_CFG_MS_PRP_SECURITY_OVERRIDE_GET(x) \
   (((x) & 0x0000001c) >> 2)
#define CAP_MS_CSR_CFG_MS_PRP_SECURITY_OVERRIDE_SET(x) \
   (((x) << 2) & 0x0000001c)
#define CAP_MS_CSR_CFG_MS_PRP_SECURITY_OVERRIDE_MODIFY(r, x) \
   ((((x) << 2) & 0x0000001c) | ((r) & 0xffffffe3))
/* Field member: cap_ms_csr::cfg_ms.filter_enable                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_MS_FILTER_ENABLE_MSB 1
#define CAP_MS_CSR_CFG_MS_FILTER_ENABLE_LSB 1
#define CAP_MS_CSR_CFG_MS_FILTER_ENABLE_WIDTH 1
#define CAP_MS_CSR_CFG_MS_FILTER_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_MS_FILTER_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_MS_FILTER_ENABLE_RESET 0x1
#define CAP_MS_CSR_CFG_MS_FILTER_ENABLE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_CFG_MS_FILTER_ENABLE_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_CFG_MS_FILTER_ENABLE_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_CFG_MS_FILTER_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::cfg_ms.fixer_enable                           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_MS_FIXER_ENABLE_MSB 0
#define CAP_MS_CSR_CFG_MS_FIXER_ENABLE_LSB 0
#define CAP_MS_CSR_CFG_MS_FIXER_ENABLE_WIDTH 1
#define CAP_MS_CSR_CFG_MS_FIXER_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_MS_FIXER_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_MS_FIXER_ENABLE_RESET 0x1
#define CAP_MS_CSR_CFG_MS_FIXER_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CFG_MS_FIXER_ENABLE_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_MS_FIXER_ENABLE_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_MS_FIXER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_ms_csr::ms_a61                                  */
/* Wide Register template: cap_ms_csr::ms_a61                              */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 393             */
#define CAP_MS_CSR_MS_A61_SIZE 0x4
#define CAP_MS_CSR_MS_A61_BYTE_SIZE 0x10

/* Register type: cap_ms_csr::ms_a61::ms_a61_0_4                           */
/* Register template: cap_ms_csr::ms_a61::ms_a61_0_4                       */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 393             */
/* Field member: cap_ms_csr::ms_a61::ms_a61_0_4.read_cnt                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_A61_MS_A61_0_4_READ_CNT_MSB 31
#define CAP_MS_CSR_MS_A61_MS_A61_0_4_READ_CNT_LSB 0
#define CAP_MS_CSR_MS_A61_MS_A61_0_4_READ_CNT_WIDTH 32
#define CAP_MS_CSR_MS_A61_MS_A61_0_4_READ_CNT_READ_ACCESS 1
#define CAP_MS_CSR_MS_A61_MS_A61_0_4_READ_CNT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_A61_MS_A61_0_4_READ_CNT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_A61_MS_A61_0_4_READ_CNT_GET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_A61_MS_A61_0_4_READ_CNT_SET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_A61_MS_A61_0_4_READ_CNT_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_a61::ms_a61_1_4                           */
/* Register template: cap_ms_csr::ms_a61::ms_a61_1_4                       */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 393             */
/* Field member: cap_ms_csr::ms_a61::ms_a61_1_4.write_cnt                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_A61_MS_A61_1_4_WRITE_CNT_MSB 31
#define CAP_MS_CSR_MS_A61_MS_A61_1_4_WRITE_CNT_LSB 0
#define CAP_MS_CSR_MS_A61_MS_A61_1_4_WRITE_CNT_WIDTH 32
#define CAP_MS_CSR_MS_A61_MS_A61_1_4_WRITE_CNT_READ_ACCESS 1
#define CAP_MS_CSR_MS_A61_MS_A61_1_4_WRITE_CNT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_A61_MS_A61_1_4_WRITE_CNT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_A61_MS_A61_1_4_WRITE_CNT_GET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_A61_MS_A61_1_4_WRITE_CNT_SET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_A61_MS_A61_1_4_WRITE_CNT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_a61::ms_a61_2_4                           */
/* Register template: cap_ms_csr::ms_a61::ms_a61_2_4                       */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 393             */
/* Field member: cap_ms_csr::ms_a61::ms_a61_2_4.narrow_read_cnt            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_A61_MS_A61_2_4_NARROW_READ_CNT_MSB 31
#define CAP_MS_CSR_MS_A61_MS_A61_2_4_NARROW_READ_CNT_LSB 0
#define CAP_MS_CSR_MS_A61_MS_A61_2_4_NARROW_READ_CNT_WIDTH 32
#define CAP_MS_CSR_MS_A61_MS_A61_2_4_NARROW_READ_CNT_READ_ACCESS 1
#define CAP_MS_CSR_MS_A61_MS_A61_2_4_NARROW_READ_CNT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_A61_MS_A61_2_4_NARROW_READ_CNT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_A61_MS_A61_2_4_NARROW_READ_CNT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_A61_MS_A61_2_4_NARROW_READ_CNT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_A61_MS_A61_2_4_NARROW_READ_CNT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_a61::ms_a61_3_4                           */
/* Register template: cap_ms_csr::ms_a61::ms_a61_3_4                       */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 393             */
/* Field member: cap_ms_csr::ms_a61::ms_a61_3_4.narrow_write_cnt           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_A61_MS_A61_3_4_NARROW_WRITE_CNT_MSB 31
#define CAP_MS_CSR_MS_A61_MS_A61_3_4_NARROW_WRITE_CNT_LSB 0
#define CAP_MS_CSR_MS_A61_MS_A61_3_4_NARROW_WRITE_CNT_WIDTH 32
#define CAP_MS_CSR_MS_A61_MS_A61_3_4_NARROW_WRITE_CNT_READ_ACCESS 1
#define CAP_MS_CSR_MS_A61_MS_A61_3_4_NARROW_WRITE_CNT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_A61_MS_A61_3_4_NARROW_WRITE_CNT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_A61_MS_A61_3_4_NARROW_WRITE_CNT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_A61_MS_A61_3_4_NARROW_WRITE_CNT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_A61_MS_A61_3_4_NARROW_WRITE_CNT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ms_csr::ms_addr_filter                          */
/* Wide Register template: cap_ms_csr::ms_addr_filter                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 402             */
#define CAP_MS_CSR_MS_ADDR_FILTER_SIZE 0x8
#define CAP_MS_CSR_MS_ADDR_FILTER_BYTE_SIZE 0x20

/* Register type: cap_ms_csr::ms_addr_filter::ms_addr_filter_0_5           */
/* Register template: cap_ms_csr::ms_addr_filter::ms_addr_filter_0_5       */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 402             */
/* Field member: cap_ms_csr::ms_addr_filter::ms_addr_filter_0_5.read_cnt   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_READ_CNT_MSB 31
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_READ_CNT_LSB 0
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_READ_CNT_WIDTH 32
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_READ_CNT_READ_ACCESS 1
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_READ_CNT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_READ_CNT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_READ_CNT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_READ_CNT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_READ_CNT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_addr_filter::ms_addr_filter_1_5           */
/* Register template: cap_ms_csr::ms_addr_filter::ms_addr_filter_1_5       */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 402             */
/* Field member: cap_ms_csr::ms_addr_filter::ms_addr_filter_1_5.write_cnt  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_WRITE_CNT_MSB 31
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_WRITE_CNT_LSB 0
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_WRITE_CNT_WIDTH 32
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_WRITE_CNT_READ_ACCESS 1
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_WRITE_CNT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_WRITE_CNT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_WRITE_CNT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_WRITE_CNT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_WRITE_CNT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_addr_filter::ms_addr_filter_2_5           */
/* Register template: cap_ms_csr::ms_addr_filter::ms_addr_filter_2_5       */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 402             */
/* Field member: cap_ms_csr::ms_addr_filter::ms_addr_filter_2_5.error_address_read */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_ERROR_ADDRESS_READ_MSB 31
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_ERROR_ADDRESS_READ_LSB 0
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_ERROR_ADDRESS_READ_WIDTH 32
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_ERROR_ADDRESS_READ_READ_ACCESS 1
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_ERROR_ADDRESS_READ_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_ERROR_ADDRESS_READ_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_ERROR_ADDRESS_READ_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_ERROR_ADDRESS_READ_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_ERROR_ADDRESS_READ_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_addr_filter::ms_addr_filter_3_5           */
/* Register template: cap_ms_csr::ms_addr_filter::ms_addr_filter_3_5       */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 402             */
/* Field member: cap_ms_csr::ms_addr_filter::ms_addr_filter_3_5.error_address_write */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_ERROR_ADDRESS_WRITE_MSB 31
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_ERROR_ADDRESS_WRITE_LSB 0
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_ERROR_ADDRESS_WRITE_WIDTH 32
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_ERROR_ADDRESS_WRITE_READ_ACCESS 1
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_ERROR_ADDRESS_WRITE_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_ERROR_ADDRESS_WRITE_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_ERROR_ADDRESS_WRITE_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_ERROR_ADDRESS_WRITE_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_ERROR_ADDRESS_WRITE_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_addr_filter::ms_addr_filter_4_5           */
/* Register template: cap_ms_csr::ms_addr_filter::ms_addr_filter_4_5       */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 402             */
/* Field member: cap_ms_csr::ms_addr_filter::ms_addr_filter_4_5.clr_error_capture */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_CLR_ERROR_CAPTURE_MSB 0
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_CLR_ERROR_CAPTURE_LSB 0
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_CLR_ERROR_CAPTURE_WIDTH 1
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_CLR_ERROR_CAPTURE_READ_ACCESS 1
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_CLR_ERROR_CAPTURE_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_CLR_ERROR_CAPTURE_RESET 0x0
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_CLR_ERROR_CAPTURE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_CLR_ERROR_CAPTURE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_CLR_ERROR_CAPTURE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_CLR_ERROR_CAPTURE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_ms_csr::ms_security_filter                      */
/* Wide Register template: cap_ms_csr::ms_security_filter                  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 412             */
#define CAP_MS_CSR_MS_SECURITY_FILTER_SIZE 0x8
#define CAP_MS_CSR_MS_SECURITY_FILTER_BYTE_SIZE 0x20

/* Register type: cap_ms_csr::ms_security_filter::ms_security_filter_0_5   */
/* Register template: cap_ms_csr::ms_security_filter::ms_security_filter_0_5 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 412             */
/* Field member: cap_ms_csr::ms_security_filter::ms_security_filter_0_5.read_cnt */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_READ_CNT_MSB 31
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_READ_CNT_LSB 0
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_READ_CNT_WIDTH 32
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_READ_CNT_READ_ACCESS 1
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_READ_CNT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_READ_CNT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_READ_CNT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_READ_CNT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_READ_CNT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_security_filter::ms_security_filter_1_5   */
/* Register template: cap_ms_csr::ms_security_filter::ms_security_filter_1_5 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 412             */
/* Field member: cap_ms_csr::ms_security_filter::ms_security_filter_1_5.write_cnt */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_WRITE_CNT_MSB 31
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_WRITE_CNT_LSB 0
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_WRITE_CNT_WIDTH 32
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_WRITE_CNT_READ_ACCESS 1
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_WRITE_CNT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_WRITE_CNT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_WRITE_CNT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_WRITE_CNT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_WRITE_CNT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_security_filter::ms_security_filter_2_5   */
/* Register template: cap_ms_csr::ms_security_filter::ms_security_filter_2_5 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 412             */
/* Field member: cap_ms_csr::ms_security_filter::ms_security_filter_2_5.error_address_read */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_ERROR_ADDRESS_READ_MSB 31
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_ERROR_ADDRESS_READ_LSB 0
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_ERROR_ADDRESS_READ_WIDTH 32
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_ERROR_ADDRESS_READ_READ_ACCESS 1
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_ERROR_ADDRESS_READ_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_ERROR_ADDRESS_READ_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_ERROR_ADDRESS_READ_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_ERROR_ADDRESS_READ_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_ERROR_ADDRESS_READ_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_security_filter::ms_security_filter_3_5   */
/* Register template: cap_ms_csr::ms_security_filter::ms_security_filter_3_5 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 412             */
/* Field member: cap_ms_csr::ms_security_filter::ms_security_filter_3_5.error_address_write */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_ERROR_ADDRESS_WRITE_MSB 31
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_ERROR_ADDRESS_WRITE_LSB 0
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_ERROR_ADDRESS_WRITE_WIDTH 32
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_ERROR_ADDRESS_WRITE_READ_ACCESS 1
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_ERROR_ADDRESS_WRITE_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_ERROR_ADDRESS_WRITE_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_ERROR_ADDRESS_WRITE_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_ERROR_ADDRESS_WRITE_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_ERROR_ADDRESS_WRITE_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_security_filter::ms_security_filter_4_5   */
/* Register template: cap_ms_csr::ms_security_filter::ms_security_filter_4_5 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 412             */
/* Field member: cap_ms_csr::ms_security_filter::ms_security_filter_4_5.clr_error_capture */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_CLR_ERROR_CAPTURE_MSB 0
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_CLR_ERROR_CAPTURE_LSB 0
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_CLR_ERROR_CAPTURE_WIDTH 1
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_CLR_ERROR_CAPTURE_READ_ACCESS 1
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_CLR_ERROR_CAPTURE_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_CLR_ERROR_CAPTURE_RESET 0x0
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_CLR_ERROR_CAPTURE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_CLR_ERROR_CAPTURE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_CLR_ERROR_CAPTURE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_CLR_ERROR_CAPTURE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_ms_csr::ms_prp                                  */
/* Wide Register template: cap_ms_csr::ms_prp                              */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
#define CAP_MS_CSR_MS_PRP_SIZE 0x40
#define CAP_MS_CSR_MS_PRP_BYTE_SIZE 0x100

/* Register type: cap_ms_csr::ms_prp::ms_prp_0_53                          */
/* Register template: cap_ms_csr::ms_prp::ms_prp_0_53                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_0_53.read_error1               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_0_53_READ_ERROR1_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_0_53_READ_ERROR1_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_0_53_READ_ERROR1_WIDTH 32
#define CAP_MS_CSR_MS_PRP_MS_PRP_0_53_READ_ERROR1_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_0_53_READ_ERROR1_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_0_53_READ_ERROR1_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_0_53_READ_ERROR1_GET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_0_53_READ_ERROR1_SET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_0_53_READ_ERROR1_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_prp::ms_prp_1_53                          */
/* Register template: cap_ms_csr::ms_prp::ms_prp_1_53                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_1_53.security_error1           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_1_53_SECURITY_ERROR1_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_1_53_SECURITY_ERROR1_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_1_53_SECURITY_ERROR1_WIDTH 32
#define CAP_MS_CSR_MS_PRP_MS_PRP_1_53_SECURITY_ERROR1_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_1_53_SECURITY_ERROR1_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_1_53_SECURITY_ERROR1_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_1_53_SECURITY_ERROR1_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_1_53_SECURITY_ERROR1_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_1_53_SECURITY_ERROR1_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_prp::ms_prp_2_53                          */
/* Register template: cap_ms_csr::ms_prp::ms_prp_2_53                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_2_53.decode_error1             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_2_53_DECODE_ERROR1_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_2_53_DECODE_ERROR1_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_2_53_DECODE_ERROR1_WIDTH 32
#define CAP_MS_CSR_MS_PRP_MS_PRP_2_53_DECODE_ERROR1_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_2_53_DECODE_ERROR1_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_2_53_DECODE_ERROR1_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_2_53_DECODE_ERROR1_GET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_2_53_DECODE_ERROR1_SET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_2_53_DECODE_ERROR1_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_prp::ms_prp_3_53                          */
/* Register template: cap_ms_csr::ms_prp::ms_prp_3_53                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_3_53.write_cnt1                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_WRITE_CNT1_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_WRITE_CNT1_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_WRITE_CNT1_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_WRITE_CNT1_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_WRITE_CNT1_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_WRITE_CNT1_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_WRITE_CNT1_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_WRITE_CNT1_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_WRITE_CNT1_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_3_53.read_cnt1                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_READ_CNT1_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_READ_CNT1_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_READ_CNT1_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_READ_CNT1_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_READ_CNT1_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_READ_CNT1_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_READ_CNT1_GET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_READ_CNT1_SET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_3_53_READ_CNT1_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_4_53                          */
/* Register template: cap_ms_csr::ms_prp::ms_prp_4_53                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_4_53.byte_read_error1          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_BYTE_READ_ERROR1_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_BYTE_READ_ERROR1_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_BYTE_READ_ERROR1_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_BYTE_READ_ERROR1_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_BYTE_READ_ERROR1_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_BYTE_READ_ERROR1_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_BYTE_READ_ERROR1_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_BYTE_READ_ERROR1_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_BYTE_READ_ERROR1_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_4_53.ack_cnt1                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_ACK_CNT1_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_ACK_CNT1_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_ACK_CNT1_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_ACK_CNT1_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_ACK_CNT1_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_ACK_CNT1_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_ACK_CNT1_GET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_ACK_CNT1_SET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_4_53_ACK_CNT1_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_5_53                          */
/* Register template: cap_ms_csr::ms_prp::ms_prp_5_53                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_5_53.ack_timeout_error1        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_ACK_TIMEOUT_ERROR1_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_ACK_TIMEOUT_ERROR1_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_ACK_TIMEOUT_ERROR1_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_ACK_TIMEOUT_ERROR1_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_ACK_TIMEOUT_ERROR1_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_ACK_TIMEOUT_ERROR1_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_ACK_TIMEOUT_ERROR1_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_ACK_TIMEOUT_ERROR1_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_ACK_TIMEOUT_ERROR1_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_5_53.byte_write_error1         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_BYTE_WRITE_ERROR1_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_BYTE_WRITE_ERROR1_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_BYTE_WRITE_ERROR1_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_BYTE_WRITE_ERROR1_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_BYTE_WRITE_ERROR1_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_BYTE_WRITE_ERROR1_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_BYTE_WRITE_ERROR1_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_BYTE_WRITE_ERROR1_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_5_53_BYTE_WRITE_ERROR1_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_6_53                          */
/* Register template: cap_ms_csr::ms_prp::ms_prp_6_53                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_6_53.read_error2_15_0          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_READ_ERROR2_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_READ_ERROR2_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_READ_ERROR2_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_READ_ERROR2_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_READ_ERROR2_15_0_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_READ_ERROR2_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_READ_ERROR2_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_READ_ERROR2_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_READ_ERROR2_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_6_53.stall_timeout_error1      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_STALL_TIMEOUT_ERROR1_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_STALL_TIMEOUT_ERROR1_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_STALL_TIMEOUT_ERROR1_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_STALL_TIMEOUT_ERROR1_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_STALL_TIMEOUT_ERROR1_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_STALL_TIMEOUT_ERROR1_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_STALL_TIMEOUT_ERROR1_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_STALL_TIMEOUT_ERROR1_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_6_53_STALL_TIMEOUT_ERROR1_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_7_53                          */
/* Register template: cap_ms_csr::ms_prp::ms_prp_7_53                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_7_53.security_error2_15_0      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_SECURITY_ERROR2_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_SECURITY_ERROR2_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_SECURITY_ERROR2_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_SECURITY_ERROR2_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_SECURITY_ERROR2_15_0_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_SECURITY_ERROR2_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_SECURITY_ERROR2_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_SECURITY_ERROR2_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_SECURITY_ERROR2_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_7_53.read_error2_31_16         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_READ_ERROR2_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_READ_ERROR2_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_READ_ERROR2_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_READ_ERROR2_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_READ_ERROR2_31_16_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_READ_ERROR2_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_READ_ERROR2_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_READ_ERROR2_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_7_53_READ_ERROR2_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_8_53                          */
/* Register template: cap_ms_csr::ms_prp::ms_prp_8_53                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_8_53.decode_error2_15_0        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_DECODE_ERROR2_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_DECODE_ERROR2_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_DECODE_ERROR2_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_DECODE_ERROR2_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_DECODE_ERROR2_15_0_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_DECODE_ERROR2_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_DECODE_ERROR2_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_DECODE_ERROR2_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_DECODE_ERROR2_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_8_53.security_error2_31_16     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_SECURITY_ERROR2_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_SECURITY_ERROR2_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_SECURITY_ERROR2_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_SECURITY_ERROR2_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_SECURITY_ERROR2_31_16_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_SECURITY_ERROR2_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_SECURITY_ERROR2_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_SECURITY_ERROR2_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_8_53_SECURITY_ERROR2_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_9_53                          */
/* Register template: cap_ms_csr::ms_prp::ms_prp_9_53                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_9_53.read_cnt2                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_READ_CNT2_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_READ_CNT2_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_READ_CNT2_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_READ_CNT2_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_READ_CNT2_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_READ_CNT2_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_READ_CNT2_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_READ_CNT2_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_READ_CNT2_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_9_53.decode_error2_31_16       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_DECODE_ERROR2_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_DECODE_ERROR2_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_DECODE_ERROR2_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_DECODE_ERROR2_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_DECODE_ERROR2_31_16_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_DECODE_ERROR2_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_DECODE_ERROR2_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_DECODE_ERROR2_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_9_53_DECODE_ERROR2_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_10_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_10_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_10_53.ack_cnt2                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_ACK_CNT2_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_ACK_CNT2_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_ACK_CNT2_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_ACK_CNT2_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_ACK_CNT2_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_ACK_CNT2_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_ACK_CNT2_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_ACK_CNT2_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_ACK_CNT2_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_10_53.write_cnt2               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_WRITE_CNT2_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_WRITE_CNT2_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_WRITE_CNT2_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_WRITE_CNT2_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_WRITE_CNT2_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_WRITE_CNT2_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_WRITE_CNT2_GET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_WRITE_CNT2_SET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_10_53_WRITE_CNT2_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_11_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_11_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_11_53.byte_write_error2        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_BYTE_WRITE_ERROR2_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_BYTE_WRITE_ERROR2_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_BYTE_WRITE_ERROR2_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_BYTE_WRITE_ERROR2_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_BYTE_WRITE_ERROR2_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_BYTE_WRITE_ERROR2_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_BYTE_WRITE_ERROR2_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_BYTE_WRITE_ERROR2_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_BYTE_WRITE_ERROR2_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_11_53.byte_read_error2         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_BYTE_READ_ERROR2_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_BYTE_READ_ERROR2_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_BYTE_READ_ERROR2_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_BYTE_READ_ERROR2_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_BYTE_READ_ERROR2_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_BYTE_READ_ERROR2_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_BYTE_READ_ERROR2_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_BYTE_READ_ERROR2_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_11_53_BYTE_READ_ERROR2_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_12_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_12_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_12_53.stall_timeout_error2     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_STALL_TIMEOUT_ERROR2_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_STALL_TIMEOUT_ERROR2_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_STALL_TIMEOUT_ERROR2_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_STALL_TIMEOUT_ERROR2_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_STALL_TIMEOUT_ERROR2_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_STALL_TIMEOUT_ERROR2_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_STALL_TIMEOUT_ERROR2_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_STALL_TIMEOUT_ERROR2_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_STALL_TIMEOUT_ERROR2_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_12_53.ack_timeout_error2       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_ACK_TIMEOUT_ERROR2_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_ACK_TIMEOUT_ERROR2_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_ACK_TIMEOUT_ERROR2_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_ACK_TIMEOUT_ERROR2_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_ACK_TIMEOUT_ERROR2_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_ACK_TIMEOUT_ERROR2_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_ACK_TIMEOUT_ERROR2_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_ACK_TIMEOUT_ERROR2_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_12_53_ACK_TIMEOUT_ERROR2_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_13_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_13_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_13_53.read_error3              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_13_53_READ_ERROR3_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_13_53_READ_ERROR3_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_13_53_READ_ERROR3_WIDTH 32
#define CAP_MS_CSR_MS_PRP_MS_PRP_13_53_READ_ERROR3_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_13_53_READ_ERROR3_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_13_53_READ_ERROR3_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_13_53_READ_ERROR3_GET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_13_53_READ_ERROR3_SET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_13_53_READ_ERROR3_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_prp::ms_prp_14_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_14_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_14_53.security_error3          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_14_53_SECURITY_ERROR3_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_14_53_SECURITY_ERROR3_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_14_53_SECURITY_ERROR3_WIDTH 32
#define CAP_MS_CSR_MS_PRP_MS_PRP_14_53_SECURITY_ERROR3_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_14_53_SECURITY_ERROR3_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_14_53_SECURITY_ERROR3_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_14_53_SECURITY_ERROR3_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_14_53_SECURITY_ERROR3_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_14_53_SECURITY_ERROR3_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_prp::ms_prp_15_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_15_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_15_53.decode_error3            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_15_53_DECODE_ERROR3_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_15_53_DECODE_ERROR3_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_15_53_DECODE_ERROR3_WIDTH 32
#define CAP_MS_CSR_MS_PRP_MS_PRP_15_53_DECODE_ERROR3_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_15_53_DECODE_ERROR3_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_15_53_DECODE_ERROR3_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_15_53_DECODE_ERROR3_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_15_53_DECODE_ERROR3_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_15_53_DECODE_ERROR3_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_prp::ms_prp_16_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_16_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_16_53.write_cnt3               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_WRITE_CNT3_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_WRITE_CNT3_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_WRITE_CNT3_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_WRITE_CNT3_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_WRITE_CNT3_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_WRITE_CNT3_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_WRITE_CNT3_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_WRITE_CNT3_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_WRITE_CNT3_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_16_53.read_cnt3                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_READ_CNT3_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_READ_CNT3_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_READ_CNT3_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_READ_CNT3_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_READ_CNT3_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_READ_CNT3_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_READ_CNT3_GET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_READ_CNT3_SET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_16_53_READ_CNT3_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_17_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_17_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_17_53.byte_read_error3         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_BYTE_READ_ERROR3_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_BYTE_READ_ERROR3_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_BYTE_READ_ERROR3_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_BYTE_READ_ERROR3_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_BYTE_READ_ERROR3_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_BYTE_READ_ERROR3_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_BYTE_READ_ERROR3_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_BYTE_READ_ERROR3_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_BYTE_READ_ERROR3_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_17_53.ack_cnt3                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_ACK_CNT3_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_ACK_CNT3_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_ACK_CNT3_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_ACK_CNT3_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_ACK_CNT3_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_ACK_CNT3_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_ACK_CNT3_GET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_ACK_CNT3_SET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_17_53_ACK_CNT3_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_18_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_18_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_18_53.ack_timeout_error3       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_ACK_TIMEOUT_ERROR3_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_ACK_TIMEOUT_ERROR3_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_ACK_TIMEOUT_ERROR3_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_ACK_TIMEOUT_ERROR3_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_ACK_TIMEOUT_ERROR3_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_ACK_TIMEOUT_ERROR3_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_ACK_TIMEOUT_ERROR3_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_ACK_TIMEOUT_ERROR3_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_ACK_TIMEOUT_ERROR3_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_18_53.byte_write_error3        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_BYTE_WRITE_ERROR3_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_BYTE_WRITE_ERROR3_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_BYTE_WRITE_ERROR3_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_BYTE_WRITE_ERROR3_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_BYTE_WRITE_ERROR3_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_BYTE_WRITE_ERROR3_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_BYTE_WRITE_ERROR3_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_BYTE_WRITE_ERROR3_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_18_53_BYTE_WRITE_ERROR3_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_19_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_19_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_19_53.read_error4_15_0         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_READ_ERROR4_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_READ_ERROR4_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_READ_ERROR4_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_READ_ERROR4_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_READ_ERROR4_15_0_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_READ_ERROR4_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_READ_ERROR4_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_READ_ERROR4_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_READ_ERROR4_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_19_53.stall_timeout_error3     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_STALL_TIMEOUT_ERROR3_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_STALL_TIMEOUT_ERROR3_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_STALL_TIMEOUT_ERROR3_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_STALL_TIMEOUT_ERROR3_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_STALL_TIMEOUT_ERROR3_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_STALL_TIMEOUT_ERROR3_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_STALL_TIMEOUT_ERROR3_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_STALL_TIMEOUT_ERROR3_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_19_53_STALL_TIMEOUT_ERROR3_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_20_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_20_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_20_53.security_error4_15_0     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_SECURITY_ERROR4_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_SECURITY_ERROR4_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_SECURITY_ERROR4_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_SECURITY_ERROR4_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_SECURITY_ERROR4_15_0_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_SECURITY_ERROR4_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_SECURITY_ERROR4_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_SECURITY_ERROR4_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_SECURITY_ERROR4_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_20_53.read_error4_31_16        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_READ_ERROR4_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_READ_ERROR4_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_READ_ERROR4_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_READ_ERROR4_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_READ_ERROR4_31_16_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_READ_ERROR4_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_READ_ERROR4_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_READ_ERROR4_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_20_53_READ_ERROR4_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_21_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_21_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_21_53.decode_error4_15_0       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_DECODE_ERROR4_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_DECODE_ERROR4_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_DECODE_ERROR4_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_DECODE_ERROR4_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_DECODE_ERROR4_15_0_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_DECODE_ERROR4_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_DECODE_ERROR4_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_DECODE_ERROR4_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_DECODE_ERROR4_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_21_53.security_error4_31_16    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_SECURITY_ERROR4_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_SECURITY_ERROR4_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_SECURITY_ERROR4_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_SECURITY_ERROR4_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_SECURITY_ERROR4_31_16_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_SECURITY_ERROR4_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_SECURITY_ERROR4_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_SECURITY_ERROR4_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_21_53_SECURITY_ERROR4_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_22_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_22_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_22_53.read_cnt4                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_READ_CNT4_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_READ_CNT4_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_READ_CNT4_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_READ_CNT4_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_READ_CNT4_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_READ_CNT4_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_READ_CNT4_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_READ_CNT4_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_READ_CNT4_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_22_53.decode_error4_31_16      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_DECODE_ERROR4_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_DECODE_ERROR4_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_DECODE_ERROR4_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_DECODE_ERROR4_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_DECODE_ERROR4_31_16_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_DECODE_ERROR4_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_DECODE_ERROR4_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_DECODE_ERROR4_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_22_53_DECODE_ERROR4_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_23_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_23_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_23_53.ack_cnt4                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_ACK_CNT4_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_ACK_CNT4_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_ACK_CNT4_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_ACK_CNT4_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_ACK_CNT4_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_ACK_CNT4_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_ACK_CNT4_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_ACK_CNT4_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_ACK_CNT4_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_23_53.write_cnt4               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_WRITE_CNT4_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_WRITE_CNT4_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_WRITE_CNT4_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_WRITE_CNT4_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_WRITE_CNT4_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_WRITE_CNT4_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_WRITE_CNT4_GET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_WRITE_CNT4_SET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_23_53_WRITE_CNT4_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_24_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_24_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_24_53.byte_write_error4        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_BYTE_WRITE_ERROR4_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_BYTE_WRITE_ERROR4_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_BYTE_WRITE_ERROR4_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_BYTE_WRITE_ERROR4_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_BYTE_WRITE_ERROR4_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_BYTE_WRITE_ERROR4_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_BYTE_WRITE_ERROR4_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_BYTE_WRITE_ERROR4_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_BYTE_WRITE_ERROR4_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_24_53.byte_read_error4         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_BYTE_READ_ERROR4_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_BYTE_READ_ERROR4_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_BYTE_READ_ERROR4_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_BYTE_READ_ERROR4_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_BYTE_READ_ERROR4_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_BYTE_READ_ERROR4_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_BYTE_READ_ERROR4_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_BYTE_READ_ERROR4_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_24_53_BYTE_READ_ERROR4_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_25_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_25_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_25_53.stall_timeout_error4     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_STALL_TIMEOUT_ERROR4_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_STALL_TIMEOUT_ERROR4_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_STALL_TIMEOUT_ERROR4_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_STALL_TIMEOUT_ERROR4_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_STALL_TIMEOUT_ERROR4_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_STALL_TIMEOUT_ERROR4_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_STALL_TIMEOUT_ERROR4_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_STALL_TIMEOUT_ERROR4_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_STALL_TIMEOUT_ERROR4_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_25_53.ack_timeout_error4       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_ACK_TIMEOUT_ERROR4_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_ACK_TIMEOUT_ERROR4_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_ACK_TIMEOUT_ERROR4_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_ACK_TIMEOUT_ERROR4_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_ACK_TIMEOUT_ERROR4_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_ACK_TIMEOUT_ERROR4_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_ACK_TIMEOUT_ERROR4_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_ACK_TIMEOUT_ERROR4_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_25_53_ACK_TIMEOUT_ERROR4_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_26_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_26_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_26_53.read_error5              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_26_53_READ_ERROR5_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_26_53_READ_ERROR5_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_26_53_READ_ERROR5_WIDTH 32
#define CAP_MS_CSR_MS_PRP_MS_PRP_26_53_READ_ERROR5_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_26_53_READ_ERROR5_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_26_53_READ_ERROR5_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_26_53_READ_ERROR5_GET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_26_53_READ_ERROR5_SET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_26_53_READ_ERROR5_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_prp::ms_prp_27_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_27_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_27_53.security_error5          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_27_53_SECURITY_ERROR5_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_27_53_SECURITY_ERROR5_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_27_53_SECURITY_ERROR5_WIDTH 32
#define CAP_MS_CSR_MS_PRP_MS_PRP_27_53_SECURITY_ERROR5_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_27_53_SECURITY_ERROR5_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_27_53_SECURITY_ERROR5_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_27_53_SECURITY_ERROR5_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_27_53_SECURITY_ERROR5_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_27_53_SECURITY_ERROR5_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_prp::ms_prp_28_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_28_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_28_53.decode_error5            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_28_53_DECODE_ERROR5_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_28_53_DECODE_ERROR5_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_28_53_DECODE_ERROR5_WIDTH 32
#define CAP_MS_CSR_MS_PRP_MS_PRP_28_53_DECODE_ERROR5_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_28_53_DECODE_ERROR5_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_28_53_DECODE_ERROR5_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_28_53_DECODE_ERROR5_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_28_53_DECODE_ERROR5_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_28_53_DECODE_ERROR5_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_prp::ms_prp_29_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_29_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_29_53.write_cnt5               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_WRITE_CNT5_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_WRITE_CNT5_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_WRITE_CNT5_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_WRITE_CNT5_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_WRITE_CNT5_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_WRITE_CNT5_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_WRITE_CNT5_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_WRITE_CNT5_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_WRITE_CNT5_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_29_53.read_cnt5                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_READ_CNT5_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_READ_CNT5_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_READ_CNT5_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_READ_CNT5_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_READ_CNT5_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_READ_CNT5_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_READ_CNT5_GET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_READ_CNT5_SET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_29_53_READ_CNT5_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_30_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_30_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_30_53.byte_read_error5         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_BYTE_READ_ERROR5_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_BYTE_READ_ERROR5_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_BYTE_READ_ERROR5_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_BYTE_READ_ERROR5_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_BYTE_READ_ERROR5_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_BYTE_READ_ERROR5_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_BYTE_READ_ERROR5_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_BYTE_READ_ERROR5_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_BYTE_READ_ERROR5_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_30_53.ack_cnt5                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_ACK_CNT5_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_ACK_CNT5_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_ACK_CNT5_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_ACK_CNT5_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_ACK_CNT5_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_ACK_CNT5_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_ACK_CNT5_GET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_ACK_CNT5_SET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_30_53_ACK_CNT5_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_31_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_31_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_31_53.ack_timeout_error5       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_ACK_TIMEOUT_ERROR5_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_ACK_TIMEOUT_ERROR5_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_ACK_TIMEOUT_ERROR5_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_ACK_TIMEOUT_ERROR5_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_ACK_TIMEOUT_ERROR5_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_ACK_TIMEOUT_ERROR5_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_ACK_TIMEOUT_ERROR5_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_ACK_TIMEOUT_ERROR5_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_ACK_TIMEOUT_ERROR5_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_31_53.byte_write_error5        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_BYTE_WRITE_ERROR5_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_BYTE_WRITE_ERROR5_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_BYTE_WRITE_ERROR5_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_BYTE_WRITE_ERROR5_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_BYTE_WRITE_ERROR5_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_BYTE_WRITE_ERROR5_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_BYTE_WRITE_ERROR5_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_BYTE_WRITE_ERROR5_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_31_53_BYTE_WRITE_ERROR5_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_32_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_32_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_32_53.error_address_read1_15_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_ERROR_ADDRESS_READ1_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_ERROR_ADDRESS_READ1_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_ERROR_ADDRESS_READ1_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_ERROR_ADDRESS_READ1_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_ERROR_ADDRESS_READ1_15_0_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_ERROR_ADDRESS_READ1_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_ERROR_ADDRESS_READ1_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_ERROR_ADDRESS_READ1_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_ERROR_ADDRESS_READ1_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_32_53.stall_timeout_error5     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_STALL_TIMEOUT_ERROR5_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_STALL_TIMEOUT_ERROR5_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_STALL_TIMEOUT_ERROR5_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_STALL_TIMEOUT_ERROR5_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_STALL_TIMEOUT_ERROR5_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_STALL_TIMEOUT_ERROR5_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_STALL_TIMEOUT_ERROR5_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_STALL_TIMEOUT_ERROR5_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_32_53_STALL_TIMEOUT_ERROR5_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_33_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_33_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_33_53.error_address_security1_15_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_ERROR_ADDRESS_SECURITY1_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_ERROR_ADDRESS_SECURITY1_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_ERROR_ADDRESS_SECURITY1_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_ERROR_ADDRESS_SECURITY1_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_ERROR_ADDRESS_SECURITY1_15_0_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_ERROR_ADDRESS_SECURITY1_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_ERROR_ADDRESS_SECURITY1_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_ERROR_ADDRESS_SECURITY1_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_ERROR_ADDRESS_SECURITY1_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_33_53.error_address_read1_31_16 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_ERROR_ADDRESS_READ1_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_ERROR_ADDRESS_READ1_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_ERROR_ADDRESS_READ1_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_ERROR_ADDRESS_READ1_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_ERROR_ADDRESS_READ1_31_16_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_ERROR_ADDRESS_READ1_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_ERROR_ADDRESS_READ1_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_ERROR_ADDRESS_READ1_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_33_53_ERROR_ADDRESS_READ1_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_34_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_34_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_34_53.error_address_decode1_15_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_ERROR_ADDRESS_DECODE1_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_ERROR_ADDRESS_DECODE1_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_ERROR_ADDRESS_DECODE1_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_ERROR_ADDRESS_DECODE1_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_ERROR_ADDRESS_DECODE1_15_0_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_ERROR_ADDRESS_DECODE1_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_ERROR_ADDRESS_DECODE1_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_ERROR_ADDRESS_DECODE1_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_ERROR_ADDRESS_DECODE1_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_34_53.error_address_security1_31_16 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_ERROR_ADDRESS_SECURITY1_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_ERROR_ADDRESS_SECURITY1_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_ERROR_ADDRESS_SECURITY1_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_ERROR_ADDRESS_SECURITY1_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_ERROR_ADDRESS_SECURITY1_31_16_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_ERROR_ADDRESS_SECURITY1_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_ERROR_ADDRESS_SECURITY1_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_ERROR_ADDRESS_SECURITY1_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_34_53_ERROR_ADDRESS_SECURITY1_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_35_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_35_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_35_53.error_address_byte1_15_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_ERROR_ADDRESS_BYTE1_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_ERROR_ADDRESS_BYTE1_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_ERROR_ADDRESS_BYTE1_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_ERROR_ADDRESS_BYTE1_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_ERROR_ADDRESS_BYTE1_15_0_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_ERROR_ADDRESS_BYTE1_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_ERROR_ADDRESS_BYTE1_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_ERROR_ADDRESS_BYTE1_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_ERROR_ADDRESS_BYTE1_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_35_53.error_address_decode1_31_16 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_ERROR_ADDRESS_DECODE1_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_ERROR_ADDRESS_DECODE1_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_ERROR_ADDRESS_DECODE1_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_ERROR_ADDRESS_DECODE1_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_ERROR_ADDRESS_DECODE1_31_16_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_ERROR_ADDRESS_DECODE1_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_ERROR_ADDRESS_DECODE1_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_ERROR_ADDRESS_DECODE1_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_35_53_ERROR_ADDRESS_DECODE1_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_36_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_36_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_36_53.error_address_read2_15_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_ERROR_ADDRESS_READ2_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_ERROR_ADDRESS_READ2_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_ERROR_ADDRESS_READ2_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_ERROR_ADDRESS_READ2_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_ERROR_ADDRESS_READ2_15_0_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_ERROR_ADDRESS_READ2_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_ERROR_ADDRESS_READ2_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_ERROR_ADDRESS_READ2_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_ERROR_ADDRESS_READ2_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_36_53.error_address_byte1_31_16 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_ERROR_ADDRESS_BYTE1_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_ERROR_ADDRESS_BYTE1_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_ERROR_ADDRESS_BYTE1_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_ERROR_ADDRESS_BYTE1_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_ERROR_ADDRESS_BYTE1_31_16_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_ERROR_ADDRESS_BYTE1_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_ERROR_ADDRESS_BYTE1_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_ERROR_ADDRESS_BYTE1_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_36_53_ERROR_ADDRESS_BYTE1_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_37_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_37_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_37_53.error_address_security2_15_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_ERROR_ADDRESS_SECURITY2_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_ERROR_ADDRESS_SECURITY2_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_ERROR_ADDRESS_SECURITY2_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_ERROR_ADDRESS_SECURITY2_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_ERROR_ADDRESS_SECURITY2_15_0_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_ERROR_ADDRESS_SECURITY2_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_ERROR_ADDRESS_SECURITY2_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_ERROR_ADDRESS_SECURITY2_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_ERROR_ADDRESS_SECURITY2_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_37_53.error_address_read2_31_16 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_ERROR_ADDRESS_READ2_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_ERROR_ADDRESS_READ2_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_ERROR_ADDRESS_READ2_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_ERROR_ADDRESS_READ2_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_ERROR_ADDRESS_READ2_31_16_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_ERROR_ADDRESS_READ2_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_ERROR_ADDRESS_READ2_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_ERROR_ADDRESS_READ2_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_37_53_ERROR_ADDRESS_READ2_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_38_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_38_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_38_53.error_address_decode2_15_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_ERROR_ADDRESS_DECODE2_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_ERROR_ADDRESS_DECODE2_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_ERROR_ADDRESS_DECODE2_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_ERROR_ADDRESS_DECODE2_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_ERROR_ADDRESS_DECODE2_15_0_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_ERROR_ADDRESS_DECODE2_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_ERROR_ADDRESS_DECODE2_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_ERROR_ADDRESS_DECODE2_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_ERROR_ADDRESS_DECODE2_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_38_53.error_address_security2_31_16 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_ERROR_ADDRESS_SECURITY2_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_ERROR_ADDRESS_SECURITY2_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_ERROR_ADDRESS_SECURITY2_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_ERROR_ADDRESS_SECURITY2_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_ERROR_ADDRESS_SECURITY2_31_16_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_ERROR_ADDRESS_SECURITY2_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_ERROR_ADDRESS_SECURITY2_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_ERROR_ADDRESS_SECURITY2_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_38_53_ERROR_ADDRESS_SECURITY2_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_39_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_39_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_39_53.error_address_byte2_15_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_ERROR_ADDRESS_BYTE2_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_ERROR_ADDRESS_BYTE2_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_ERROR_ADDRESS_BYTE2_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_ERROR_ADDRESS_BYTE2_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_ERROR_ADDRESS_BYTE2_15_0_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_ERROR_ADDRESS_BYTE2_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_ERROR_ADDRESS_BYTE2_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_ERROR_ADDRESS_BYTE2_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_ERROR_ADDRESS_BYTE2_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_39_53.error_address_decode2_31_16 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_ERROR_ADDRESS_DECODE2_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_ERROR_ADDRESS_DECODE2_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_ERROR_ADDRESS_DECODE2_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_ERROR_ADDRESS_DECODE2_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_ERROR_ADDRESS_DECODE2_31_16_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_ERROR_ADDRESS_DECODE2_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_ERROR_ADDRESS_DECODE2_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_ERROR_ADDRESS_DECODE2_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_39_53_ERROR_ADDRESS_DECODE2_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_40_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_40_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_40_53.error_address_read3_15_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_ERROR_ADDRESS_READ3_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_ERROR_ADDRESS_READ3_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_ERROR_ADDRESS_READ3_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_ERROR_ADDRESS_READ3_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_ERROR_ADDRESS_READ3_15_0_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_ERROR_ADDRESS_READ3_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_ERROR_ADDRESS_READ3_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_ERROR_ADDRESS_READ3_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_ERROR_ADDRESS_READ3_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_40_53.error_address_byte2_31_16 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_ERROR_ADDRESS_BYTE2_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_ERROR_ADDRESS_BYTE2_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_ERROR_ADDRESS_BYTE2_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_ERROR_ADDRESS_BYTE2_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_ERROR_ADDRESS_BYTE2_31_16_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_ERROR_ADDRESS_BYTE2_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_ERROR_ADDRESS_BYTE2_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_ERROR_ADDRESS_BYTE2_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_40_53_ERROR_ADDRESS_BYTE2_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_41_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_41_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_41_53.error_address_security3_15_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_ERROR_ADDRESS_SECURITY3_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_ERROR_ADDRESS_SECURITY3_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_ERROR_ADDRESS_SECURITY3_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_ERROR_ADDRESS_SECURITY3_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_ERROR_ADDRESS_SECURITY3_15_0_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_ERROR_ADDRESS_SECURITY3_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_ERROR_ADDRESS_SECURITY3_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_ERROR_ADDRESS_SECURITY3_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_ERROR_ADDRESS_SECURITY3_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_41_53.error_address_read3_31_16 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_ERROR_ADDRESS_READ3_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_ERROR_ADDRESS_READ3_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_ERROR_ADDRESS_READ3_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_ERROR_ADDRESS_READ3_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_ERROR_ADDRESS_READ3_31_16_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_ERROR_ADDRESS_READ3_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_ERROR_ADDRESS_READ3_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_ERROR_ADDRESS_READ3_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_41_53_ERROR_ADDRESS_READ3_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_42_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_42_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_42_53.error_address_decode3_15_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_ERROR_ADDRESS_DECODE3_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_ERROR_ADDRESS_DECODE3_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_ERROR_ADDRESS_DECODE3_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_ERROR_ADDRESS_DECODE3_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_ERROR_ADDRESS_DECODE3_15_0_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_ERROR_ADDRESS_DECODE3_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_ERROR_ADDRESS_DECODE3_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_ERROR_ADDRESS_DECODE3_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_ERROR_ADDRESS_DECODE3_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_42_53.error_address_security3_31_16 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_ERROR_ADDRESS_SECURITY3_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_ERROR_ADDRESS_SECURITY3_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_ERROR_ADDRESS_SECURITY3_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_ERROR_ADDRESS_SECURITY3_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_ERROR_ADDRESS_SECURITY3_31_16_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_ERROR_ADDRESS_SECURITY3_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_ERROR_ADDRESS_SECURITY3_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_ERROR_ADDRESS_SECURITY3_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_42_53_ERROR_ADDRESS_SECURITY3_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_43_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_43_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_43_53.error_address_byte3_15_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_ERROR_ADDRESS_BYTE3_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_ERROR_ADDRESS_BYTE3_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_ERROR_ADDRESS_BYTE3_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_ERROR_ADDRESS_BYTE3_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_ERROR_ADDRESS_BYTE3_15_0_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_ERROR_ADDRESS_BYTE3_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_ERROR_ADDRESS_BYTE3_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_ERROR_ADDRESS_BYTE3_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_ERROR_ADDRESS_BYTE3_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_43_53.error_address_decode3_31_16 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_ERROR_ADDRESS_DECODE3_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_ERROR_ADDRESS_DECODE3_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_ERROR_ADDRESS_DECODE3_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_ERROR_ADDRESS_DECODE3_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_ERROR_ADDRESS_DECODE3_31_16_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_ERROR_ADDRESS_DECODE3_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_ERROR_ADDRESS_DECODE3_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_ERROR_ADDRESS_DECODE3_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_43_53_ERROR_ADDRESS_DECODE3_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_44_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_44_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_44_53.error_address_read4_15_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_ERROR_ADDRESS_READ4_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_ERROR_ADDRESS_READ4_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_ERROR_ADDRESS_READ4_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_ERROR_ADDRESS_READ4_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_ERROR_ADDRESS_READ4_15_0_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_ERROR_ADDRESS_READ4_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_ERROR_ADDRESS_READ4_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_ERROR_ADDRESS_READ4_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_ERROR_ADDRESS_READ4_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_44_53.error_address_byte3_31_16 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_ERROR_ADDRESS_BYTE3_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_ERROR_ADDRESS_BYTE3_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_ERROR_ADDRESS_BYTE3_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_ERROR_ADDRESS_BYTE3_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_ERROR_ADDRESS_BYTE3_31_16_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_ERROR_ADDRESS_BYTE3_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_ERROR_ADDRESS_BYTE3_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_ERROR_ADDRESS_BYTE3_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_44_53_ERROR_ADDRESS_BYTE3_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_45_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_45_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_45_53.error_address_security4_15_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_ERROR_ADDRESS_SECURITY4_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_ERROR_ADDRESS_SECURITY4_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_ERROR_ADDRESS_SECURITY4_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_ERROR_ADDRESS_SECURITY4_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_ERROR_ADDRESS_SECURITY4_15_0_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_ERROR_ADDRESS_SECURITY4_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_ERROR_ADDRESS_SECURITY4_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_ERROR_ADDRESS_SECURITY4_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_ERROR_ADDRESS_SECURITY4_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_45_53.error_address_read4_31_16 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_ERROR_ADDRESS_READ4_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_ERROR_ADDRESS_READ4_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_ERROR_ADDRESS_READ4_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_ERROR_ADDRESS_READ4_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_ERROR_ADDRESS_READ4_31_16_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_ERROR_ADDRESS_READ4_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_ERROR_ADDRESS_READ4_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_ERROR_ADDRESS_READ4_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_45_53_ERROR_ADDRESS_READ4_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_46_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_46_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_46_53.error_address_decode4_15_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_ERROR_ADDRESS_DECODE4_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_ERROR_ADDRESS_DECODE4_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_ERROR_ADDRESS_DECODE4_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_ERROR_ADDRESS_DECODE4_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_ERROR_ADDRESS_DECODE4_15_0_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_ERROR_ADDRESS_DECODE4_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_ERROR_ADDRESS_DECODE4_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_ERROR_ADDRESS_DECODE4_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_ERROR_ADDRESS_DECODE4_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_46_53.error_address_security4_31_16 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_ERROR_ADDRESS_SECURITY4_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_ERROR_ADDRESS_SECURITY4_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_ERROR_ADDRESS_SECURITY4_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_ERROR_ADDRESS_SECURITY4_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_ERROR_ADDRESS_SECURITY4_31_16_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_ERROR_ADDRESS_SECURITY4_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_ERROR_ADDRESS_SECURITY4_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_ERROR_ADDRESS_SECURITY4_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_46_53_ERROR_ADDRESS_SECURITY4_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_47_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_47_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_47_53.error_address_byte4_15_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_ERROR_ADDRESS_BYTE4_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_ERROR_ADDRESS_BYTE4_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_ERROR_ADDRESS_BYTE4_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_ERROR_ADDRESS_BYTE4_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_ERROR_ADDRESS_BYTE4_15_0_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_ERROR_ADDRESS_BYTE4_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_ERROR_ADDRESS_BYTE4_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_ERROR_ADDRESS_BYTE4_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_ERROR_ADDRESS_BYTE4_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_47_53.error_address_decode4_31_16 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_ERROR_ADDRESS_DECODE4_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_ERROR_ADDRESS_DECODE4_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_ERROR_ADDRESS_DECODE4_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_ERROR_ADDRESS_DECODE4_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_ERROR_ADDRESS_DECODE4_31_16_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_ERROR_ADDRESS_DECODE4_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_ERROR_ADDRESS_DECODE4_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_ERROR_ADDRESS_DECODE4_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_47_53_ERROR_ADDRESS_DECODE4_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_48_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_48_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_48_53.error_address_read5_15_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_ERROR_ADDRESS_READ5_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_ERROR_ADDRESS_READ5_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_ERROR_ADDRESS_READ5_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_ERROR_ADDRESS_READ5_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_ERROR_ADDRESS_READ5_15_0_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_ERROR_ADDRESS_READ5_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_ERROR_ADDRESS_READ5_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_ERROR_ADDRESS_READ5_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_ERROR_ADDRESS_READ5_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_48_53.error_address_byte4_31_16 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_ERROR_ADDRESS_BYTE4_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_ERROR_ADDRESS_BYTE4_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_ERROR_ADDRESS_BYTE4_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_ERROR_ADDRESS_BYTE4_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_ERROR_ADDRESS_BYTE4_31_16_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_ERROR_ADDRESS_BYTE4_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_ERROR_ADDRESS_BYTE4_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_ERROR_ADDRESS_BYTE4_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_48_53_ERROR_ADDRESS_BYTE4_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_49_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_49_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_49_53.error_address_security5_15_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_ERROR_ADDRESS_SECURITY5_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_ERROR_ADDRESS_SECURITY5_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_ERROR_ADDRESS_SECURITY5_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_ERROR_ADDRESS_SECURITY5_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_ERROR_ADDRESS_SECURITY5_15_0_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_ERROR_ADDRESS_SECURITY5_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_ERROR_ADDRESS_SECURITY5_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_ERROR_ADDRESS_SECURITY5_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_ERROR_ADDRESS_SECURITY5_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_49_53.error_address_read5_31_16 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_ERROR_ADDRESS_READ5_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_ERROR_ADDRESS_READ5_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_ERROR_ADDRESS_READ5_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_ERROR_ADDRESS_READ5_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_ERROR_ADDRESS_READ5_31_16_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_ERROR_ADDRESS_READ5_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_ERROR_ADDRESS_READ5_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_ERROR_ADDRESS_READ5_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_49_53_ERROR_ADDRESS_READ5_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_50_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_50_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_50_53.error_address_decode5_15_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_ERROR_ADDRESS_DECODE5_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_ERROR_ADDRESS_DECODE5_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_ERROR_ADDRESS_DECODE5_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_ERROR_ADDRESS_DECODE5_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_ERROR_ADDRESS_DECODE5_15_0_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_ERROR_ADDRESS_DECODE5_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_ERROR_ADDRESS_DECODE5_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_ERROR_ADDRESS_DECODE5_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_ERROR_ADDRESS_DECODE5_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_50_53.error_address_security5_31_16 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_ERROR_ADDRESS_SECURITY5_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_ERROR_ADDRESS_SECURITY5_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_ERROR_ADDRESS_SECURITY5_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_ERROR_ADDRESS_SECURITY5_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_ERROR_ADDRESS_SECURITY5_31_16_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_ERROR_ADDRESS_SECURITY5_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_ERROR_ADDRESS_SECURITY5_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_ERROR_ADDRESS_SECURITY5_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_50_53_ERROR_ADDRESS_SECURITY5_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_51_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_51_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_51_53.error_address_byte5_15_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_ERROR_ADDRESS_BYTE5_15_0_MSB 31
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_ERROR_ADDRESS_BYTE5_15_0_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_ERROR_ADDRESS_BYTE5_15_0_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_ERROR_ADDRESS_BYTE5_15_0_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_ERROR_ADDRESS_BYTE5_15_0_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_ERROR_ADDRESS_BYTE5_15_0_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_ERROR_ADDRESS_BYTE5_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_ERROR_ADDRESS_BYTE5_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_ERROR_ADDRESS_BYTE5_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_51_53.error_address_decode5_31_16 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_ERROR_ADDRESS_DECODE5_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_ERROR_ADDRESS_DECODE5_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_ERROR_ADDRESS_DECODE5_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_ERROR_ADDRESS_DECODE5_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_ERROR_ADDRESS_DECODE5_31_16_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_ERROR_ADDRESS_DECODE5_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_ERROR_ADDRESS_DECODE5_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_ERROR_ADDRESS_DECODE5_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_51_53_ERROR_ADDRESS_DECODE5_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::ms_prp::ms_prp_52_53                         */
/* Register template: cap_ms_csr::ms_prp::ms_prp_52_53                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
/* Field member: cap_ms_csr::ms_prp::ms_prp_52_53.cfg_writeack             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_CFG_WRITEACK_MSB 17
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_CFG_WRITEACK_LSB 17
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_CFG_WRITEACK_WIDTH 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_CFG_WRITEACK_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_CFG_WRITEACK_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_CFG_WRITEACK_RESET 0x0
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_CFG_WRITEACK_FIELD_MASK 0x00020000
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_CFG_WRITEACK_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_CFG_WRITEACK_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_CFG_WRITEACK_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_52_53.clr_error_capture        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_CLR_ERROR_CAPTURE_MSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_CLR_ERROR_CAPTURE_LSB 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_CLR_ERROR_CAPTURE_WIDTH 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_CLR_ERROR_CAPTURE_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_CLR_ERROR_CAPTURE_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_CLR_ERROR_CAPTURE_RESET 0x0
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_CLR_ERROR_CAPTURE_FIELD_MASK 0x00010000
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_CLR_ERROR_CAPTURE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_CLR_ERROR_CAPTURE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_CLR_ERROR_CAPTURE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ms_csr::ms_prp::ms_prp_52_53.error_address_byte5_31_16 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_ERROR_ADDRESS_BYTE5_31_16_MSB 15
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_ERROR_ADDRESS_BYTE5_31_16_LSB 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_ERROR_ADDRESS_BYTE5_31_16_WIDTH 16
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_ERROR_ADDRESS_BYTE5_31_16_READ_ACCESS 1
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_ERROR_ADDRESS_BYTE5_31_16_WRITE_ACCESS 0
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_ERROR_ADDRESS_BYTE5_31_16_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_ERROR_ADDRESS_BYTE5_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_ERROR_ADDRESS_BYTE5_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_MS_PRP_MS_PRP_52_53_ERROR_ADDRESS_BYTE5_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::cfg_hbm                                      */
/* Register template: cap_ms_csr::cfg_hbm                                  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 498             */
/* Field member: cap_ms_csr::cfg_hbm.POWER_ON_RESET_L                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_HBM_POWER_ON_RESET_L_MSB 1
#define CAP_MS_CSR_CFG_HBM_POWER_ON_RESET_L_LSB 1
#define CAP_MS_CSR_CFG_HBM_POWER_ON_RESET_L_WIDTH 1
#define CAP_MS_CSR_CFG_HBM_POWER_ON_RESET_L_READ_ACCESS 1
#define CAP_MS_CSR_CFG_HBM_POWER_ON_RESET_L_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_HBM_POWER_ON_RESET_L_RESET 0x0
#define CAP_MS_CSR_CFG_HBM_POWER_ON_RESET_L_FIELD_MASK 0x00000002
#define CAP_MS_CSR_CFG_HBM_POWER_ON_RESET_L_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_CFG_HBM_POWER_ON_RESET_L_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_CFG_HBM_POWER_ON_RESET_L_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::cfg_hbm.HBM_POWER_ON_RESET_L                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_HBM_HBM_POWER_ON_RESET_L_MSB 0
#define CAP_MS_CSR_CFG_HBM_HBM_POWER_ON_RESET_L_LSB 0
#define CAP_MS_CSR_CFG_HBM_HBM_POWER_ON_RESET_L_WIDTH 1
#define CAP_MS_CSR_CFG_HBM_HBM_POWER_ON_RESET_L_READ_ACCESS 1
#define CAP_MS_CSR_CFG_HBM_HBM_POWER_ON_RESET_L_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_HBM_HBM_POWER_ON_RESET_L_RESET 0x0
#define CAP_MS_CSR_CFG_HBM_HBM_POWER_ON_RESET_L_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CFG_HBM_HBM_POWER_ON_RESET_L_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_HBM_HBM_POWER_ON_RESET_L_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_HBM_HBM_POWER_ON_RESET_L_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::cfg_elam_general                             */
/* Register template: cap_ms_csr::cfg_elam_general                         */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 1          */
/* Field member: cap_ms_csr::cfg_elam_general.breakout_enable              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_MSB 16
#define CAP_MS_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_LSB 16
#define CAP_MS_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_FIELD_MASK 0x00010000
#define CAP_MS_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_MS_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_MS_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ms_csr::cfg_elam_general.num_post_sample              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_MSB 15
#define CAP_MS_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_LSB 3
#define CAP_MS_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_WIDTH 13
#define CAP_MS_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_RESET 0x0000
#define CAP_MS_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_FIELD_MASK 0x0000fff8
#define CAP_MS_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_GET(x) \
   (((x) & 0x0000fff8) >> 3)
#define CAP_MS_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_SET(x) \
   (((x) << 3) & 0x0000fff8)
#define CAP_MS_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_MODIFY(r, x) \
   ((((x) << 3) & 0x0000fff8) | ((r) & 0xffff0007))
/* Field member: cap_ms_csr::cfg_elam_general.stop_sample                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_MSB 2
#define CAP_MS_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_LSB 2
#define CAP_MS_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_WIDTH 1
#define CAP_MS_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_RESET 0x0
#define CAP_MS_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_FIELD_MASK 0x00000004
#define CAP_MS_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::cfg_elam_general.arm                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ELAM_GENERAL_ARM_MSB 1
#define CAP_MS_CSR_CFG_ELAM_GENERAL_ARM_LSB 1
#define CAP_MS_CSR_CFG_ELAM_GENERAL_ARM_WIDTH 1
#define CAP_MS_CSR_CFG_ELAM_GENERAL_ARM_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_GENERAL_ARM_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_GENERAL_ARM_RESET 0x0
#define CAP_MS_CSR_CFG_ELAM_GENERAL_ARM_FIELD_MASK 0x00000002
#define CAP_MS_CSR_CFG_ELAM_GENERAL_ARM_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_CFG_ELAM_GENERAL_ARM_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_CFG_ELAM_GENERAL_ARM_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::cfg_elam_general.rst                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ELAM_GENERAL_RST_MSB 0
#define CAP_MS_CSR_CFG_ELAM_GENERAL_RST_LSB 0
#define CAP_MS_CSR_CFG_ELAM_GENERAL_RST_WIDTH 1
#define CAP_MS_CSR_CFG_ELAM_GENERAL_RST_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_GENERAL_RST_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_GENERAL_RST_RESET 0x0
#define CAP_MS_CSR_CFG_ELAM_GENERAL_RST_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CFG_ELAM_GENERAL_RST_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_ELAM_GENERAL_RST_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_ELAM_GENERAL_RST_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_ms_csr::dhs_elam_m                                */
/* Wide Memory template: cap_ms_csr::dhs_elam_m                            */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 11         */
#define CAP_MS_CSR_DHS_ELAM_M_SIZE 0x100
#define CAP_MS_CSR_DHS_ELAM_M_BYTE_SIZE 0x400
#define CAP_MS_CSR_DHS_ELAM_M_ENTRIES 0x5
#define CAP_MS_CSR_DHS_ELAM_M_MSB 512
#define CAP_MS_CSR_DHS_ELAM_M_LSB 0
#define CAP_MS_CSR_DHS_ELAM_M_WIDTH 513
/* Wide Register member: cap_ms_csr::dhs_elam_m.entry                      */
/* Wide Register type referenced: cap_ms_csr::dhs_elam_m::entry            */
/* Wide Register template referenced: cap_ms_csr::dhs_elam_m::entry        */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_OFFSET 0x0
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_BYTE_OFFSET 0x0
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_WRITE_ACCESS 1
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_0_32               */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_0_32     */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_0_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_OFFSET 0x0
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_1_32               */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_1_32     */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_1_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_OFFSET 0x1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_2_32               */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_2_32     */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_2_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_OFFSET 0x2
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_3_32               */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_3_32     */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_3_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_OFFSET 0x3
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_4_32               */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_4_32     */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_4_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_OFFSET 0x4
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_5_32               */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_5_32     */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_5_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_OFFSET 0x5
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_6_32               */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_6_32     */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_6_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_OFFSET 0x6
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_7_32               */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_7_32     */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_7_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_OFFSET 0x7
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_8_32               */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_8_32     */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_8_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_OFFSET 0x8
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_9_32               */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_9_32     */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_9_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_OFFSET 0x9
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_10_32              */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_10_32    */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_10_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_OFFSET 0xa
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_11_32              */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_11_32    */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_11_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_OFFSET 0xb
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_12_32              */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_12_32    */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_12_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_OFFSET 0xc
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_13_32              */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_13_32    */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_13_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_OFFSET 0xd
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_14_32              */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_14_32    */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_14_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_OFFSET 0xe
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_15_32              */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_15_32    */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_15_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_OFFSET 0xf
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_16_32              */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_16_32    */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_16_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OFFSET 0x10
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_RESET_MASK 0xfffffffe
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_17_32              */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_17_32    */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_17_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_OFFSET 0x11
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_RESET_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_18_32              */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_18_32    */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_18_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_OFFSET 0x12
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_RESET_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_19_32              */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_19_32    */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_19_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_OFFSET 0x13
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_RESET_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_20_32              */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_20_32    */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_20_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_OFFSET 0x14
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_RESET_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_21_32              */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_21_32    */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_21_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_OFFSET 0x15
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_RESET_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_22_32              */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_22_32    */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_22_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_OFFSET 0x16
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_RESET_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_23_32              */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_23_32    */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_23_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_OFFSET 0x17
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_RESET_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_24_32              */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_24_32    */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_24_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_OFFSET 0x18
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_RESET_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_25_32              */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_25_32    */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_25_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_OFFSET 0x19
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_RESET_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_26_32              */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_26_32    */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_26_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_27_32              */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_27_32    */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_27_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_28_32              */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_28_32    */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_28_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_29_32              */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_29_32    */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_29_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_30_32              */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_30_32    */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_30_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::dhs_elam_m::entry.entry_31_32              */
/* Register type referenced: cap_ms_csr::dhs_elam_m::entry::entry_31_32    */
/* Register template referenced: cap_ms_csr::dhs_elam_m::entry::entry_31_32 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: cap_ms_csr::dhs_elam_m::entry                       */
/* Wide Register template: cap_ms_csr::dhs_elam_m::entry                   */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_SIZE 0x1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_0_32                */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_0_32            */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */
/* Field member: cap_ms_csr::dhs_elam_m::entry::entry_0_32.mask_31_0       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_MSB 31
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_LSB 0
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_1_32                */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_1_32            */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */
/* Field member: cap_ms_csr::dhs_elam_m::entry::entry_1_32.mask_63_32      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_MSB 31
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_LSB 0
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_2_32                */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_2_32            */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */
/* Field member: cap_ms_csr::dhs_elam_m::entry::entry_2_32.mask_95_64      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_MSB 31
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_LSB 0
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_3_32                */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_3_32            */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */
/* Field member: cap_ms_csr::dhs_elam_m::entry::entry_3_32.mask_127_96     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_MSB 31
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_LSB 0
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_4_32                */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_4_32            */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */
/* Field member: cap_ms_csr::dhs_elam_m::entry::entry_4_32.mask_159_128    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_MSB 31
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_LSB 0
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_5_32                */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_5_32            */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */
/* Field member: cap_ms_csr::dhs_elam_m::entry::entry_5_32.mask_191_160    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_MSB 31
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_LSB 0
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_6_32                */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_6_32            */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */
/* Field member: cap_ms_csr::dhs_elam_m::entry::entry_6_32.mask_223_192    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_MSB 31
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_LSB 0
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_7_32                */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_7_32            */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */
/* Field member: cap_ms_csr::dhs_elam_m::entry::entry_7_32.mask_255_224    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_MSB 31
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_LSB 0
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_8_32                */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_8_32            */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */
/* Field member: cap_ms_csr::dhs_elam_m::entry::entry_8_32.match_31_0      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_MSB 31
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_LSB 0
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_9_32                */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_9_32            */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */
/* Field member: cap_ms_csr::dhs_elam_m::entry::entry_9_32.match_63_32     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_MSB 31
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_LSB 0
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_10_32               */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_10_32           */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */
/* Field member: cap_ms_csr::dhs_elam_m::entry::entry_10_32.match_95_64    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_MSB 31
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_LSB 0
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_11_32               */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_11_32           */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */
/* Field member: cap_ms_csr::dhs_elam_m::entry::entry_11_32.match_127_96   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_MSB 31
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_LSB 0
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_12_32               */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_12_32           */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */
/* Field member: cap_ms_csr::dhs_elam_m::entry::entry_12_32.match_159_128  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_MSB 31
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_LSB 0
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_13_32               */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_13_32           */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */
/* Field member: cap_ms_csr::dhs_elam_m::entry::entry_13_32.match_191_160  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_MSB 31
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_LSB 0
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_14_32               */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_14_32           */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */
/* Field member: cap_ms_csr::dhs_elam_m::entry::entry_14_32.match_223_192  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_MSB 31
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_LSB 0
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_15_32               */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_15_32           */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */
/* Field member: cap_ms_csr::dhs_elam_m::entry::entry_15_32.match_255_224  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_MSB 31
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_LSB 0
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_WIDTH 32
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_16_32               */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_16_32           */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */
/* Field member: cap_ms_csr::dhs_elam_m::entry::entry_16_32.op             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_MSB 0
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_LSB 0
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_WIDTH 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_FIELD_MASK 0x00000001
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_17_32               */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_17_32           */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_18_32               */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_18_32           */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_19_32               */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_19_32           */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_20_32               */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_20_32           */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_21_32               */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_21_32           */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_22_32               */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_22_32           */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_23_32               */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_23_32           */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_24_32               */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_24_32           */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_25_32               */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_25_32           */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_26_32               */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_26_32           */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_27_32               */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_27_32           */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_28_32               */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_28_32           */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_29_32               */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_29_32           */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_30_32               */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_30_32           */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */

/* Register type: cap_ms_csr::dhs_elam_m::entry::entry_31_32               */
/* Register template: cap_ms_csr::dhs_elam_m::entry::entry_31_32           */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */

/* Register type: cap_ms_csr::cfg_elam_breakout                            */
/* Register template: cap_ms_csr::cfg_elam_breakout                        */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 26         */
/* Field member: cap_ms_csr::cfg_elam_breakout.op                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_OP_MSB 11
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_OP_LSB 8
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_OP_WIDTH 4
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_OP_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_OP_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_OP_RESET 0x0
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_OP_FIELD_MASK 0x00000f00
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_OP_GET(x) (((x) & 0x00000f00) >> 8)
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_OP_SET(x) (((x) << 8) & 0x00000f00)
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_OP_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: cap_ms_csr::cfg_elam_breakout.sel3                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL3_MSB 7
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL3_LSB 6
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL3_WIDTH 2
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL3_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL3_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL3_RESET 0x0
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL3_FIELD_MASK 0x000000c0
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL3_GET(x) (((x) & 0x000000c0) >> 6)
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL3_SET(x) (((x) << 6) & 0x000000c0)
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL3_MODIFY(r, x) \
   ((((x) << 6) & 0x000000c0) | ((r) & 0xffffff3f))
/* Field member: cap_ms_csr::cfg_elam_breakout.sel2                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL2_MSB 5
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL2_LSB 4
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL2_WIDTH 2
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL2_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL2_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL2_RESET 0x0
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL2_FIELD_MASK 0x00000030
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL2_GET(x) (((x) & 0x00000030) >> 4)
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL2_SET(x) (((x) << 4) & 0x00000030)
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL2_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030) | ((r) & 0xffffffcf))
/* Field member: cap_ms_csr::cfg_elam_breakout.sel1                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL1_MSB 3
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL1_LSB 2
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL1_WIDTH 2
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL1_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL1_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL1_RESET 0x0
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL1_FIELD_MASK 0x0000000c
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL1_GET(x) (((x) & 0x0000000c) >> 2)
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL1_SET(x) (((x) << 2) & 0x0000000c)
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL1_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000c) | ((r) & 0xfffffff3))
/* Field member: cap_ms_csr::cfg_elam_breakout.sel0                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL0_MSB 1
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL0_LSB 0
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL0_WIDTH 2
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL0_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL0_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL0_RESET 0x0
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL0_FIELD_MASK 0x00000003
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL0_GET(x) ((x) & 0x00000003)
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL0_SET(x) ((x) & 0x00000003)
#define CAP_MS_CSR_CFG_ELAM_BREAKOUT_SEL0_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Memory type: cap_ms_csr::dhs_elam_eqt                                   */
/* Memory template: cap_ms_csr::dhs_elam_eqt                               */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 36         */
#define CAP_MS_CSR_DHS_ELAM_EQT_SIZE 0x4
#define CAP_MS_CSR_DHS_ELAM_EQT_BYTE_SIZE 0x10
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRIES 0x4
#define CAP_MS_CSR_DHS_ELAM_EQT_MSB 19
#define CAP_MS_CSR_DHS_ELAM_EQT_LSB 0
#define CAP_MS_CSR_DHS_ELAM_EQT_WIDTH 20
#define CAP_MS_CSR_DHS_ELAM_EQT_MASK 0x000fffff
#define CAP_MS_CSR_DHS_ELAM_EQT_GET(x) ((x) & 0x000fffff)
#define CAP_MS_CSR_DHS_ELAM_EQT_SET(x) ((x) & 0x000fffff)
/* Register member: cap_ms_csr::dhs_elam_eqt.entry                         */
/* Register type referenced: cap_ms_csr::dhs_elam_eqt::entry               */
/* Register template referenced: cap_ms_csr::dhs_elam_eqt::entry           */
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_OFFSET 0x0
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_BYTE_OFFSET 0x0
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_RESET_MASK 0xfff00000
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_WRITE_MASK 0x000fffff

/* Register type: cap_ms_csr::dhs_elam_eqt::entry                          */
/* Register template: cap_ms_csr::dhs_elam_eqt::entry                      */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 44         */
/* Field member: cap_ms_csr::dhs_elam_eqt::entry.match                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_MATCH_MSB 19
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_MATCH_LSB 11
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_MATCH_WIDTH 9
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_MATCH_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_MATCH_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_MATCH_FIELD_MASK 0x000ff800
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_MATCH_GET(x) (((x) & 0x000ff800) >> 11)
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_MATCH_SET(x) \
   (((x) << 11) & 0x000ff800)
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_MATCH_MODIFY(r, x) \
   ((((x) << 11) & 0x000ff800) | ((r) & 0xfff007ff))
/* Field member: cap_ms_csr::dhs_elam_eqt::entry.mask                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_MASK_MSB 10
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_MASK_LSB 2
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_MASK_WIDTH 9
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_MASK_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_MASK_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_MASK_FIELD_MASK 0x000007fc
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_MASK_GET(x) (((x) & 0x000007fc) >> 2)
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_MASK_SET(x) (((x) << 2) & 0x000007fc)
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_MASK_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: cap_ms_csr::dhs_elam_eqt::entry.op                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_OP_MSB 1
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_OP_LSB 1
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_OP_WIDTH 1
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_OP_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_OP_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_OP_FIELD_MASK 0x00000002
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_OP_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_OP_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_OP_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::dhs_elam_eqt::entry.inv                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_INV_MSB 0
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_INV_LSB 0
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_INV_WIDTH 1
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_INV_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_INV_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_INV_FIELD_MASK 0x00000001
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_INV_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_INV_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_DHS_ELAM_EQT_ENTRY_INV_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_ms_csr::dhs_elam_branch                           */
/* Wide Memory template: cap_ms_csr::dhs_elam_branch                       */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 52         */
#define CAP_MS_CSR_DHS_ELAM_BRANCH_SIZE 0x40
#define CAP_MS_CSR_DHS_ELAM_BRANCH_BYTE_SIZE 0x100
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRIES 0x18
#define CAP_MS_CSR_DHS_ELAM_BRANCH_MSB 44
#define CAP_MS_CSR_DHS_ELAM_BRANCH_LSB 0
#define CAP_MS_CSR_DHS_ELAM_BRANCH_WIDTH 45
#define CAP_MS_CSR_DHS_ELAM_BRANCH_MASK 0x00001fffffffffff
#define CAP_MS_CSR_DHS_ELAM_BRANCH_GET(x) ((x) & 0x00001fffffffffff)
#define CAP_MS_CSR_DHS_ELAM_BRANCH_SET(x) ((x) & 0x00001fffffffffff)
/* Wide Register member: cap_ms_csr::dhs_elam_branch.entry                 */
/* Wide Register type referenced: cap_ms_csr::dhs_elam_branch::entry       */
/* Wide Register template referenced: cap_ms_csr::dhs_elam_branch::entry   */
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_OFFSET 0x0
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_BYTE_OFFSET 0x0
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_WRITE_ACCESS 1
/* Register member: cap_ms_csr::dhs_elam_branch::entry.entry_0_2           */
/* Register type referenced: cap_ms_csr::dhs_elam_branch::entry::entry_0_2 */
/* Register template referenced: cap_ms_csr::dhs_elam_branch::entry::entry_0_2 */
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_branch::entry.entry_1_2           */
/* Register type referenced: cap_ms_csr::dhs_elam_branch::entry::entry_1_2 */
/* Register template referenced: cap_ms_csr::dhs_elam_branch::entry::entry_1_2 */
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_RESET_MASK 0xffffe000
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_WRITE_MASK 0x00001fff

/* Wide Register type: cap_ms_csr::dhs_elam_branch::entry                  */
/* Wide Register template: cap_ms_csr::dhs_elam_branch::entry              */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 60         */
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_SIZE 0x1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_ms_csr::dhs_elam_branch::entry::entry_0_2            */
/* Register template: cap_ms_csr::dhs_elam_branch::entry::entry_0_2        */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 60         */
/* Field member: cap_ms_csr::dhs_elam_branch::entry::entry_0_2.match_8_0   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_8_0_MSB 31
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_8_0_LSB 23
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_8_0_WIDTH 9
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_8_0_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_8_0_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_8_0_FIELD_MASK 0xff800000
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_8_0_GET(x) \
   (((x) & 0xff800000) >> 23)
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_8_0_SET(x) \
   (((x) << 23) & 0xff800000)
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_8_0_MODIFY(r, x) \
   ((((x) << 23) & 0xff800000) | ((r) & 0x007fffff))
/* Field member: cap_ms_csr::dhs_elam_branch::entry::entry_0_2.mask        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_MSB 22
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_LSB 10
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_WIDTH 13
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_FIELD_MASK 0x007ffc00
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_GET(x) \
   (((x) & 0x007ffc00) >> 10)
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_SET(x) \
   (((x) << 10) & 0x007ffc00)
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_MODIFY(r, x) \
   ((((x) << 10) & 0x007ffc00) | ((r) & 0xff8003ff))
/* Field member: cap_ms_csr::dhs_elam_branch::entry::entry_0_2.cnt         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_MSB 9
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_LSB 4
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_WIDTH 6
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_FIELD_MASK 0x000003f0
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_GET(x) \
   (((x) & 0x000003f0) >> 4)
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_SET(x) \
   (((x) << 4) & 0x000003f0)
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_MODIFY(r, x) \
   ((((x) << 4) & 0x000003f0) | ((r) & 0xfffffc0f))
/* Field member: cap_ms_csr::dhs_elam_branch::entry::entry_0_2.cur_state   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_MSB 3
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_LSB 0
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_WIDTH 4
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_FIELD_MASK 0x0000000f
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_GET(x) \
   ((x) & 0x0000000f)
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_SET(x) \
   ((x) & 0x0000000f)
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_ms_csr::dhs_elam_branch::entry::entry_1_2            */
/* Register template: cap_ms_csr::dhs_elam_branch::entry::entry_1_2        */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 60         */
/* Field member: cap_ms_csr::dhs_elam_branch::entry::entry_1_2.cnt_clr     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_MSB 12
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_LSB 12
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_WIDTH 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_FIELD_MASK 0x00001000
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ms_csr::dhs_elam_branch::entry::entry_1_2.cnt_inc     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_MSB 11
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_LSB 11
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_WIDTH 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_FIELD_MASK 0x00000800
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ms_csr::dhs_elam_branch::entry::entry_1_2.trigger     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_MSB 10
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_LSB 10
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_WIDTH 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_FIELD_MASK 0x00000400
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ms_csr::dhs_elam_branch::entry::entry_1_2.next_state  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_MSB 9
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_LSB 6
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_WIDTH 4
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_FIELD_MASK 0x000003c0
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_GET(x) \
   (((x) & 0x000003c0) >> 6)
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_SET(x) \
   (((x) << 6) & 0x000003c0)
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_MODIFY(r, x) \
   ((((x) << 6) & 0x000003c0) | ((r) & 0xfffffc3f))
/* Field member: cap_ms_csr::dhs_elam_branch::entry::entry_1_2.op          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_MSB 5
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_LSB 5
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_WIDTH 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_FIELD_MASK 0x00000020
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::dhs_elam_branch::entry::entry_1_2.inv         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_MSB 4
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_LSB 4
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_WIDTH 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_FIELD_MASK 0x00000010
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::dhs_elam_branch::entry::entry_1_2.match_12_9  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_12_9_MSB 3
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_12_9_LSB 0
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_12_9_WIDTH 4
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_12_9_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_12_9_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_12_9_FIELD_MASK 0x0000000f
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_12_9_GET(x) \
   ((x) & 0x0000000f)
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_12_9_SET(x) \
   ((x) & 0x0000000f)
#define CAP_MS_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_12_9_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_ms_csr::cfg_elam_control                             */
/* Register template: cap_ms_csr::cfg_elam_control                         */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 74         */
/* Field member: cap_ms_csr::cfg_elam_control.control_out                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_MSB 15
#define CAP_MS_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_LSB 0
#define CAP_MS_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_WIDTH 16
#define CAP_MS_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_RESET 0x0000
#define CAP_MS_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_GET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_SET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::cfg_elam_ext_trig                            */
/* Register template: cap_ms_csr::cfg_elam_ext_trig                        */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 80         */
/* Field member: cap_ms_csr::cfg_elam_ext_trig.next_state                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_MSB 3
#define CAP_MS_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_LSB 0
#define CAP_MS_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_WIDTH 4
#define CAP_MS_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_RESET 0x0
#define CAP_MS_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_FIELD_MASK 0x0000000f
#define CAP_MS_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_GET(x) ((x) & 0x0000000f)
#define CAP_MS_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_SET(x) ((x) & 0x0000000f)
#define CAP_MS_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Memory type: cap_ms_csr::dhs_elam_capture_en                       */
/* Wide Memory template: cap_ms_csr::dhs_elam_capture_en                   */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 86         */
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_SIZE 0x8
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_BYTE_SIZE 0x20
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRIES 0x4
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_MSB 35
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_LSB 0
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_WIDTH 36
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_MASK 0x0000000fffffffff
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_GET(x) ((x) & 0x0000000fffffffff)
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_SET(x) ((x) & 0x0000000fffffffff)
/* Wide Register member: cap_ms_csr::dhs_elam_capture_en.entry             */
/* Wide Register type referenced: cap_ms_csr::dhs_elam_capture_en::entry   */
/* Wide Register template referenced: cap_ms_csr::dhs_elam_capture_en::entry */
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_OFFSET 0x0
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_BYTE_OFFSET 0x0
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_WRITE_ACCESS 1
/* Register member: cap_ms_csr::dhs_elam_capture_en::entry.entry_0_2       */
/* Register type referenced: cap_ms_csr::dhs_elam_capture_en::entry::entry_0_2 */
/* Register template referenced: cap_ms_csr::dhs_elam_capture_en::entry::entry_0_2 */
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::dhs_elam_capture_en::entry.entry_1_2       */
/* Register type referenced: cap_ms_csr::dhs_elam_capture_en::entry::entry_1_2 */
/* Register template referenced: cap_ms_csr::dhs_elam_capture_en::entry::entry_1_2 */
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_RESET_MASK 0xfffffff0
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000000f

/* Wide Register type: cap_ms_csr::dhs_elam_capture_en::entry              */
/* Wide Register template: cap_ms_csr::dhs_elam_capture_en::entry          */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 94         */
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_SIZE 0x1
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_ms_csr::dhs_elam_capture_en::entry::entry_0_2        */
/* Register template: cap_ms_csr::dhs_elam_capture_en::entry::entry_0_2    */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 94         */
/* Field member: cap_ms_csr::dhs_elam_capture_en::entry::entry_0_2.match_14_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_14_0_MSB 31
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_14_0_LSB 17
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_14_0_WIDTH 15
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_14_0_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_14_0_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_14_0_FIELD_MASK 0xfffe0000
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_14_0_GET(x) \
   (((x) & 0xfffe0000) >> 17)
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_14_0_SET(x) \
   (((x) << 17) & 0xfffe0000)
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_14_0_MODIFY(r, x) \
   ((((x) << 17) & 0xfffe0000) | ((r) & 0x0001ffff))
/* Field member: cap_ms_csr::dhs_elam_capture_en::entry::entry_0_2.mask    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_MSB 16
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_LSB 0
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_WIDTH 17
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_FIELD_MASK 0x0001ffff
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_GET(x) \
   ((x) & 0x0001ffff)
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_SET(x) \
   ((x) & 0x0001ffff)
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_MODIFY(r, x) \
   (((x) & 0x0001ffff) | ((r) & 0xfffe0000))

/* Register type: cap_ms_csr::dhs_elam_capture_en::entry::entry_1_2        */
/* Register template: cap_ms_csr::dhs_elam_capture_en::entry::entry_1_2    */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 94         */
/* Field member: cap_ms_csr::dhs_elam_capture_en::entry::entry_1_2.op      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_MSB 3
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_LSB 3
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_WIDTH 1
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_FIELD_MASK 0x00000008
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::dhs_elam_capture_en::entry::entry_1_2.inv     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_MSB 2
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_LSB 2
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_WIDTH 1
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_FIELD_MASK 0x00000004
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::dhs_elam_capture_en::entry::entry_1_2.match_16_15 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_16_15_MSB 1
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_16_15_LSB 0
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_16_15_WIDTH 2
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_16_15_READ_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_16_15_WRITE_ACCESS 1
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_16_15_FIELD_MASK 0x00000003
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_16_15_GET(x) \
   ((x) & 0x00000003)
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_16_15_SET(x) \
   ((x) & 0x00000003)
#define CAP_MS_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_16_15_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Wide Register type: cap_ms_csr::sta_elam                                */
/* Wide Register template: cap_ms_csr::sta_elam                            */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 102        */
#define CAP_MS_CSR_STA_ELAM_SIZE 0x2
#define CAP_MS_CSR_STA_ELAM_BYTE_SIZE 0x8

/* Register type: cap_ms_csr::sta_elam::sta_elam_0_2                       */
/* Register template: cap_ms_csr::sta_elam::sta_elam_0_2                   */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 102        */
/* Field member: cap_ms_csr::sta_elam::sta_elam_0_2.num_post_sample_6_0    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_NUM_POST_SAMPLE_6_0_MSB 31
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_NUM_POST_SAMPLE_6_0_LSB 25
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_NUM_POST_SAMPLE_6_0_WIDTH 7
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_NUM_POST_SAMPLE_6_0_READ_ACCESS 1
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_NUM_POST_SAMPLE_6_0_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_NUM_POST_SAMPLE_6_0_FIELD_MASK 0xfe000000
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_NUM_POST_SAMPLE_6_0_GET(x) \
   (((x) & 0xfe000000) >> 25)
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_NUM_POST_SAMPLE_6_0_SET(x) \
   (((x) << 25) & 0xfe000000)
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_NUM_POST_SAMPLE_6_0_MODIFY(r, x) \
   ((((x) << 25) & 0xfe000000) | ((r) & 0x01ffffff))
/* Field member: cap_ms_csr::sta_elam::sta_elam_0_2.num_sample             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_NUM_SAMPLE_MSB 24
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_NUM_SAMPLE_LSB 12
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_NUM_SAMPLE_WIDTH 13
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_NUM_SAMPLE_READ_ACCESS 1
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_NUM_SAMPLE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_NUM_SAMPLE_FIELD_MASK 0x01fff000
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_NUM_SAMPLE_GET(x) \
   (((x) & 0x01fff000) >> 12)
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_NUM_SAMPLE_SET(x) \
   (((x) << 12) & 0x01fff000)
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_NUM_SAMPLE_MODIFY(r, x) \
   ((((x) << 12) & 0x01fff000) | ((r) & 0xfe000fff))
/* Field member: cap_ms_csr::sta_elam::sta_elam_0_2.capture_stopped        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_CAPTURE_STOPPED_MSB 11
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_CAPTURE_STOPPED_LSB 11
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_CAPTURE_STOPPED_WIDTH 1
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_CAPTURE_STOPPED_READ_ACCESS 1
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_CAPTURE_STOPPED_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_CAPTURE_STOPPED_FIELD_MASK 0x00000800
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_CAPTURE_STOPPED_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_CAPTURE_STOPPED_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_CAPTURE_STOPPED_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ms_csr::sta_elam::sta_elam_0_2.triggered              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_TRIGGERED_MSB 10
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_TRIGGERED_LSB 10
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_TRIGGERED_WIDTH 1
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_TRIGGERED_READ_ACCESS 1
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_TRIGGERED_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_TRIGGERED_FIELD_MASK 0x00000400
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_TRIGGERED_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_TRIGGERED_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_TRIGGERED_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ms_csr::sta_elam::sta_elam_0_2.cnt                    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_CNT_MSB 9
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_CNT_LSB 4
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_CNT_WIDTH 6
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_CNT_READ_ACCESS 1
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_CNT_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_CNT_FIELD_MASK 0x000003f0
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_CNT_GET(x) (((x) & 0x000003f0) >> 4)
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_CNT_SET(x) \
   (((x) << 4) & 0x000003f0)
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_CNT_MODIFY(r, x) \
   ((((x) << 4) & 0x000003f0) | ((r) & 0xfffffc0f))
/* Field member: cap_ms_csr::sta_elam::sta_elam_0_2.state                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_STATE_MSB 3
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_STATE_LSB 0
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_STATE_WIDTH 4
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_STATE_READ_ACCESS 1
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_STATE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_STATE_FIELD_MASK 0x0000000f
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_STATE_GET(x) ((x) & 0x0000000f)
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_STATE_SET(x) ((x) & 0x0000000f)
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_0_2_STATE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_ms_csr::sta_elam::sta_elam_1_2                       */
/* Register template: cap_ms_csr::sta_elam::sta_elam_1_2                   */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 102        */
/* Field member: cap_ms_csr::sta_elam::sta_elam_1_2.num_post_sample_12_7   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_1_2_NUM_POST_SAMPLE_12_7_MSB 5
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_1_2_NUM_POST_SAMPLE_12_7_LSB 0
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_1_2_NUM_POST_SAMPLE_12_7_WIDTH 6
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_1_2_NUM_POST_SAMPLE_12_7_READ_ACCESS 1
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_1_2_NUM_POST_SAMPLE_12_7_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_1_2_NUM_POST_SAMPLE_12_7_FIELD_MASK 0x0000003f
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_1_2_NUM_POST_SAMPLE_12_7_GET(x) \
   ((x) & 0x0000003f)
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_1_2_NUM_POST_SAMPLE_12_7_SET(x) \
   ((x) & 0x0000003f)
#define CAP_MS_CSR_STA_ELAM_STA_ELAM_1_2_NUM_POST_SAMPLE_12_7_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_ms_csr::cfg_arm                                      */
/* Register template: cap_ms_csr::cfg_arm                                  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 505             */
/* Field member: cap_ms_csr::cfg_arm.ov_nRESETTS                           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ARM_OV_NRESETTS_MSB 26
#define CAP_MS_CSR_CFG_ARM_OV_NRESETTS_LSB 26
#define CAP_MS_CSR_CFG_ARM_OV_NRESETTS_WIDTH 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETTS_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETTS_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETTS_RESET 0x1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETTS_FIELD_MASK 0x04000000
#define CAP_MS_CSR_CFG_ARM_OV_NRESETTS_GET(x) (((x) & 0x04000000) >> 26)
#define CAP_MS_CSR_CFG_ARM_OV_NRESETTS_SET(x) (((x) << 26) & 0x04000000)
#define CAP_MS_CSR_CFG_ARM_OV_NRESETTS_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_ms_csr::cfg_arm.ov_nRESETICCT                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ARM_OV_NRESETICCT_MSB 25
#define CAP_MS_CSR_CFG_ARM_OV_NRESETICCT_LSB 25
#define CAP_MS_CSR_CFG_ARM_OV_NRESETICCT_WIDTH 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETICCT_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETICCT_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETICCT_RESET 0x1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETICCT_FIELD_MASK 0x02000000
#define CAP_MS_CSR_CFG_ARM_OV_NRESETICCT_GET(x) (((x) & 0x02000000) >> 25)
#define CAP_MS_CSR_CFG_ARM_OV_NRESETICCT_SET(x) (((x) << 25) & 0x02000000)
#define CAP_MS_CSR_CFG_ARM_OV_NRESETICCT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_ms_csr::cfg_arm.ov_nRESETICDT                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ARM_OV_NRESETICDT_MSB 24
#define CAP_MS_CSR_CFG_ARM_OV_NRESETICDT_LSB 24
#define CAP_MS_CSR_CFG_ARM_OV_NRESETICDT_WIDTH 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETICDT_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETICDT_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETICDT_RESET 0x1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETICDT_FIELD_MASK 0x01000000
#define CAP_MS_CSR_CFG_ARM_OV_NRESETICDT_GET(x) (((x) & 0x01000000) >> 24)
#define CAP_MS_CSR_CFG_ARM_OV_NRESETICDT_SET(x) (((x) << 24) & 0x01000000)
#define CAP_MS_CSR_CFG_ARM_OV_NRESETICDT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_ms_csr::cfg_arm.ov_nRESETRDL                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ARM_OV_NRESETRDL_MSB 23
#define CAP_MS_CSR_CFG_ARM_OV_NRESETRDL_LSB 23
#define CAP_MS_CSR_CFG_ARM_OV_NRESETRDL_WIDTH 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETRDL_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETRDL_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETRDL_RESET 0x1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETRDL_FIELD_MASK 0x00800000
#define CAP_MS_CSR_CFG_ARM_OV_NRESETRDL_GET(x) (((x) & 0x00800000) >> 23)
#define CAP_MS_CSR_CFG_ARM_OV_NRESETRDL_SET(x) (((x) << 23) & 0x00800000)
#define CAP_MS_CSR_CFG_ARM_OV_NRESETRDL_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ms_csr::cfg_arm.ov_nRESETGIC                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ARM_OV_NRESETGIC_MSB 22
#define CAP_MS_CSR_CFG_ARM_OV_NRESETGIC_LSB 22
#define CAP_MS_CSR_CFG_ARM_OV_NRESETGIC_WIDTH 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETGIC_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETGIC_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETGIC_RESET 0x1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETGIC_FIELD_MASK 0x00400000
#define CAP_MS_CSR_CFG_ARM_OV_NRESETGIC_GET(x) (((x) & 0x00400000) >> 22)
#define CAP_MS_CSR_CFG_ARM_OV_NRESETGIC_SET(x) (((x) << 22) & 0x00400000)
#define CAP_MS_CSR_CFG_ARM_OV_NRESETGIC_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_ms_csr::cfg_arm.ov_nRESETEDBG                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ARM_OV_NRESETEDBG_MSB 21
#define CAP_MS_CSR_CFG_ARM_OV_NRESETEDBG_LSB 21
#define CAP_MS_CSR_CFG_ARM_OV_NRESETEDBG_WIDTH 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETEDBG_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETEDBG_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETEDBG_RESET 0x1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETEDBG_FIELD_MASK 0x00200000
#define CAP_MS_CSR_CFG_ARM_OV_NRESETEDBG_GET(x) (((x) & 0x00200000) >> 21)
#define CAP_MS_CSR_CFG_ARM_OV_NRESETEDBG_SET(x) (((x) << 21) & 0x00200000)
#define CAP_MS_CSR_CFG_ARM_OV_NRESETEDBG_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_ms_csr::cfg_arm.ov_nRESETCNT                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ARM_OV_NRESETCNT_MSB 20
#define CAP_MS_CSR_CFG_ARM_OV_NRESETCNT_LSB 20
#define CAP_MS_CSR_CFG_ARM_OV_NRESETCNT_WIDTH 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETCNT_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETCNT_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETCNT_RESET 0x1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETCNT_FIELD_MASK 0x00100000
#define CAP_MS_CSR_CFG_ARM_OV_NRESETCNT_GET(x) (((x) & 0x00100000) >> 20)
#define CAP_MS_CSR_CFG_ARM_OV_NRESETCNT_SET(x) (((x) << 20) & 0x00100000)
#define CAP_MS_CSR_CFG_ARM_OV_NRESETCNT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_ms_csr::cfg_arm.ov_nRESETATB                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ARM_OV_NRESETATB_MSB 19
#define CAP_MS_CSR_CFG_ARM_OV_NRESETATB_LSB 19
#define CAP_MS_CSR_CFG_ARM_OV_NRESETATB_WIDTH 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETATB_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETATB_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETATB_RESET 0x1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETATB_FIELD_MASK 0x00080000
#define CAP_MS_CSR_CFG_ARM_OV_NRESETATB_GET(x) (((x) & 0x00080000) >> 19)
#define CAP_MS_CSR_CFG_ARM_OV_NRESETATB_SET(x) (((x) << 19) & 0x00080000)
#define CAP_MS_CSR_CFG_ARM_OV_NRESETATB_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ms_csr::cfg_arm.ov_nRESETACP                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ARM_OV_NRESETACP_MSB 18
#define CAP_MS_CSR_CFG_ARM_OV_NRESETACP_LSB 18
#define CAP_MS_CSR_CFG_ARM_OV_NRESETACP_WIDTH 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETACP_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETACP_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETACP_RESET 0x1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETACP_FIELD_MASK 0x00040000
#define CAP_MS_CSR_CFG_ARM_OV_NRESETACP_GET(x) (((x) & 0x00040000) >> 18)
#define CAP_MS_CSR_CFG_ARM_OV_NRESETACP_SET(x) (((x) << 18) & 0x00040000)
#define CAP_MS_CSR_CFG_ARM_OV_NRESETACP_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ms_csr::cfg_arm.ov_nRESETACE                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ARM_OV_NRESETACE_MSB 17
#define CAP_MS_CSR_CFG_ARM_OV_NRESETACE_LSB 17
#define CAP_MS_CSR_CFG_ARM_OV_NRESETACE_WIDTH 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETACE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETACE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETACE_RESET 0x1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETACE_FIELD_MASK 0x00020000
#define CAP_MS_CSR_CFG_ARM_OV_NRESETACE_GET(x) (((x) & 0x00020000) >> 17)
#define CAP_MS_CSR_CFG_ARM_OV_NRESETACE_SET(x) (((x) << 17) & 0x00020000)
#define CAP_MS_CSR_CFG_ARM_OV_NRESETACE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ms_csr::cfg_arm.ov_nPRESETDBG                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ARM_OV_NPRESETDBG_MSB 16
#define CAP_MS_CSR_CFG_ARM_OV_NPRESETDBG_LSB 16
#define CAP_MS_CSR_CFG_ARM_OV_NPRESETDBG_WIDTH 1
#define CAP_MS_CSR_CFG_ARM_OV_NPRESETDBG_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NPRESETDBG_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NPRESETDBG_RESET 0x1
#define CAP_MS_CSR_CFG_ARM_OV_NPRESETDBG_FIELD_MASK 0x00010000
#define CAP_MS_CSR_CFG_ARM_OV_NPRESETDBG_GET(x) (((x) & 0x00010000) >> 16)
#define CAP_MS_CSR_CFG_ARM_OV_NPRESETDBG_SET(x) (((x) << 16) & 0x00010000)
#define CAP_MS_CSR_CFG_ARM_OV_NPRESETDBG_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ms_csr::cfg_arm.ov_VINITHI                            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ARM_OV_VINITHI_MSB 15
#define CAP_MS_CSR_CFG_ARM_OV_VINITHI_LSB 12
#define CAP_MS_CSR_CFG_ARM_OV_VINITHI_WIDTH 4
#define CAP_MS_CSR_CFG_ARM_OV_VINITHI_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_VINITHI_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_VINITHI_RESET 0x0
#define CAP_MS_CSR_CFG_ARM_OV_VINITHI_FIELD_MASK 0x0000f000
#define CAP_MS_CSR_CFG_ARM_OV_VINITHI_GET(x) (((x) & 0x0000f000) >> 12)
#define CAP_MS_CSR_CFG_ARM_OV_VINITHI_SET(x) (((x) << 12) & 0x0000f000)
#define CAP_MS_CSR_CFG_ARM_OV_VINITHI_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: cap_ms_csr::cfg_arm.ov_nCPUPORESET                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ARM_OV_NCPUPORESET_MSB 11
#define CAP_MS_CSR_CFG_ARM_OV_NCPUPORESET_LSB 8
#define CAP_MS_CSR_CFG_ARM_OV_NCPUPORESET_WIDTH 4
#define CAP_MS_CSR_CFG_ARM_OV_NCPUPORESET_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NCPUPORESET_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NCPUPORESET_RESET 0x0
#define CAP_MS_CSR_CFG_ARM_OV_NCPUPORESET_FIELD_MASK 0x00000f00
#define CAP_MS_CSR_CFG_ARM_OV_NCPUPORESET_GET(x) (((x) & 0x00000f00) >> 8)
#define CAP_MS_CSR_CFG_ARM_OV_NCPUPORESET_SET(x) (((x) << 8) & 0x00000f00)
#define CAP_MS_CSR_CFG_ARM_OV_NCPUPORESET_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: cap_ms_csr::cfg_arm.ov_nCORERESET                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ARM_OV_NCORERESET_MSB 7
#define CAP_MS_CSR_CFG_ARM_OV_NCORERESET_LSB 4
#define CAP_MS_CSR_CFG_ARM_OV_NCORERESET_WIDTH 4
#define CAP_MS_CSR_CFG_ARM_OV_NCORERESET_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NCORERESET_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NCORERESET_RESET 0x0
#define CAP_MS_CSR_CFG_ARM_OV_NCORERESET_FIELD_MASK 0x000000f0
#define CAP_MS_CSR_CFG_ARM_OV_NCORERESET_GET(x) (((x) & 0x000000f0) >> 4)
#define CAP_MS_CSR_CFG_ARM_OV_NCORERESET_SET(x) (((x) << 4) & 0x000000f0)
#define CAP_MS_CSR_CFG_ARM_OV_NCORERESET_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_ms_csr::cfg_arm.ov_filler                             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ARM_OV_FILLER_MSB 3
#define CAP_MS_CSR_CFG_ARM_OV_FILLER_LSB 3
#define CAP_MS_CSR_CFG_ARM_OV_FILLER_WIDTH 1
#define CAP_MS_CSR_CFG_ARM_OV_FILLER_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_FILLER_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_FILLER_RESET 0x0
#define CAP_MS_CSR_CFG_ARM_OV_FILLER_FIELD_MASK 0x00000008
#define CAP_MS_CSR_CFG_ARM_OV_FILLER_GET(x) (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_CFG_ARM_OV_FILLER_SET(x) (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_CFG_ARM_OV_FILLER_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::cfg_arm.ov_nL2RESET                           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ARM_OV_NL2RESET_MSB 2
#define CAP_MS_CSR_CFG_ARM_OV_NL2RESET_LSB 2
#define CAP_MS_CSR_CFG_ARM_OV_NL2RESET_WIDTH 1
#define CAP_MS_CSR_CFG_ARM_OV_NL2RESET_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NL2RESET_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NL2RESET_RESET 0x1
#define CAP_MS_CSR_CFG_ARM_OV_NL2RESET_FIELD_MASK 0x00000004
#define CAP_MS_CSR_CFG_ARM_OV_NL2RESET_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_CFG_ARM_OV_NL2RESET_SET(x) (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_CFG_ARM_OV_NL2RESET_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::cfg_arm.ov_nRESETPOR                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ARM_OV_NRESETPOR_MSB 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETPOR_LSB 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETPOR_WIDTH 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETPOR_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETPOR_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETPOR_RESET 0x1
#define CAP_MS_CSR_CFG_ARM_OV_NRESETPOR_FIELD_MASK 0x00000002
#define CAP_MS_CSR_CFG_ARM_OV_NRESETPOR_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_CFG_ARM_OV_NRESETPOR_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_CFG_ARM_OV_NRESETPOR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::cfg_arm.cfg_override                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ARM_CFG_OVERRIDE_MSB 0
#define CAP_MS_CSR_CFG_ARM_CFG_OVERRIDE_LSB 0
#define CAP_MS_CSR_CFG_ARM_CFG_OVERRIDE_WIDTH 1
#define CAP_MS_CSR_CFG_ARM_CFG_OVERRIDE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_CFG_OVERRIDE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ARM_CFG_OVERRIDE_RESET 0x0
#define CAP_MS_CSR_CFG_ARM_CFG_OVERRIDE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CFG_ARM_CFG_OVERRIDE_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_ARM_CFG_OVERRIDE_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_ARM_CFG_OVERRIDE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::cfg_esec                                     */
/* Register template: cap_ms_csr::cfg_esec                                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 529             */
/* Field member: cap_ms_csr::cfg_esec.tamper_rst_indx                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ESEC_TAMPER_RST_INDX_MSB 19
#define CAP_MS_CSR_CFG_ESEC_TAMPER_RST_INDX_LSB 4
#define CAP_MS_CSR_CFG_ESEC_TAMPER_RST_INDX_WIDTH 16
#define CAP_MS_CSR_CFG_ESEC_TAMPER_RST_INDX_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ESEC_TAMPER_RST_INDX_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ESEC_TAMPER_RST_INDX_RESET 0x0018
#define CAP_MS_CSR_CFG_ESEC_TAMPER_RST_INDX_FIELD_MASK 0x000ffff0
#define CAP_MS_CSR_CFG_ESEC_TAMPER_RST_INDX_GET(x) (((x) & 0x000ffff0) >> 4)
#define CAP_MS_CSR_CFG_ESEC_TAMPER_RST_INDX_SET(x) (((x) << 4) & 0x000ffff0)
#define CAP_MS_CSR_CFG_ESEC_TAMPER_RST_INDX_MODIFY(r, x) \
   ((((x) << 4) & 0x000ffff0) | ((r) & 0xfff0000f))
/* Field member: cap_ms_csr::cfg_esec.dummy                                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ESEC_DUMMY_MSB 3
#define CAP_MS_CSR_CFG_ESEC_DUMMY_LSB 3
#define CAP_MS_CSR_CFG_ESEC_DUMMY_WIDTH 1
#define CAP_MS_CSR_CFG_ESEC_DUMMY_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ESEC_DUMMY_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ESEC_DUMMY_RESET 0x0
#define CAP_MS_CSR_CFG_ESEC_DUMMY_FIELD_MASK 0x00000008
#define CAP_MS_CSR_CFG_ESEC_DUMMY_GET(x) (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_CFG_ESEC_DUMMY_SET(x) (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_CFG_ESEC_DUMMY_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::cfg_esec.nRstSyseSec                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ESEC_NRSTSYSESEC_MSB 2
#define CAP_MS_CSR_CFG_ESEC_NRSTSYSESEC_LSB 2
#define CAP_MS_CSR_CFG_ESEC_NRSTSYSESEC_WIDTH 1
#define CAP_MS_CSR_CFG_ESEC_NRSTSYSESEC_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ESEC_NRSTSYSESEC_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ESEC_NRSTSYSESEC_RESET 0x0
#define CAP_MS_CSR_CFG_ESEC_NRSTSYSESEC_FIELD_MASK 0x00000004
#define CAP_MS_CSR_CFG_ESEC_NRSTSYSESEC_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_CFG_ESEC_NRSTSYSESEC_SET(x) (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_CFG_ESEC_NRSTSYSESEC_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::cfg_esec.nRstPOReSec                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ESEC_NRSTPORESEC_MSB 1
#define CAP_MS_CSR_CFG_ESEC_NRSTPORESEC_LSB 1
#define CAP_MS_CSR_CFG_ESEC_NRSTPORESEC_WIDTH 1
#define CAP_MS_CSR_CFG_ESEC_NRSTPORESEC_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ESEC_NRSTPORESEC_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ESEC_NRSTPORESEC_RESET 0x0
#define CAP_MS_CSR_CFG_ESEC_NRSTPORESEC_FIELD_MASK 0x00000002
#define CAP_MS_CSR_CFG_ESEC_NRSTPORESEC_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_CFG_ESEC_NRSTPORESEC_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_CFG_ESEC_NRSTPORESEC_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::cfg_esec.rst_override                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ESEC_RST_OVERRIDE_MSB 0
#define CAP_MS_CSR_CFG_ESEC_RST_OVERRIDE_LSB 0
#define CAP_MS_CSR_CFG_ESEC_RST_OVERRIDE_WIDTH 1
#define CAP_MS_CSR_CFG_ESEC_RST_OVERRIDE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ESEC_RST_OVERRIDE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ESEC_RST_OVERRIDE_RESET 0x0
#define CAP_MS_CSR_CFG_ESEC_RST_OVERRIDE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CFG_ESEC_RST_OVERRIDE_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_ESEC_RST_OVERRIDE_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_ESEC_RST_OVERRIDE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_ms_csr::cfg_pk_efuse_data                       */
/* Wide Register template: cap_ms_csr::cfg_pk_efuse_data                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 540             */
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_SIZE 0x4
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_BYTE_SIZE 0x10

/* Register type: cap_ms_csr::cfg_pk_efuse_data::cfg_pk_efuse_data_0_4     */
/* Register template: cap_ms_csr::cfg_pk_efuse_data::cfg_pk_efuse_data_0_4 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 540             */
/* Field member: cap_ms_csr::cfg_pk_efuse_data::cfg_pk_efuse_data_0_4.in_31_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_0_4_IN_31_0_MSB 31
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_0_4_IN_31_0_LSB 0
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_0_4_IN_31_0_WIDTH 32
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_0_4_IN_31_0_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_0_4_IN_31_0_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_0_4_IN_31_0_RESET 0x00000000
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_0_4_IN_31_0_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_0_4_IN_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_0_4_IN_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_0_4_IN_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::cfg_pk_efuse_data::cfg_pk_efuse_data_1_4     */
/* Register template: cap_ms_csr::cfg_pk_efuse_data::cfg_pk_efuse_data_1_4 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 540             */
/* Field member: cap_ms_csr::cfg_pk_efuse_data::cfg_pk_efuse_data_1_4.in_63_32 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_1_4_IN_63_32_MSB 31
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_1_4_IN_63_32_LSB 0
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_1_4_IN_63_32_WIDTH 32
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_1_4_IN_63_32_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_1_4_IN_63_32_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_1_4_IN_63_32_RESET 0x00000000
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_1_4_IN_63_32_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_1_4_IN_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_1_4_IN_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_1_4_IN_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::cfg_pk_efuse_data::cfg_pk_efuse_data_2_4     */
/* Register template: cap_ms_csr::cfg_pk_efuse_data::cfg_pk_efuse_data_2_4 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 540             */
/* Field member: cap_ms_csr::cfg_pk_efuse_data::cfg_pk_efuse_data_2_4.in_95_64 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_2_4_IN_95_64_MSB 31
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_2_4_IN_95_64_LSB 0
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_2_4_IN_95_64_WIDTH 32
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_2_4_IN_95_64_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_2_4_IN_95_64_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_2_4_IN_95_64_RESET 0x00000000
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_2_4_IN_95_64_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_2_4_IN_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_2_4_IN_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_2_4_IN_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::cfg_pk_efuse_data::cfg_pk_efuse_data_3_4     */
/* Register template: cap_ms_csr::cfg_pk_efuse_data::cfg_pk_efuse_data_3_4 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 540             */
/* Field member: cap_ms_csr::cfg_pk_efuse_data::cfg_pk_efuse_data_3_4.in_127_96 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_3_4_IN_127_96_MSB 31
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_3_4_IN_127_96_LSB 0
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_3_4_IN_127_96_WIDTH 32
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_3_4_IN_127_96_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_3_4_IN_127_96_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_3_4_IN_127_96_RESET 0x00000000
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_3_4_IN_127_96_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_3_4_IN_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_3_4_IN_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_PK_EFUSE_DATA_CFG_PK_EFUSE_DATA_3_4_IN_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::cfg_pk_sw_efuse                              */
/* Register template: cap_ms_csr::cfg_pk_sw_efuse                          */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 547             */
/* Field member: cap_ms_csr::cfg_pk_sw_efuse.addr_idx                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_ADDR_IDX_MSB 6
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_ADDR_IDX_LSB 2
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_ADDR_IDX_WIDTH 5
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_ADDR_IDX_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_ADDR_IDX_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_ADDR_IDX_RESET 0x03
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_ADDR_IDX_FIELD_MASK 0x0000007c
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_ADDR_IDX_GET(x) (((x) & 0x0000007c) >> 2)
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_ADDR_IDX_SET(x) (((x) << 2) & 0x0000007c)
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_ADDR_IDX_MODIFY(r, x) \
   ((((x) << 2) & 0x0000007c) | ((r) & 0xffffff83))
/* Field member: cap_ms_csr::cfg_pk_sw_efuse.read                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_READ_MSB 1
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_READ_LSB 1
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_READ_WIDTH 1
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_READ_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_READ_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_READ_RESET 0x0
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_READ_FIELD_MASK 0x00000002
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_READ_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_READ_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_READ_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::cfg_pk_sw_efuse.burn                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_BURN_MSB 0
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_BURN_LSB 0
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_BURN_WIDTH 1
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_BURN_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_BURN_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_BURN_RESET 0x0
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_BURN_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_BURN_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_BURN_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_PK_SW_EFUSE_BURN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::cfg_pk_j2c_efuse                             */
/* Register template: cap_ms_csr::cfg_pk_j2c_efuse                         */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 556             */
/* Field member: cap_ms_csr::cfg_pk_j2c_efuse.timeout_sel                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_TIMEOUT_SEL_MSB 8
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_TIMEOUT_SEL_LSB 7
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_TIMEOUT_SEL_WIDTH 2
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_TIMEOUT_SEL_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_TIMEOUT_SEL_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_TIMEOUT_SEL_RESET 0x1
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_TIMEOUT_SEL_FIELD_MASK 0x00000180
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_TIMEOUT_SEL_GET(x) \
   (((x) & 0x00000180) >> 7)
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_TIMEOUT_SEL_SET(x) \
   (((x) << 7) & 0x00000180)
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_TIMEOUT_SEL_MODIFY(r, x) \
   ((((x) << 7) & 0x00000180) | ((r) & 0xfffffe7f))
/* Field member: cap_ms_csr::cfg_pk_j2c_efuse.addr_idx                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_ADDR_IDX_MSB 6
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_ADDR_IDX_LSB 2
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_ADDR_IDX_WIDTH 5
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_ADDR_IDX_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_ADDR_IDX_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_ADDR_IDX_RESET 0x00
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_ADDR_IDX_FIELD_MASK 0x0000007c
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_ADDR_IDX_GET(x) (((x) & 0x0000007c) >> 2)
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_ADDR_IDX_SET(x) \
   (((x) << 2) & 0x0000007c)
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_ADDR_IDX_MODIFY(r, x) \
   ((((x) << 2) & 0x0000007c) | ((r) & 0xffffff83))
/* Field member: cap_ms_csr::cfg_pk_j2c_efuse.read                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_READ_MSB 1
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_READ_LSB 1
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_READ_WIDTH 1
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_READ_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_READ_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_READ_RESET 0x0
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_READ_FIELD_MASK 0x00000002
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_READ_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_READ_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_READ_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::cfg_pk_j2c_efuse.burn                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_BURN_MSB 0
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_BURN_LSB 0
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_BURN_WIDTH 1
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_BURN_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_BURN_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_BURN_RESET 0x0
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_BURN_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_BURN_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_BURN_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_PK_J2C_EFUSE_BURN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::cfg_pk_efuse_override                        */
/* Register template: cap_ms_csr::cfg_pk_efuse_override                    */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 566             */
/* Field member: cap_ms_csr::cfg_pk_efuse_override.fuse_reset              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_FUSE_RESET_MSB 10
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_FUSE_RESET_LSB 10
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_FUSE_RESET_WIDTH 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_FUSE_RESET_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_FUSE_RESET_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_FUSE_RESET_RESET 0x0
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_FUSE_RESET_FIELD_MASK 0x00000400
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_FUSE_RESET_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_FUSE_RESET_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_FUSE_RESET_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ms_csr::cfg_pk_efuse_override.load_data_out           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_LOAD_DATA_OUT_MSB 9
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_LOAD_DATA_OUT_LSB 9
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_LOAD_DATA_OUT_WIDTH 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_LOAD_DATA_OUT_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_LOAD_DATA_OUT_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_LOAD_DATA_OUT_RESET 0x0
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_LOAD_DATA_OUT_FIELD_MASK 0x00000200
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_LOAD_DATA_OUT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_LOAD_DATA_OUT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_LOAD_DATA_OUT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ms_csr::cfg_pk_efuse_override.core_reset_l            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_RESET_L_MSB 8
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_RESET_L_LSB 8
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_RESET_L_WIDTH 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_RESET_L_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_RESET_L_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_RESET_L_RESET 0x1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_RESET_L_FIELD_MASK 0x00000100
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_RESET_L_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_RESET_L_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_RESET_L_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ms_csr::cfg_pk_efuse_override.core_rotate_load        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ROTATE_LOAD_MSB 7
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ROTATE_LOAD_LSB 7
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ROTATE_LOAD_WIDTH 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ROTATE_LOAD_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ROTATE_LOAD_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ROTATE_LOAD_RESET 0x0
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ROTATE_LOAD_FIELD_MASK 0x00000080
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ROTATE_LOAD_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ROTATE_LOAD_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ROTATE_LOAD_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ms_csr::cfg_pk_efuse_override.core_rotate             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ROTATE_MSB 6
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ROTATE_LSB 6
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ROTATE_WIDTH 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ROTATE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ROTATE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ROTATE_RESET 0x0
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ROTATE_FIELD_MASK 0x00000040
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ROTATE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ROTATE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ROTATE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::cfg_pk_efuse_override.core_sin                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_SIN_MSB 5
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_SIN_LSB 5
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_SIN_WIDTH 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_SIN_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_SIN_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_SIN_RESET 0x0
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_SIN_FIELD_MASK 0x00000020
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_SIN_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_SIN_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_SIN_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::cfg_pk_efuse_override.core_shift              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_SHIFT_MSB 4
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_SHIFT_LSB 4
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_SHIFT_WIDTH 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_SHIFT_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_SHIFT_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_SHIFT_RESET 0x0
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_SHIFT_FIELD_MASK 0x00000010
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_SHIFT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_SHIFT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_SHIFT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::cfg_pk_efuse_override.core_burn               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_BURN_MSB 3
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_BURN_LSB 3
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_BURN_WIDTH 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_BURN_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_BURN_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_BURN_RESET 0x0
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_BURN_FIELD_MASK 0x00000008
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_BURN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_BURN_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_BURN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::cfg_pk_efuse_override.core_read               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_READ_MSB 2
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_READ_LSB 2
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_READ_WIDTH 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_READ_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_READ_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_READ_RESET 0x0
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_READ_FIELD_MASK 0x00000004
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_READ_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_READ_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_READ_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::cfg_pk_efuse_override.core_req                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_REQ_MSB 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_REQ_LSB 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_REQ_WIDTH 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_REQ_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_REQ_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_REQ_RESET 0x0
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_REQ_FIELD_MASK 0x00000002
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_REQ_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_REQ_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_REQ_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::cfg_pk_efuse_override.core_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ENABLE_MSB 0
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ENABLE_LSB 0
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ENABLE_WIDTH 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ENABLE_RESET 0x0
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_PK_EFUSE_OVERRIDE_CORE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_ms_csr::sta_pk_efuse                            */
/* Wide Register template: cap_ms_csr::sta_pk_efuse                        */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 583             */
#define CAP_MS_CSR_STA_PK_EFUSE_SIZE 0x8
#define CAP_MS_CSR_STA_PK_EFUSE_BYTE_SIZE 0x20

/* Register type: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_0_5               */
/* Register template: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_0_5           */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 583             */
/* Field member: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_0_5.read_val_24_0  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_READ_VAL_24_0_MSB 31
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_READ_VAL_24_0_LSB 7
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_READ_VAL_24_0_WIDTH 25
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_READ_VAL_24_0_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_READ_VAL_24_0_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_READ_VAL_24_0_FIELD_MASK 0xffffff80
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_READ_VAL_24_0_GET(x) \
   (((x) & 0xffffff80) >> 7)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_READ_VAL_24_0_SET(x) \
   (((x) << 7) & 0xffffff80)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_READ_VAL_24_0_MODIFY(r, x) \
   ((((x) << 7) & 0xffffff80) | ((r) & 0x0000007f))
/* Field member: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_0_5.burn_imm_done  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_BURN_IMM_DONE_MSB 6
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_BURN_IMM_DONE_LSB 6
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_BURN_IMM_DONE_WIDTH 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_BURN_IMM_DONE_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_BURN_IMM_DONE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_BURN_IMM_DONE_FIELD_MASK 0x00000040
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_BURN_IMM_DONE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_BURN_IMM_DONE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_BURN_IMM_DONE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_0_5.cpu_burn_done  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_CPU_BURN_DONE_MSB 5
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_CPU_BURN_DONE_LSB 5
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_CPU_BURN_DONE_WIDTH 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_CPU_BURN_DONE_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_CPU_BURN_DONE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_CPU_BURN_DONE_FIELD_MASK 0x00000020
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_CPU_BURN_DONE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_CPU_BURN_DONE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_CPU_BURN_DONE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_0_5.cpu_read_done  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_CPU_READ_DONE_MSB 4
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_CPU_READ_DONE_LSB 4
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_CPU_READ_DONE_WIDTH 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_CPU_READ_DONE_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_CPU_READ_DONE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_CPU_READ_DONE_FIELD_MASK 0x00000010
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_CPU_READ_DONE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_CPU_READ_DONE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_CPU_READ_DONE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_0_5.init_read_done */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_INIT_READ_DONE_MSB 3
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_INIT_READ_DONE_LSB 3
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_INIT_READ_DONE_WIDTH 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_INIT_READ_DONE_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_INIT_READ_DONE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_INIT_READ_DONE_FIELD_MASK 0x00000008
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_INIT_READ_DONE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_INIT_READ_DONE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_INIT_READ_DONE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_0_5.done           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_DONE_MSB 2
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_DONE_LSB 2
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_DONE_WIDTH 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_DONE_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_DONE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_DONE_FIELD_MASK 0x00000004
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_DONE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_DONE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_DONE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_0_5.ack            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_ACK_MSB 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_ACK_LSB 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_ACK_WIDTH 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_ACK_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_ACK_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_ACK_FIELD_MASK 0x00000002
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_ACK_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_ACK_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_ACK_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_0_5.ready          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_READY_MSB 0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_READY_LSB 0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_READY_WIDTH 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_READY_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_READY_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_READY_FIELD_MASK 0x00000001
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_READY_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_READY_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_0_5_READY_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_1_5               */
/* Register template: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_1_5           */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 583             */
/* Field member: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_1_5.read_val_56_25 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_1_5_READ_VAL_56_25_MSB 31
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_1_5_READ_VAL_56_25_LSB 0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_1_5_READ_VAL_56_25_WIDTH 32
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_1_5_READ_VAL_56_25_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_1_5_READ_VAL_56_25_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_1_5_READ_VAL_56_25_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_1_5_READ_VAL_56_25_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_1_5_READ_VAL_56_25_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_1_5_READ_VAL_56_25_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_2_5               */
/* Register template: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_2_5           */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 583             */
/* Field member: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_2_5.read_val_88_57 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_2_5_READ_VAL_88_57_MSB 31
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_2_5_READ_VAL_88_57_LSB 0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_2_5_READ_VAL_88_57_WIDTH 32
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_2_5_READ_VAL_88_57_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_2_5_READ_VAL_88_57_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_2_5_READ_VAL_88_57_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_2_5_READ_VAL_88_57_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_2_5_READ_VAL_88_57_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_2_5_READ_VAL_88_57_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_3_5               */
/* Register template: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_3_5           */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 583             */
/* Field member: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_3_5.read_val_120_89 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_3_5_READ_VAL_120_89_MSB 31
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_3_5_READ_VAL_120_89_LSB 0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_3_5_READ_VAL_120_89_WIDTH 32
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_3_5_READ_VAL_120_89_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_3_5_READ_VAL_120_89_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_3_5_READ_VAL_120_89_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_3_5_READ_VAL_120_89_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_3_5_READ_VAL_120_89_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_3_5_READ_VAL_120_89_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_4_5               */
/* Register template: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_4_5           */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 583             */
/* Field member: cap_ms_csr::sta_pk_efuse::sta_pk_efuse_4_5.read_val_127_121 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_4_5_READ_VAL_127_121_MSB 6
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_4_5_READ_VAL_127_121_LSB 0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_4_5_READ_VAL_127_121_WIDTH 7
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_4_5_READ_VAL_127_121_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_4_5_READ_VAL_127_121_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_4_5_READ_VAL_127_121_FIELD_MASK 0x0000007f
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_4_5_READ_VAL_127_121_GET(x) \
   ((x) & 0x0000007f)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_4_5_READ_VAL_127_121_SET(x) \
   ((x) & 0x0000007f)
#define CAP_MS_CSR_STA_PK_EFUSE_STA_PK_EFUSE_4_5_READ_VAL_127_121_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Register type: cap_ms_csr::sta_pk_efuse_val                        */
/* Wide Register template: cap_ms_csr::sta_pk_efuse_val                    */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 598             */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_SIZE 0x10
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_BYTE_SIZE 0x40

/* Register type: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_0_16      */
/* Register template: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_0_16  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 598             */
/* Field member: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_0_16.pk_31_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_0_16_PK_31_0_MSB 31
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_0_16_PK_31_0_LSB 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_0_16_PK_31_0_WIDTH 32
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_0_16_PK_31_0_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_0_16_PK_31_0_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_0_16_PK_31_0_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_0_16_PK_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_0_16_PK_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_0_16_PK_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_1_16      */
/* Register template: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_1_16  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 598             */
/* Field member: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_1_16.pk_63_32 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_1_16_PK_63_32_MSB 31
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_1_16_PK_63_32_LSB 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_1_16_PK_63_32_WIDTH 32
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_1_16_PK_63_32_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_1_16_PK_63_32_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_1_16_PK_63_32_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_1_16_PK_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_1_16_PK_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_1_16_PK_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_2_16      */
/* Register template: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_2_16  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 598             */
/* Field member: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_2_16.pk_95_64 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_2_16_PK_95_64_MSB 31
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_2_16_PK_95_64_LSB 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_2_16_PK_95_64_WIDTH 32
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_2_16_PK_95_64_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_2_16_PK_95_64_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_2_16_PK_95_64_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_2_16_PK_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_2_16_PK_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_2_16_PK_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_3_16      */
/* Register template: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_3_16  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 598             */
/* Field member: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_3_16.pk_127_96 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_3_16_PK_127_96_MSB 31
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_3_16_PK_127_96_LSB 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_3_16_PK_127_96_WIDTH 32
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_3_16_PK_127_96_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_3_16_PK_127_96_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_3_16_PK_127_96_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_3_16_PK_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_3_16_PK_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_3_16_PK_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_4_16      */
/* Register template: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_4_16  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 598             */
/* Field member: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_4_16.pk_159_128 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_4_16_PK_159_128_MSB 31
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_4_16_PK_159_128_LSB 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_4_16_PK_159_128_WIDTH 32
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_4_16_PK_159_128_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_4_16_PK_159_128_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_4_16_PK_159_128_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_4_16_PK_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_4_16_PK_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_4_16_PK_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_5_16      */
/* Register template: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_5_16  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 598             */
/* Field member: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_5_16.pk_191_160 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_5_16_PK_191_160_MSB 31
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_5_16_PK_191_160_LSB 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_5_16_PK_191_160_WIDTH 32
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_5_16_PK_191_160_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_5_16_PK_191_160_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_5_16_PK_191_160_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_5_16_PK_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_5_16_PK_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_5_16_PK_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_6_16      */
/* Register template: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_6_16  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 598             */
/* Field member: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_6_16.pk_223_192 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_6_16_PK_223_192_MSB 31
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_6_16_PK_223_192_LSB 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_6_16_PK_223_192_WIDTH 32
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_6_16_PK_223_192_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_6_16_PK_223_192_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_6_16_PK_223_192_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_6_16_PK_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_6_16_PK_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_6_16_PK_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_7_16      */
/* Register template: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_7_16  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 598             */
/* Field member: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_7_16.pk_255_224 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_7_16_PK_255_224_MSB 31
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_7_16_PK_255_224_LSB 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_7_16_PK_255_224_WIDTH 32
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_7_16_PK_255_224_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_7_16_PK_255_224_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_7_16_PK_255_224_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_7_16_PK_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_7_16_PK_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_7_16_PK_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_8_16      */
/* Register template: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_8_16  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 598             */
/* Field member: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_8_16.pk_287_256 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_8_16_PK_287_256_MSB 31
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_8_16_PK_287_256_LSB 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_8_16_PK_287_256_WIDTH 32
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_8_16_PK_287_256_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_8_16_PK_287_256_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_8_16_PK_287_256_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_8_16_PK_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_8_16_PK_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_8_16_PK_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_9_16      */
/* Register template: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_9_16  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 598             */
/* Field member: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_9_16.pk_319_288 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_9_16_PK_319_288_MSB 31
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_9_16_PK_319_288_LSB 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_9_16_PK_319_288_WIDTH 32
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_9_16_PK_319_288_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_9_16_PK_319_288_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_9_16_PK_319_288_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_9_16_PK_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_9_16_PK_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_9_16_PK_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_10_16     */
/* Register template: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_10_16 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 598             */
/* Field member: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_10_16.pk_351_320 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_10_16_PK_351_320_MSB 31
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_10_16_PK_351_320_LSB 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_10_16_PK_351_320_WIDTH 32
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_10_16_PK_351_320_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_10_16_PK_351_320_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_10_16_PK_351_320_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_10_16_PK_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_10_16_PK_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_10_16_PK_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_11_16     */
/* Register template: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_11_16 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 598             */
/* Field member: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_11_16.pk_383_352 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_11_16_PK_383_352_MSB 31
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_11_16_PK_383_352_LSB 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_11_16_PK_383_352_WIDTH 32
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_11_16_PK_383_352_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_11_16_PK_383_352_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_11_16_PK_383_352_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_11_16_PK_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_11_16_PK_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_11_16_PK_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_12_16     */
/* Register template: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_12_16 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 598             */
/* Field member: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_12_16.pk_415_384 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_12_16_PK_415_384_MSB 31
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_12_16_PK_415_384_LSB 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_12_16_PK_415_384_WIDTH 32
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_12_16_PK_415_384_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_12_16_PK_415_384_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_12_16_PK_415_384_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_12_16_PK_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_12_16_PK_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_12_16_PK_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_13_16     */
/* Register template: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_13_16 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 598             */
/* Field member: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_13_16.pk_447_416 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_13_16_PK_447_416_MSB 31
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_13_16_PK_447_416_LSB 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_13_16_PK_447_416_WIDTH 32
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_13_16_PK_447_416_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_13_16_PK_447_416_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_13_16_PK_447_416_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_13_16_PK_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_13_16_PK_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_13_16_PK_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_14_16     */
/* Register template: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_14_16 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 598             */
/* Field member: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_14_16.pk_479_448 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_14_16_PK_479_448_MSB 31
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_14_16_PK_479_448_LSB 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_14_16_PK_479_448_WIDTH 32
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_14_16_PK_479_448_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_14_16_PK_479_448_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_14_16_PK_479_448_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_14_16_PK_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_14_16_PK_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_14_16_PK_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_15_16     */
/* Register template: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_15_16 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 598             */
/* Field member: cap_ms_csr::sta_pk_efuse_val::sta_pk_efuse_val_15_16.pk_511_480 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_15_16_PK_511_480_MSB 31
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_15_16_PK_511_480_LSB 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_15_16_PK_511_480_WIDTH 32
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_15_16_PK_511_480_READ_ACCESS 1
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_15_16_PK_511_480_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_15_16_PK_511_480_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_15_16_PK_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_15_16_PK_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_PK_EFUSE_VAL_STA_PK_EFUSE_VAL_15_16_PK_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::cfg_ds16_efuse                               */
/* Register template: cap_ms_csr::cfg_ds16_efuse                           */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 606             */
/* Field member: cap_ms_csr::cfg_ds16_efuse.override_load_data_out         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_LOAD_DATA_OUT_MSB 16
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_LOAD_DATA_OUT_LSB 16
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_LOAD_DATA_OUT_WIDTH 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_LOAD_DATA_OUT_READ_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_LOAD_DATA_OUT_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_LOAD_DATA_OUT_RESET 0x0
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_LOAD_DATA_OUT_FIELD_MASK 0x00010000
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_LOAD_DATA_OUT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_LOAD_DATA_OUT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_LOAD_DATA_OUT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ms_csr::cfg_ds16_efuse.override_core_reset_l          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_RESET_L_MSB 15
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_RESET_L_LSB 15
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_RESET_L_WIDTH 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_RESET_L_READ_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_RESET_L_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_RESET_L_RESET 0x1
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_RESET_L_FIELD_MASK 0x00008000
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_RESET_L_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_RESET_L_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_RESET_L_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ms_csr::cfg_ds16_efuse.override_core_rotate_load      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ROTATE_LOAD_MSB 14
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ROTATE_LOAD_LSB 14
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ROTATE_LOAD_WIDTH 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ROTATE_LOAD_READ_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ROTATE_LOAD_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ROTATE_LOAD_RESET 0x0
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ROTATE_LOAD_FIELD_MASK 0x00004000
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ROTATE_LOAD_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ROTATE_LOAD_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ROTATE_LOAD_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ms_csr::cfg_ds16_efuse.override_core_rotate           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ROTATE_MSB 13
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ROTATE_LSB 13
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ROTATE_WIDTH 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ROTATE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ROTATE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ROTATE_RESET 0x0
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ROTATE_FIELD_MASK 0x00002000
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ROTATE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ROTATE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ROTATE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ms_csr::cfg_ds16_efuse.override_core_read             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_READ_MSB 12
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_READ_LSB 12
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_READ_WIDTH 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_READ_READ_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_READ_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_READ_RESET 0x0
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_READ_FIELD_MASK 0x00001000
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_READ_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_READ_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_READ_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ms_csr::cfg_ds16_efuse.override_core_req              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_REQ_MSB 11
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_REQ_LSB 11
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_REQ_WIDTH 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_REQ_READ_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_REQ_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_REQ_RESET 0x0
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_REQ_FIELD_MASK 0x00000800
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_REQ_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_REQ_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_REQ_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ms_csr::cfg_ds16_efuse.override_core_enable           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ENABLE_MSB 10
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ENABLE_LSB 10
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ENABLE_WIDTH 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ENABLE_RESET 0x0
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ENABLE_FIELD_MASK 0x00000400
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_MS_CSR_CFG_DS16_EFUSE_OVERRIDE_CORE_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ms_csr::cfg_ds16_efuse.timeout_sel                    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_DS16_EFUSE_TIMEOUT_SEL_MSB 9
#define CAP_MS_CSR_CFG_DS16_EFUSE_TIMEOUT_SEL_LSB 8
#define CAP_MS_CSR_CFG_DS16_EFUSE_TIMEOUT_SEL_WIDTH 2
#define CAP_MS_CSR_CFG_DS16_EFUSE_TIMEOUT_SEL_READ_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_TIMEOUT_SEL_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_TIMEOUT_SEL_RESET 0x1
#define CAP_MS_CSR_CFG_DS16_EFUSE_TIMEOUT_SEL_FIELD_MASK 0x00000300
#define CAP_MS_CSR_CFG_DS16_EFUSE_TIMEOUT_SEL_GET(x) \
   (((x) & 0x00000300) >> 8)
#define CAP_MS_CSR_CFG_DS16_EFUSE_TIMEOUT_SEL_SET(x) \
   (((x) << 8) & 0x00000300)
#define CAP_MS_CSR_CFG_DS16_EFUSE_TIMEOUT_SEL_MODIFY(r, x) \
   ((((x) << 8) & 0x00000300) | ((r) & 0xfffffcff))
/* Field member: cap_ms_csr::cfg_ds16_efuse.addr                           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_DS16_EFUSE_ADDR_MSB 7
#define CAP_MS_CSR_CFG_DS16_EFUSE_ADDR_LSB 3
#define CAP_MS_CSR_CFG_DS16_EFUSE_ADDR_WIDTH 5
#define CAP_MS_CSR_CFG_DS16_EFUSE_ADDR_READ_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_ADDR_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_ADDR_RESET 0x00
#define CAP_MS_CSR_CFG_DS16_EFUSE_ADDR_FIELD_MASK 0x000000f8
#define CAP_MS_CSR_CFG_DS16_EFUSE_ADDR_GET(x) (((x) & 0x000000f8) >> 3)
#define CAP_MS_CSR_CFG_DS16_EFUSE_ADDR_SET(x) (((x) << 3) & 0x000000f8)
#define CAP_MS_CSR_CFG_DS16_EFUSE_ADDR_MODIFY(r, x) \
   ((((x) << 3) & 0x000000f8) | ((r) & 0xffffff07))
/* Field member: cap_ms_csr::cfg_ds16_efuse.read                           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_DS16_EFUSE_READ_MSB 2
#define CAP_MS_CSR_CFG_DS16_EFUSE_READ_LSB 2
#define CAP_MS_CSR_CFG_DS16_EFUSE_READ_WIDTH 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_READ_READ_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_READ_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_READ_RESET 0x0
#define CAP_MS_CSR_CFG_DS16_EFUSE_READ_FIELD_MASK 0x00000004
#define CAP_MS_CSR_CFG_DS16_EFUSE_READ_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_CFG_DS16_EFUSE_READ_SET(x) (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_CFG_DS16_EFUSE_READ_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::cfg_ds16_efuse.enable                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_DS16_EFUSE_ENABLE_MSB 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_ENABLE_LSB 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_ENABLE_WIDTH 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_ENABLE_RESET 0x0
#define CAP_MS_CSR_CFG_DS16_EFUSE_ENABLE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_CFG_DS16_EFUSE_ENABLE_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_CFG_DS16_EFUSE_ENABLE_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_CFG_DS16_EFUSE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::cfg_ds16_efuse.reset_l                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_DS16_EFUSE_RESET_L_MSB 0
#define CAP_MS_CSR_CFG_DS16_EFUSE_RESET_L_LSB 0
#define CAP_MS_CSR_CFG_DS16_EFUSE_RESET_L_WIDTH 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_RESET_L_READ_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_RESET_L_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_DS16_EFUSE_RESET_L_RESET 0x1
#define CAP_MS_CSR_CFG_DS16_EFUSE_RESET_L_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CFG_DS16_EFUSE_RESET_L_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_DS16_EFUSE_RESET_L_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_DS16_EFUSE_RESET_L_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_ms_csr::sta_ds16_efuse                          */
/* Wide Register template: cap_ms_csr::sta_ds16_efuse                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 624             */
#define CAP_MS_CSR_STA_DS16_EFUSE_SIZE 0x8
#define CAP_MS_CSR_STA_DS16_EFUSE_BYTE_SIZE 0x20

/* Register type: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_0_5           */
/* Register template: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_0_5       */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 624             */
/* Field member: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_0_5.read_val_26_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_READ_VAL_26_0_MSB 31
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_READ_VAL_26_0_LSB 5
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_READ_VAL_26_0_WIDTH 27
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_READ_VAL_26_0_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_READ_VAL_26_0_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_READ_VAL_26_0_FIELD_MASK 0xffffffe0
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_READ_VAL_26_0_GET(x) \
   (((x) & 0xffffffe0) >> 5)
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_READ_VAL_26_0_SET(x) \
   (((x) << 5) & 0xffffffe0)
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_READ_VAL_26_0_MODIFY(r, x) \
   ((((x) << 5) & 0xffffffe0) | ((r) & 0x0000001f))
/* Field member: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_0_5.cpu_read_done */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_CPU_READ_DONE_MSB 4
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_CPU_READ_DONE_LSB 4
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_CPU_READ_DONE_WIDTH 1
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_CPU_READ_DONE_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_CPU_READ_DONE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_CPU_READ_DONE_FIELD_MASK 0x00000010
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_CPU_READ_DONE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_CPU_READ_DONE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_CPU_READ_DONE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_0_5.init_read_done */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_INIT_READ_DONE_MSB 3
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_INIT_READ_DONE_LSB 3
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_INIT_READ_DONE_WIDTH 1
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_INIT_READ_DONE_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_INIT_READ_DONE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_INIT_READ_DONE_FIELD_MASK 0x00000008
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_INIT_READ_DONE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_INIT_READ_DONE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_INIT_READ_DONE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_0_5.done       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_DONE_MSB 2
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_DONE_LSB 2
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_DONE_WIDTH 1
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_DONE_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_DONE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_DONE_FIELD_MASK 0x00000004
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_DONE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_DONE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_DONE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_0_5.ack        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_ACK_MSB 1
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_ACK_LSB 1
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_ACK_WIDTH 1
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_ACK_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_ACK_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_ACK_FIELD_MASK 0x00000002
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_ACK_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_ACK_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_ACK_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_0_5.ready      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_READY_MSB 0
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_READY_LSB 0
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_READY_WIDTH 1
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_READY_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_READY_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_READY_FIELD_MASK 0x00000001
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_READY_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_READY_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_0_5_READY_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_1_5           */
/* Register template: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_1_5       */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 624             */
/* Field member: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_1_5.read_val_58_27 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_1_5_READ_VAL_58_27_MSB 31
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_1_5_READ_VAL_58_27_LSB 0
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_1_5_READ_VAL_58_27_WIDTH 32
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_1_5_READ_VAL_58_27_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_1_5_READ_VAL_58_27_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_1_5_READ_VAL_58_27_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_1_5_READ_VAL_58_27_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_1_5_READ_VAL_58_27_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_1_5_READ_VAL_58_27_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_2_5           */
/* Register template: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_2_5       */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 624             */
/* Field member: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_2_5.read_val_90_59 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_2_5_READ_VAL_90_59_MSB 31
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_2_5_READ_VAL_90_59_LSB 0
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_2_5_READ_VAL_90_59_WIDTH 32
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_2_5_READ_VAL_90_59_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_2_5_READ_VAL_90_59_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_2_5_READ_VAL_90_59_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_2_5_READ_VAL_90_59_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_2_5_READ_VAL_90_59_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_2_5_READ_VAL_90_59_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_3_5           */
/* Register template: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_3_5       */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 624             */
/* Field member: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_3_5.read_val_122_91 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_3_5_READ_VAL_122_91_MSB 31
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_3_5_READ_VAL_122_91_LSB 0
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_3_5_READ_VAL_122_91_WIDTH 32
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_3_5_READ_VAL_122_91_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_3_5_READ_VAL_122_91_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_3_5_READ_VAL_122_91_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_3_5_READ_VAL_122_91_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_3_5_READ_VAL_122_91_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_3_5_READ_VAL_122_91_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_4_5           */
/* Register template: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_4_5       */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 624             */
/* Field member: cap_ms_csr::sta_ds16_efuse::sta_ds16_efuse_4_5.read_val_127_123 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_4_5_READ_VAL_127_123_MSB 4
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_4_5_READ_VAL_127_123_LSB 0
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_4_5_READ_VAL_127_123_WIDTH 5
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_4_5_READ_VAL_127_123_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_4_5_READ_VAL_127_123_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_4_5_READ_VAL_127_123_FIELD_MASK 0x0000001f
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_4_5_READ_VAL_127_123_GET(x) \
   ((x) & 0x0000001f)
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_4_5_READ_VAL_127_123_SET(x) \
   ((x) & 0x0000001f)
#define CAP_MS_CSR_STA_DS16_EFUSE_STA_DS16_EFUSE_4_5_READ_VAL_127_123_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Wide Register type: cap_ms_csr::sta_ds16_die_id                         */
/* Wide Register template: cap_ms_csr::sta_ds16_die_id                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 636             */
#define CAP_MS_CSR_STA_DS16_DIE_ID_SIZE 0x4
#define CAP_MS_CSR_STA_DS16_DIE_ID_BYTE_SIZE 0x10

/* Register type: cap_ms_csr::sta_ds16_die_id::sta_ds16_die_id_0_4         */
/* Register template: cap_ms_csr::sta_ds16_die_id::sta_ds16_die_id_0_4     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 636             */
/* Field member: cap_ms_csr::sta_ds16_die_id::sta_ds16_die_id_0_4.value_31_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_0_4_VALUE_31_0_MSB 31
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_0_4_VALUE_31_0_LSB 0
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_0_4_VALUE_31_0_WIDTH 32
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_0_4_VALUE_31_0_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_0_4_VALUE_31_0_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_0_4_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_0_4_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_0_4_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_0_4_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_ds16_die_id::sta_ds16_die_id_1_4         */
/* Register template: cap_ms_csr::sta_ds16_die_id::sta_ds16_die_id_1_4     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 636             */
/* Field member: cap_ms_csr::sta_ds16_die_id::sta_ds16_die_id_1_4.value_63_32 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_1_4_VALUE_63_32_MSB 31
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_1_4_VALUE_63_32_LSB 0
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_1_4_VALUE_63_32_WIDTH 32
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_1_4_VALUE_63_32_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_1_4_VALUE_63_32_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_1_4_VALUE_63_32_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_1_4_VALUE_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_1_4_VALUE_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_1_4_VALUE_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_ds16_die_id::sta_ds16_die_id_2_4         */
/* Register template: cap_ms_csr::sta_ds16_die_id::sta_ds16_die_id_2_4     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 636             */
/* Field member: cap_ms_csr::sta_ds16_die_id::sta_ds16_die_id_2_4.value_95_64 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_2_4_VALUE_95_64_MSB 31
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_2_4_VALUE_95_64_LSB 0
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_2_4_VALUE_95_64_WIDTH 32
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_2_4_VALUE_95_64_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_2_4_VALUE_95_64_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_2_4_VALUE_95_64_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_2_4_VALUE_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_2_4_VALUE_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_2_4_VALUE_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_ds16_die_id::sta_ds16_die_id_3_4         */
/* Register template: cap_ms_csr::sta_ds16_die_id::sta_ds16_die_id_3_4     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 636             */
/* Field member: cap_ms_csr::sta_ds16_die_id::sta_ds16_die_id_3_4.value_127_96 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_3_4_VALUE_127_96_MSB 31
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_3_4_VALUE_127_96_LSB 0
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_3_4_VALUE_127_96_WIDTH 32
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_3_4_VALUE_127_96_READ_ACCESS 1
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_3_4_VALUE_127_96_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_3_4_VALUE_127_96_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_3_4_VALUE_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_3_4_VALUE_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_DS16_DIE_ID_STA_DS16_DIE_ID_3_4_VALUE_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::cfg_ecc_disable_qspi_ram                     */
/* Register template: cap_ms_csr::cfg_ecc_disable_qspi_ram                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 641             */
/* Field member: cap_ms_csr::cfg_ecc_disable_qspi_ram.det                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_DET_MSB 1
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_DET_LSB 1
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_DET_WIDTH 1
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_DET_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_DET_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_DET_RESET 0x0
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_DET_FIELD_MASK 0x00000002
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_DET_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_DET_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_DET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::cfg_ecc_disable_qspi_ram.cor                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_COR_MSB 0
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_COR_LSB 0
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_COR_WIDTH 1
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_COR_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_COR_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_COR_RESET 0x0
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_COR_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_COR_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_COR_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_ECC_DISABLE_QSPI_RAM_COR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::sta_ecc_qspi_ram                             */
/* Register template: cap_ms_csr::sta_ecc_qspi_ram                         */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 648             */
/* Field member: cap_ms_csr::sta_ecc_qspi_ram.addr                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_ADDR_MSB 18
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_ADDR_LSB 9
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_ADDR_WIDTH 10
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_ADDR_READ_ACCESS 1
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_ADDR_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_ADDR_FIELD_MASK 0x0007fe00
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_ADDR_GET(x) (((x) & 0x0007fe00) >> 9)
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_ADDR_SET(x) (((x) << 9) & 0x0007fe00)
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_ADDR_MODIFY(r, x) \
   ((((x) << 9) & 0x0007fe00) | ((r) & 0xfff801ff))
/* Field member: cap_ms_csr::sta_ecc_qspi_ram.syndrome                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_SYNDROME_MSB 8
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_SYNDROME_LSB 2
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_SYNDROME_WIDTH 7
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_SYNDROME_READ_ACCESS 1
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_SYNDROME_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_SYNDROME_FIELD_MASK 0x000001fc
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_SYNDROME_GET(x) (((x) & 0x000001fc) >> 2)
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_SYNDROME_SET(x) \
   (((x) << 2) & 0x000001fc)
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000001fc) | ((r) & 0xfffffe03))
/* Field member: cap_ms_csr::sta_ecc_qspi_ram.correctable                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_CORRECTABLE_MSB 1
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_CORRECTABLE_LSB 1
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_CORRECTABLE_WIDTH 1
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_CORRECTABLE_READ_ACCESS 1
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_CORRECTABLE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::sta_ecc_qspi_ram.uncorrectable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_UNCORRECTABLE_MSB 0
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_UNCORRECTABLE_LSB 0
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_UNCORRECTABLE_WIDTH 1
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_UNCORRECTABLE_READ_ACCESS 1
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_ECC_QSPI_RAM_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::cfg_qspi                                     */
/* Register template: cap_ms_csr::cfg_qspi                                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 656             */
/* Field member: cap_ms_csr::cfg_qspi.rst                                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_QSPI_RST_MSB 1
#define CAP_MS_CSR_CFG_QSPI_RST_LSB 1
#define CAP_MS_CSR_CFG_QSPI_RST_WIDTH 1
#define CAP_MS_CSR_CFG_QSPI_RST_READ_ACCESS 1
#define CAP_MS_CSR_CFG_QSPI_RST_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_QSPI_RST_RESET 0x0
#define CAP_MS_CSR_CFG_QSPI_RST_FIELD_MASK 0x00000002
#define CAP_MS_CSR_CFG_QSPI_RST_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_CFG_QSPI_RST_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_CFG_QSPI_RST_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::cfg_qspi.ovr                                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_QSPI_OVR_MSB 0
#define CAP_MS_CSR_CFG_QSPI_OVR_LSB 0
#define CAP_MS_CSR_CFG_QSPI_OVR_WIDTH 1
#define CAP_MS_CSR_CFG_QSPI_OVR_READ_ACCESS 1
#define CAP_MS_CSR_CFG_QSPI_OVR_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_QSPI_OVR_RESET 0x0
#define CAP_MS_CSR_CFG_QSPI_OVR_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CFG_QSPI_OVR_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_QSPI_OVR_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_QSPI_OVR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::cfg_bist_ssram                               */
/* Register template: cap_ms_csr::cfg_bist_ssram                           */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 663             */
/* Field member: cap_ms_csr::cfg_bist_ssram.run                            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_BIST_SSRAM_RUN_MSB 0
#define CAP_MS_CSR_CFG_BIST_SSRAM_RUN_LSB 0
#define CAP_MS_CSR_CFG_BIST_SSRAM_RUN_WIDTH 1
#define CAP_MS_CSR_CFG_BIST_SSRAM_RUN_READ_ACCESS 1
#define CAP_MS_CSR_CFG_BIST_SSRAM_RUN_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_BIST_SSRAM_RUN_RESET 0x0
#define CAP_MS_CSR_CFG_BIST_SSRAM_RUN_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CFG_BIST_SSRAM_RUN_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_BIST_SSRAM_RUN_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_BIST_SSRAM_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::sta_bist_ssram                               */
/* Register template: cap_ms_csr::sta_bist_ssram                           */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 668             */
/* Field member: cap_ms_csr::sta_bist_ssram.done_pass                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_BIST_SSRAM_DONE_PASS_MSB 1
#define CAP_MS_CSR_STA_BIST_SSRAM_DONE_PASS_LSB 1
#define CAP_MS_CSR_STA_BIST_SSRAM_DONE_PASS_WIDTH 1
#define CAP_MS_CSR_STA_BIST_SSRAM_DONE_PASS_READ_ACCESS 1
#define CAP_MS_CSR_STA_BIST_SSRAM_DONE_PASS_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_BIST_SSRAM_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_MS_CSR_STA_BIST_SSRAM_DONE_PASS_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_STA_BIST_SSRAM_DONE_PASS_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_STA_BIST_SSRAM_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::sta_bist_ssram.done_fail                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_BIST_SSRAM_DONE_FAIL_MSB 0
#define CAP_MS_CSR_STA_BIST_SSRAM_DONE_FAIL_LSB 0
#define CAP_MS_CSR_STA_BIST_SSRAM_DONE_FAIL_WIDTH 1
#define CAP_MS_CSR_STA_BIST_SSRAM_DONE_FAIL_READ_ACCESS 1
#define CAP_MS_CSR_STA_BIST_SSRAM_DONE_FAIL_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_BIST_SSRAM_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_MS_CSR_STA_BIST_SSRAM_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_BIST_SSRAM_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_BIST_SSRAM_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::sta_ecc_bl2_ram                              */
/* Register template: cap_ms_csr::sta_ecc_bl2_ram                          */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 675             */
/* Field member: cap_ms_csr::sta_ecc_bl2_ram.addr                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_ECC_BL2_RAM_ADDR_MSB 21
#define CAP_MS_CSR_STA_ECC_BL2_RAM_ADDR_LSB 11
#define CAP_MS_CSR_STA_ECC_BL2_RAM_ADDR_WIDTH 11
#define CAP_MS_CSR_STA_ECC_BL2_RAM_ADDR_READ_ACCESS 1
#define CAP_MS_CSR_STA_ECC_BL2_RAM_ADDR_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ECC_BL2_RAM_ADDR_FIELD_MASK 0x003ff800
#define CAP_MS_CSR_STA_ECC_BL2_RAM_ADDR_GET(x) (((x) & 0x003ff800) >> 11)
#define CAP_MS_CSR_STA_ECC_BL2_RAM_ADDR_SET(x) (((x) << 11) & 0x003ff800)
#define CAP_MS_CSR_STA_ECC_BL2_RAM_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x003ff800) | ((r) & 0xffc007ff))
/* Field member: cap_ms_csr::sta_ecc_bl2_ram.syndrome                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_ECC_BL2_RAM_SYNDROME_MSB 10
#define CAP_MS_CSR_STA_ECC_BL2_RAM_SYNDROME_LSB 2
#define CAP_MS_CSR_STA_ECC_BL2_RAM_SYNDROME_WIDTH 9
#define CAP_MS_CSR_STA_ECC_BL2_RAM_SYNDROME_READ_ACCESS 1
#define CAP_MS_CSR_STA_ECC_BL2_RAM_SYNDROME_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ECC_BL2_RAM_SYNDROME_FIELD_MASK 0x000007fc
#define CAP_MS_CSR_STA_ECC_BL2_RAM_SYNDROME_GET(x) (((x) & 0x000007fc) >> 2)
#define CAP_MS_CSR_STA_ECC_BL2_RAM_SYNDROME_SET(x) (((x) << 2) & 0x000007fc)
#define CAP_MS_CSR_STA_ECC_BL2_RAM_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: cap_ms_csr::sta_ecc_bl2_ram.correctable                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_ECC_BL2_RAM_CORRECTABLE_MSB 1
#define CAP_MS_CSR_STA_ECC_BL2_RAM_CORRECTABLE_LSB 1
#define CAP_MS_CSR_STA_ECC_BL2_RAM_CORRECTABLE_WIDTH 1
#define CAP_MS_CSR_STA_ECC_BL2_RAM_CORRECTABLE_READ_ACCESS 1
#define CAP_MS_CSR_STA_ECC_BL2_RAM_CORRECTABLE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ECC_BL2_RAM_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_STA_ECC_BL2_RAM_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_STA_ECC_BL2_RAM_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_STA_ECC_BL2_RAM_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::sta_ecc_bl2_ram.uncorrectable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_ECC_BL2_RAM_UNCORRECTABLE_MSB 0
#define CAP_MS_CSR_STA_ECC_BL2_RAM_UNCORRECTABLE_LSB 0
#define CAP_MS_CSR_STA_ECC_BL2_RAM_UNCORRECTABLE_WIDTH 1
#define CAP_MS_CSR_STA_ECC_BL2_RAM_UNCORRECTABLE_READ_ACCESS 1
#define CAP_MS_CSR_STA_ECC_BL2_RAM_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_ECC_BL2_RAM_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_STA_ECC_BL2_RAM_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_ECC_BL2_RAM_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_ECC_BL2_RAM_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::cfg_ecc_disable_bl2_ram                      */
/* Register template: cap_ms_csr::cfg_ecc_disable_bl2_ram                  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 683             */
/* Field member: cap_ms_csr::cfg_ecc_disable_bl2_ram.det                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_DET_MSB 1
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_DET_LSB 1
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_DET_WIDTH 1
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_DET_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_DET_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_DET_RESET 0x0
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_DET_FIELD_MASK 0x00000002
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_DET_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_DET_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_DET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::cfg_ecc_disable_bl2_ram.cor                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_COR_MSB 0
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_COR_LSB 0
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_COR_WIDTH 1
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_COR_READ_ACCESS 1
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_COR_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_COR_RESET 0x0
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_COR_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_COR_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_COR_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_ECC_DISABLE_BL2_RAM_COR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::sta_mem_init_bl2_ram                         */
/* Register template: cap_ms_csr::sta_mem_init_bl2_ram                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 690             */
/* Field member: cap_ms_csr::sta_mem_init_bl2_ram.done                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_MEM_INIT_BL2_RAM_DONE_MSB 0
#define CAP_MS_CSR_STA_MEM_INIT_BL2_RAM_DONE_LSB 0
#define CAP_MS_CSR_STA_MEM_INIT_BL2_RAM_DONE_WIDTH 1
#define CAP_MS_CSR_STA_MEM_INIT_BL2_RAM_DONE_READ_ACCESS 1
#define CAP_MS_CSR_STA_MEM_INIT_BL2_RAM_DONE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_MEM_INIT_BL2_RAM_DONE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_STA_MEM_INIT_BL2_RAM_DONE_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_MEM_INIT_BL2_RAM_DONE_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_MEM_INIT_BL2_RAM_DONE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::cfg_ssram                                    */
/* Register template: cap_ms_csr::cfg_ssram                                */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 695             */
/* Field member: cap_ms_csr::cfg_ssram.secure_bit                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_SSRAM_SECURE_BIT_MSB 0
#define CAP_MS_CSR_CFG_SSRAM_SECURE_BIT_LSB 0
#define CAP_MS_CSR_CFG_SSRAM_SECURE_BIT_WIDTH 1
#define CAP_MS_CSR_CFG_SSRAM_SECURE_BIT_READ_ACCESS 1
#define CAP_MS_CSR_CFG_SSRAM_SECURE_BIT_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_SSRAM_SECURE_BIT_RESET 0x1
#define CAP_MS_CSR_CFG_SSRAM_SECURE_BIT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CFG_SSRAM_SECURE_BIT_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_SSRAM_SECURE_BIT_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_SSRAM_SECURE_BIT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::cfg_c2j_general                              */
/* Register template: cap_ms_csr::cfg_c2j_general                          */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 703             */
/* Field member: cap_ms_csr::cfg_c2j_general.num_shift                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_C2J_GENERAL_NUM_SHIFT_MSB 24
#define CAP_MS_CSR_CFG_C2J_GENERAL_NUM_SHIFT_LSB 18
#define CAP_MS_CSR_CFG_C2J_GENERAL_NUM_SHIFT_WIDTH 7
#define CAP_MS_CSR_CFG_C2J_GENERAL_NUM_SHIFT_READ_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_GENERAL_NUM_SHIFT_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_GENERAL_NUM_SHIFT_RESET 0x00
#define CAP_MS_CSR_CFG_C2J_GENERAL_NUM_SHIFT_FIELD_MASK 0x01fc0000
#define CAP_MS_CSR_CFG_C2J_GENERAL_NUM_SHIFT_GET(x) \
   (((x) & 0x01fc0000) >> 18)
#define CAP_MS_CSR_CFG_C2J_GENERAL_NUM_SHIFT_SET(x) \
   (((x) << 18) & 0x01fc0000)
#define CAP_MS_CSR_CFG_C2J_GENERAL_NUM_SHIFT_MODIFY(r, x) \
   ((((x) << 18) & 0x01fc0000) | ((r) & 0xfe03ffff))
/* Field member: cap_ms_csr::cfg_c2j_general.reset_enable                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_C2J_GENERAL_RESET_ENABLE_MSB 17
#define CAP_MS_CSR_CFG_C2J_GENERAL_RESET_ENABLE_LSB 17
#define CAP_MS_CSR_CFG_C2J_GENERAL_RESET_ENABLE_WIDTH 1
#define CAP_MS_CSR_CFG_C2J_GENERAL_RESET_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_GENERAL_RESET_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_GENERAL_RESET_ENABLE_RESET 0x0
#define CAP_MS_CSR_CFG_C2J_GENERAL_RESET_ENABLE_FIELD_MASK 0x00020000
#define CAP_MS_CSR_CFG_C2J_GENERAL_RESET_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_MS_CSR_CFG_C2J_GENERAL_RESET_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_MS_CSR_CFG_C2J_GENERAL_RESET_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ms_csr::cfg_c2j_general.shift_enable                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_C2J_GENERAL_SHIFT_ENABLE_MSB 16
#define CAP_MS_CSR_CFG_C2J_GENERAL_SHIFT_ENABLE_LSB 16
#define CAP_MS_CSR_CFG_C2J_GENERAL_SHIFT_ENABLE_WIDTH 1
#define CAP_MS_CSR_CFG_C2J_GENERAL_SHIFT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_GENERAL_SHIFT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_GENERAL_SHIFT_ENABLE_RESET 0x0
#define CAP_MS_CSR_CFG_C2J_GENERAL_SHIFT_ENABLE_FIELD_MASK 0x00010000
#define CAP_MS_CSR_CFG_C2J_GENERAL_SHIFT_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_MS_CSR_CFG_C2J_GENERAL_SHIFT_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_MS_CSR_CFG_C2J_GENERAL_SHIFT_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ms_csr::cfg_c2j_general.clkdiv                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_C2J_GENERAL_CLKDIV_MSB 15
#define CAP_MS_CSR_CFG_C2J_GENERAL_CLKDIV_LSB 0
#define CAP_MS_CSR_CFG_C2J_GENERAL_CLKDIV_WIDTH 16
#define CAP_MS_CSR_CFG_C2J_GENERAL_CLKDIV_READ_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_GENERAL_CLKDIV_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_GENERAL_CLKDIV_RESET 0x0053
#define CAP_MS_CSR_CFG_C2J_GENERAL_CLKDIV_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_CFG_C2J_GENERAL_CLKDIV_GET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_CFG_C2J_GENERAL_CLKDIV_SET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_CFG_C2J_GENERAL_CLKDIV_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: cap_ms_csr::cfg_c2j_tms                             */
/* Wide Register template: cap_ms_csr::cfg_c2j_tms                         */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 714             */
#define CAP_MS_CSR_CFG_C2J_TMS_SIZE 0x4
#define CAP_MS_CSR_CFG_C2J_TMS_BYTE_SIZE 0x10

/* Register type: cap_ms_csr::cfg_c2j_tms::cfg_c2j_tms_0_3                 */
/* Register template: cap_ms_csr::cfg_c2j_tms::cfg_c2j_tms_0_3             */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 714             */
/* Field member: cap_ms_csr::cfg_c2j_tms::cfg_c2j_tms_0_3.value_31_0       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_VALUE_31_0_MSB 31
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_VALUE_31_0_LSB 0
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_VALUE_31_0_WIDTH 32
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_VALUE_31_0_READ_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_VALUE_31_0_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_VALUE_31_0_RESET 0x00000000
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::cfg_c2j_tms::cfg_c2j_tms_1_3                 */
/* Register template: cap_ms_csr::cfg_c2j_tms::cfg_c2j_tms_1_3             */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 714             */
/* Field member: cap_ms_csr::cfg_c2j_tms::cfg_c2j_tms_1_3.value_63_32      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_VALUE_63_32_MSB 31
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_VALUE_63_32_LSB 0
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_VALUE_63_32_WIDTH 32
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_VALUE_63_32_READ_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_VALUE_63_32_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_VALUE_63_32_RESET 0x00000000
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_VALUE_63_32_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_VALUE_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_VALUE_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_VALUE_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::cfg_c2j_tms::cfg_c2j_tms_2_3                 */
/* Register template: cap_ms_csr::cfg_c2j_tms::cfg_c2j_tms_2_3             */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 714             */
/* Field member: cap_ms_csr::cfg_c2j_tms::cfg_c2j_tms_2_3.value_95_64      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_VALUE_95_64_MSB 31
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_VALUE_95_64_LSB 0
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_VALUE_95_64_WIDTH 32
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_VALUE_95_64_READ_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_VALUE_95_64_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_VALUE_95_64_RESET 0x00000000
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_VALUE_95_64_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_VALUE_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_VALUE_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_VALUE_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ms_csr::cfg_c2j_tdi                             */
/* Wide Register template: cap_ms_csr::cfg_c2j_tdi                         */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 722             */
#define CAP_MS_CSR_CFG_C2J_TDI_SIZE 0x4
#define CAP_MS_CSR_CFG_C2J_TDI_BYTE_SIZE 0x10

/* Register type: cap_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_0_3                 */
/* Register template: cap_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_0_3             */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 722             */
/* Field member: cap_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_0_3.value_31_0       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_VALUE_31_0_MSB 31
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_VALUE_31_0_LSB 0
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_VALUE_31_0_WIDTH 32
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_VALUE_31_0_READ_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_VALUE_31_0_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_VALUE_31_0_RESET 0x00000000
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_1_3                 */
/* Register template: cap_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_1_3             */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 722             */
/* Field member: cap_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_1_3.value_63_32      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_VALUE_63_32_MSB 31
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_VALUE_63_32_LSB 0
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_VALUE_63_32_WIDTH 32
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_VALUE_63_32_READ_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_VALUE_63_32_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_VALUE_63_32_RESET 0x00000000
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_VALUE_63_32_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_VALUE_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_VALUE_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_VALUE_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_2_3                 */
/* Register template: cap_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_2_3             */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 722             */
/* Field member: cap_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_2_3.value_95_64      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_VALUE_95_64_MSB 31
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_VALUE_95_64_LSB 0
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_VALUE_95_64_WIDTH 32
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_VALUE_95_64_READ_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_VALUE_95_64_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_VALUE_95_64_RESET 0x00000000
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_VALUE_95_64_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_VALUE_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_VALUE_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_VALUE_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ms_csr::sta_c2j_status                          */
/* Wide Register template: cap_ms_csr::sta_c2j_status                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 730             */
#define CAP_MS_CSR_STA_C2J_STATUS_SIZE 0x4
#define CAP_MS_CSR_STA_C2J_STATUS_BYTE_SIZE 0x10

/* Register type: cap_ms_csr::sta_c2j_status::sta_c2j_status_0_3           */
/* Register template: cap_ms_csr::sta_c2j_status::sta_c2j_status_0_3       */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 730             */
/* Field member: cap_ms_csr::sta_c2j_status::sta_c2j_status_0_3.data_29_0  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_DATA_29_0_MSB 31
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_DATA_29_0_LSB 2
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_DATA_29_0_WIDTH 30
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_DATA_29_0_READ_ACCESS 1
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_DATA_29_0_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_DATA_29_0_FIELD_MASK 0xfffffffc
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_DATA_29_0_GET(x) \
   (((x) & 0xfffffffc) >> 2)
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_DATA_29_0_SET(x) \
   (((x) << 2) & 0xfffffffc)
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_DATA_29_0_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffc) | ((r) & 0x00000003))
/* Field member: cap_ms_csr::sta_c2j_status::sta_c2j_status_0_3.reset_done */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_RESET_DONE_MSB 1
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_RESET_DONE_LSB 1
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_RESET_DONE_WIDTH 1
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_RESET_DONE_READ_ACCESS 1
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_RESET_DONE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_RESET_DONE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_RESET_DONE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_RESET_DONE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_RESET_DONE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::sta_c2j_status::sta_c2j_status_0_3.shift_done */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_SHIFT_DONE_MSB 0
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_SHIFT_DONE_LSB 0
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_SHIFT_DONE_WIDTH 1
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_SHIFT_DONE_READ_ACCESS 1
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_SHIFT_DONE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_SHIFT_DONE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_SHIFT_DONE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_SHIFT_DONE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_SHIFT_DONE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::sta_c2j_status::sta_c2j_status_1_3           */
/* Register template: cap_ms_csr::sta_c2j_status::sta_c2j_status_1_3       */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 730             */
/* Field member: cap_ms_csr::sta_c2j_status::sta_c2j_status_1_3.data_61_30 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_DATA_61_30_MSB 31
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_DATA_61_30_LSB 0
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_DATA_61_30_WIDTH 32
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_DATA_61_30_READ_ACCESS 1
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_DATA_61_30_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_DATA_61_30_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_DATA_61_30_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_DATA_61_30_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_DATA_61_30_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_c2j_status::sta_c2j_status_2_3           */
/* Register template: cap_ms_csr::sta_c2j_status::sta_c2j_status_2_3       */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 730             */
/* Field member: cap_ms_csr::sta_c2j_status::sta_c2j_status_2_3.data_63_62 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_DATA_63_62_MSB 1
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_DATA_63_62_LSB 0
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_DATA_63_62_WIDTH 2
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_DATA_63_62_READ_ACCESS 1
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_DATA_63_62_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_DATA_63_62_FIELD_MASK 0x00000003
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_DATA_63_62_GET(x) \
   ((x) & 0x00000003)
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_DATA_63_62_SET(x) \
   ((x) & 0x00000003)
#define CAP_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_DATA_63_62_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_ms_csr::cfg_mdio_general                             */
/* Register template: cap_ms_csr::cfg_mdio_general                         */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 739             */
/* Field member: cap_ms_csr::cfg_mdio_general.dev_type                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_MDIO_GENERAL_DEV_TYPE_MSB 28
#define CAP_MS_CSR_CFG_MDIO_GENERAL_DEV_TYPE_LSB 24
#define CAP_MS_CSR_CFG_MDIO_GENERAL_DEV_TYPE_WIDTH 5
#define CAP_MS_CSR_CFG_MDIO_GENERAL_DEV_TYPE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_GENERAL_DEV_TYPE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_GENERAL_DEV_TYPE_RESET 0x00
#define CAP_MS_CSR_CFG_MDIO_GENERAL_DEV_TYPE_FIELD_MASK 0x1f000000
#define CAP_MS_CSR_CFG_MDIO_GENERAL_DEV_TYPE_GET(x) \
   (((x) & 0x1f000000) >> 24)
#define CAP_MS_CSR_CFG_MDIO_GENERAL_DEV_TYPE_SET(x) \
   (((x) << 24) & 0x1f000000)
#define CAP_MS_CSR_CFG_MDIO_GENERAL_DEV_TYPE_MODIFY(r, x) \
   ((((x) << 24) & 0x1f000000) | ((r) & 0xe0ffffff))
/* Field member: cap_ms_csr::cfg_mdio_general.phy_addr                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_MDIO_GENERAL_PHY_ADDR_MSB 23
#define CAP_MS_CSR_CFG_MDIO_GENERAL_PHY_ADDR_LSB 19
#define CAP_MS_CSR_CFG_MDIO_GENERAL_PHY_ADDR_WIDTH 5
#define CAP_MS_CSR_CFG_MDIO_GENERAL_PHY_ADDR_READ_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_GENERAL_PHY_ADDR_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_GENERAL_PHY_ADDR_RESET 0x00
#define CAP_MS_CSR_CFG_MDIO_GENERAL_PHY_ADDR_FIELD_MASK 0x00f80000
#define CAP_MS_CSR_CFG_MDIO_GENERAL_PHY_ADDR_GET(x) \
   (((x) & 0x00f80000) >> 19)
#define CAP_MS_CSR_CFG_MDIO_GENERAL_PHY_ADDR_SET(x) \
   (((x) << 19) & 0x00f80000)
#define CAP_MS_CSR_CFG_MDIO_GENERAL_PHY_ADDR_MODIFY(r, x) \
   ((((x) << 19) & 0x00f80000) | ((r) & 0xff07ffff))
/* Field member: cap_ms_csr::cfg_mdio_general.read_inc                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_MDIO_GENERAL_READ_INC_MSB 18
#define CAP_MS_CSR_CFG_MDIO_GENERAL_READ_INC_LSB 18
#define CAP_MS_CSR_CFG_MDIO_GENERAL_READ_INC_WIDTH 1
#define CAP_MS_CSR_CFG_MDIO_GENERAL_READ_INC_READ_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_GENERAL_READ_INC_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_GENERAL_READ_INC_RESET 0x0
#define CAP_MS_CSR_CFG_MDIO_GENERAL_READ_INC_FIELD_MASK 0x00040000
#define CAP_MS_CSR_CFG_MDIO_GENERAL_READ_INC_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_MS_CSR_CFG_MDIO_GENERAL_READ_INC_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_MS_CSR_CFG_MDIO_GENERAL_READ_INC_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ms_csr::cfg_mdio_general.no_pre                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_MDIO_GENERAL_NO_PRE_MSB 17
#define CAP_MS_CSR_CFG_MDIO_GENERAL_NO_PRE_LSB 17
#define CAP_MS_CSR_CFG_MDIO_GENERAL_NO_PRE_WIDTH 1
#define CAP_MS_CSR_CFG_MDIO_GENERAL_NO_PRE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_GENERAL_NO_PRE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_GENERAL_NO_PRE_RESET 0x1
#define CAP_MS_CSR_CFG_MDIO_GENERAL_NO_PRE_FIELD_MASK 0x00020000
#define CAP_MS_CSR_CFG_MDIO_GENERAL_NO_PRE_GET(x) (((x) & 0x00020000) >> 17)
#define CAP_MS_CSR_CFG_MDIO_GENERAL_NO_PRE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_MS_CSR_CFG_MDIO_GENERAL_NO_PRE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ms_csr::cfg_mdio_general.cls22                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_MDIO_GENERAL_CLS22_MSB 16
#define CAP_MS_CSR_CFG_MDIO_GENERAL_CLS22_LSB 16
#define CAP_MS_CSR_CFG_MDIO_GENERAL_CLS22_WIDTH 1
#define CAP_MS_CSR_CFG_MDIO_GENERAL_CLS22_READ_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_GENERAL_CLS22_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_GENERAL_CLS22_RESET 0x1
#define CAP_MS_CSR_CFG_MDIO_GENERAL_CLS22_FIELD_MASK 0x00010000
#define CAP_MS_CSR_CFG_MDIO_GENERAL_CLS22_GET(x) (((x) & 0x00010000) >> 16)
#define CAP_MS_CSR_CFG_MDIO_GENERAL_CLS22_SET(x) (((x) << 16) & 0x00010000)
#define CAP_MS_CSR_CFG_MDIO_GENERAL_CLS22_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ms_csr::cfg_mdio_general.clkdiv                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_MDIO_GENERAL_CLKDIV_MSB 15
#define CAP_MS_CSR_CFG_MDIO_GENERAL_CLKDIV_LSB 0
#define CAP_MS_CSR_CFG_MDIO_GENERAL_CLKDIV_WIDTH 16
#define CAP_MS_CSR_CFG_MDIO_GENERAL_CLKDIV_READ_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_GENERAL_CLKDIV_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_GENERAL_CLKDIV_RESET 0x0140
#define CAP_MS_CSR_CFG_MDIO_GENERAL_CLKDIV_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_CFG_MDIO_GENERAL_CLKDIV_GET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_CFG_MDIO_GENERAL_CLKDIV_SET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_CFG_MDIO_GENERAL_CLKDIV_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::cfg_mdio_access                              */
/* Register template: cap_ms_csr::cfg_mdio_access                          */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 750             */
/* Field member: cap_ms_csr::cfg_mdio_access.write_data                    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_MDIO_ACCESS_WRITE_DATA_MSB 18
#define CAP_MS_CSR_CFG_MDIO_ACCESS_WRITE_DATA_LSB 3
#define CAP_MS_CSR_CFG_MDIO_ACCESS_WRITE_DATA_WIDTH 16
#define CAP_MS_CSR_CFG_MDIO_ACCESS_WRITE_DATA_READ_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_ACCESS_WRITE_DATA_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_ACCESS_WRITE_DATA_RESET 0x0000
#define CAP_MS_CSR_CFG_MDIO_ACCESS_WRITE_DATA_FIELD_MASK 0x0007fff8
#define CAP_MS_CSR_CFG_MDIO_ACCESS_WRITE_DATA_GET(x) \
   (((x) & 0x0007fff8) >> 3)
#define CAP_MS_CSR_CFG_MDIO_ACCESS_WRITE_DATA_SET(x) \
   (((x) << 3) & 0x0007fff8)
#define CAP_MS_CSR_CFG_MDIO_ACCESS_WRITE_DATA_MODIFY(r, x) \
   ((((x) << 3) & 0x0007fff8) | ((r) & 0xfff80007))
/* Field member: cap_ms_csr::cfg_mdio_access.addrdata                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_MDIO_ACCESS_ADDRDATA_MSB 2
#define CAP_MS_CSR_CFG_MDIO_ACCESS_ADDRDATA_LSB 2
#define CAP_MS_CSR_CFG_MDIO_ACCESS_ADDRDATA_WIDTH 1
#define CAP_MS_CSR_CFG_MDIO_ACCESS_ADDRDATA_READ_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_ACCESS_ADDRDATA_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_ACCESS_ADDRDATA_RESET 0x0
#define CAP_MS_CSR_CFG_MDIO_ACCESS_ADDRDATA_FIELD_MASK 0x00000004
#define CAP_MS_CSR_CFG_MDIO_ACCESS_ADDRDATA_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_CFG_MDIO_ACCESS_ADDRDATA_SET(x) (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_CFG_MDIO_ACCESS_ADDRDATA_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::cfg_mdio_access.readwrite                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_MDIO_ACCESS_READWRITE_MSB 1
#define CAP_MS_CSR_CFG_MDIO_ACCESS_READWRITE_LSB 1
#define CAP_MS_CSR_CFG_MDIO_ACCESS_READWRITE_WIDTH 1
#define CAP_MS_CSR_CFG_MDIO_ACCESS_READWRITE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_ACCESS_READWRITE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_ACCESS_READWRITE_RESET 0x0
#define CAP_MS_CSR_CFG_MDIO_ACCESS_READWRITE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_CFG_MDIO_ACCESS_READWRITE_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_CFG_MDIO_ACCESS_READWRITE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_CFG_MDIO_ACCESS_READWRITE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::cfg_mdio_access.request                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_MDIO_ACCESS_REQUEST_MSB 0
#define CAP_MS_CSR_CFG_MDIO_ACCESS_REQUEST_LSB 0
#define CAP_MS_CSR_CFG_MDIO_ACCESS_REQUEST_WIDTH 1
#define CAP_MS_CSR_CFG_MDIO_ACCESS_REQUEST_READ_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_ACCESS_REQUEST_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_MDIO_ACCESS_REQUEST_RESET 0x0
#define CAP_MS_CSR_CFG_MDIO_ACCESS_REQUEST_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CFG_MDIO_ACCESS_REQUEST_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_MDIO_ACCESS_REQUEST_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_MDIO_ACCESS_REQUEST_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::sta_mdio_status                              */
/* Register template: cap_ms_csr::sta_mdio_status                          */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 759             */
/* Field member: cap_ms_csr::sta_mdio_status.read_data                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_MDIO_STATUS_READ_DATA_MSB 16
#define CAP_MS_CSR_STA_MDIO_STATUS_READ_DATA_LSB 1
#define CAP_MS_CSR_STA_MDIO_STATUS_READ_DATA_WIDTH 16
#define CAP_MS_CSR_STA_MDIO_STATUS_READ_DATA_READ_ACCESS 1
#define CAP_MS_CSR_STA_MDIO_STATUS_READ_DATA_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_MDIO_STATUS_READ_DATA_FIELD_MASK 0x0001fffe
#define CAP_MS_CSR_STA_MDIO_STATUS_READ_DATA_GET(x) (((x) & 0x0001fffe) >> 1)
#define CAP_MS_CSR_STA_MDIO_STATUS_READ_DATA_SET(x) \
   (((x) << 1) & 0x0001fffe)
#define CAP_MS_CSR_STA_MDIO_STATUS_READ_DATA_MODIFY(r, x) \
   ((((x) << 1) & 0x0001fffe) | ((r) & 0xfffe0001))
/* Field member: cap_ms_csr::sta_mdio_status.done                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_MDIO_STATUS_DONE_MSB 0
#define CAP_MS_CSR_STA_MDIO_STATUS_DONE_LSB 0
#define CAP_MS_CSR_STA_MDIO_STATUS_DONE_WIDTH 1
#define CAP_MS_CSR_STA_MDIO_STATUS_DONE_READ_ACCESS 1
#define CAP_MS_CSR_STA_MDIO_STATUS_DONE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_MDIO_STATUS_DONE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_STA_MDIO_STATUS_DONE_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_MDIO_STATUS_DONE_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_MDIO_STATUS_DONE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::sta_tap_chipid                               */
/* Register template: cap_ms_csr::sta_tap_chipid                           */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 765             */
/* Field member: cap_ms_csr::sta_tap_chipid.value                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_TAP_CHIPID_VALUE_MSB 31
#define CAP_MS_CSR_STA_TAP_CHIPID_VALUE_LSB 0
#define CAP_MS_CSR_STA_TAP_CHIPID_VALUE_WIDTH 32
#define CAP_MS_CSR_STA_TAP_CHIPID_VALUE_READ_ACCESS 1
#define CAP_MS_CSR_STA_TAP_CHIPID_VALUE_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_TAP_CHIPID_VALUE_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_STA_TAP_CHIPID_VALUE_GET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_TAP_CHIPID_VALUE_SET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_STA_TAP_CHIPID_VALUE_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_ms_csr::cfg_dci                                      */
/* Register template: cap_ms_csr::cfg_dci                                  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 770             */
/* Field member: cap_ms_csr::cfg_dci.unused_GRANT_val                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_DCI_UNUSED_GRANT_VAL_MSB 31
#define CAP_MS_CSR_CFG_DCI_UNUSED_GRANT_VAL_LSB 16
#define CAP_MS_CSR_CFG_DCI_UNUSED_GRANT_VAL_WIDTH 16
#define CAP_MS_CSR_CFG_DCI_UNUSED_GRANT_VAL_READ_ACCESS 1
#define CAP_MS_CSR_CFG_DCI_UNUSED_GRANT_VAL_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_DCI_UNUSED_GRANT_VAL_RESET 0x0000
#define CAP_MS_CSR_CFG_DCI_UNUSED_GRANT_VAL_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_CFG_DCI_UNUSED_GRANT_VAL_GET(x) (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_CFG_DCI_UNUSED_GRANT_VAL_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_CFG_DCI_UNUSED_GRANT_VAL_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::cfg_dci.unused_GRANT_ovr                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_DCI_UNUSED_GRANT_OVR_MSB 15
#define CAP_MS_CSR_CFG_DCI_UNUSED_GRANT_OVR_LSB 0
#define CAP_MS_CSR_CFG_DCI_UNUSED_GRANT_OVR_WIDTH 16
#define CAP_MS_CSR_CFG_DCI_UNUSED_GRANT_OVR_READ_ACCESS 1
#define CAP_MS_CSR_CFG_DCI_UNUSED_GRANT_OVR_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_DCI_UNUSED_GRANT_OVR_RESET 0x0000
#define CAP_MS_CSR_CFG_DCI_UNUSED_GRANT_OVR_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_CFG_DCI_UNUSED_GRANT_OVR_GET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_CFG_DCI_UNUSED_GRANT_OVR_SET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_CFG_DCI_UNUSED_GRANT_OVR_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::cfg_ms_dap                                   */
/* Register template: cap_ms_csr::cfg_ms_dap                               */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 778             */
/* Field member: cap_ms_csr::cfg_ms_dap.mux_sel                            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_MS_DAP_MUX_SEL_MSB 1
#define CAP_MS_CSR_CFG_MS_DAP_MUX_SEL_LSB 0
#define CAP_MS_CSR_CFG_MS_DAP_MUX_SEL_WIDTH 2
#define CAP_MS_CSR_CFG_MS_DAP_MUX_SEL_READ_ACCESS 1
#define CAP_MS_CSR_CFG_MS_DAP_MUX_SEL_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_MS_DAP_MUX_SEL_RESET 0x0
#define CAP_MS_CSR_CFG_MS_DAP_MUX_SEL_FIELD_MASK 0x00000003
#define CAP_MS_CSR_CFG_MS_DAP_MUX_SEL_GET(x) ((x) & 0x00000003)
#define CAP_MS_CSR_CFG_MS_DAP_MUX_SEL_SET(x) ((x) & 0x00000003)
#define CAP_MS_CSR_CFG_MS_DAP_MUX_SEL_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_ms_csr::cfg_socket                                   */
/* Register template: cap_ms_csr::cfg_socket                               */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 785             */
/* Field member: cap_ms_csr::cfg_socket.stall_on_same_id_s18               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_S18_MSB 1
#define CAP_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_S18_LSB 1
#define CAP_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_S18_WIDTH 1
#define CAP_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_S18_READ_ACCESS 1
#define CAP_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_S18_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_S18_RESET 0x0
#define CAP_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_S18_FIELD_MASK 0x00000002
#define CAP_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_S18_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_S18_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_S18_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::cfg_socket.stall_on_same_id_prp               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_PRP_MSB 0
#define CAP_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_PRP_LSB 0
#define CAP_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_PRP_WIDTH 1
#define CAP_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_PRP_READ_ACCESS 1
#define CAP_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_PRP_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_PRP_RESET 0x0
#define CAP_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_PRP_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_PRP_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_PRP_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_PRP_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::cfg_msem                                     */
/* Register template: cap_ms_csr::cfg_msem                                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 793             */
/* Field member: cap_ms_csr::cfg_msem.awcache                              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_MSEM_AWCACHE_MSB 7
#define CAP_MS_CSR_CFG_MSEM_AWCACHE_LSB 4
#define CAP_MS_CSR_CFG_MSEM_AWCACHE_WIDTH 4
#define CAP_MS_CSR_CFG_MSEM_AWCACHE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_MSEM_AWCACHE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_MSEM_AWCACHE_RESET 0x0
#define CAP_MS_CSR_CFG_MSEM_AWCACHE_FIELD_MASK 0x000000f0
#define CAP_MS_CSR_CFG_MSEM_AWCACHE_GET(x) (((x) & 0x000000f0) >> 4)
#define CAP_MS_CSR_CFG_MSEM_AWCACHE_SET(x) (((x) << 4) & 0x000000f0)
#define CAP_MS_CSR_CFG_MSEM_AWCACHE_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_ms_csr::cfg_msem.arcache                              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_MSEM_ARCACHE_MSB 3
#define CAP_MS_CSR_CFG_MSEM_ARCACHE_LSB 0
#define CAP_MS_CSR_CFG_MSEM_ARCACHE_WIDTH 4
#define CAP_MS_CSR_CFG_MSEM_ARCACHE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_MSEM_ARCACHE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_MSEM_ARCACHE_RESET 0x0
#define CAP_MS_CSR_CFG_MSEM_ARCACHE_FIELD_MASK 0x0000000f
#define CAP_MS_CSR_CFG_MSEM_ARCACHE_GET(x) ((x) & 0x0000000f)
#define CAP_MS_CSR_CFG_MSEM_ARCACHE_SET(x) ((x) & 0x0000000f)
#define CAP_MS_CSR_CFG_MSEM_ARCACHE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_ms_csr::cfg_cache_esec                               */
/* Register template: cap_ms_csr::cfg_cache_esec                           */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 799             */
/* Field member: cap_ms_csr::cfg_cache_esec.awcache                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_CACHE_ESEC_AWCACHE_MSB 7
#define CAP_MS_CSR_CFG_CACHE_ESEC_AWCACHE_LSB 4
#define CAP_MS_CSR_CFG_CACHE_ESEC_AWCACHE_WIDTH 4
#define CAP_MS_CSR_CFG_CACHE_ESEC_AWCACHE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_CACHE_ESEC_AWCACHE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_CACHE_ESEC_AWCACHE_RESET 0x0
#define CAP_MS_CSR_CFG_CACHE_ESEC_AWCACHE_FIELD_MASK 0x000000f0
#define CAP_MS_CSR_CFG_CACHE_ESEC_AWCACHE_GET(x) (((x) & 0x000000f0) >> 4)
#define CAP_MS_CSR_CFG_CACHE_ESEC_AWCACHE_SET(x) (((x) << 4) & 0x000000f0)
#define CAP_MS_CSR_CFG_CACHE_ESEC_AWCACHE_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_ms_csr::cfg_cache_esec.arcache                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_CACHE_ESEC_ARCACHE_MSB 3
#define CAP_MS_CSR_CFG_CACHE_ESEC_ARCACHE_LSB 0
#define CAP_MS_CSR_CFG_CACHE_ESEC_ARCACHE_WIDTH 4
#define CAP_MS_CSR_CFG_CACHE_ESEC_ARCACHE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_CACHE_ESEC_ARCACHE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_CACHE_ESEC_ARCACHE_RESET 0x0
#define CAP_MS_CSR_CFG_CACHE_ESEC_ARCACHE_FIELD_MASK 0x0000000f
#define CAP_MS_CSR_CFG_CACHE_ESEC_ARCACHE_GET(x) ((x) & 0x0000000f)
#define CAP_MS_CSR_CFG_CACHE_ESEC_ARCACHE_SET(x) ((x) & 0x0000000f)
#define CAP_MS_CSR_CFG_CACHE_ESEC_ARCACHE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_ms_csr::cfg_uid2sid                                  */
/* Register template: cap_ms_csr::cfg_uid2sid                              */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 805             */
/* Field member: cap_ms_csr::cfg_uid2sid.passthrough                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_UID2SID_PASSTHROUGH_MSB 21
#define CAP_MS_CSR_CFG_UID2SID_PASSTHROUGH_LSB 21
#define CAP_MS_CSR_CFG_UID2SID_PASSTHROUGH_WIDTH 1
#define CAP_MS_CSR_CFG_UID2SID_PASSTHROUGH_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SID_PASSTHROUGH_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SID_PASSTHROUGH_RESET 0x0
#define CAP_MS_CSR_CFG_UID2SID_PASSTHROUGH_FIELD_MASK 0x00200000
#define CAP_MS_CSR_CFG_UID2SID_PASSTHROUGH_GET(x) (((x) & 0x00200000) >> 21)
#define CAP_MS_CSR_CFG_UID2SID_PASSTHROUGH_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_MS_CSR_CFG_UID2SID_PASSTHROUGH_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_ms_csr::cfg_uid2sid.id2                               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_UID2SID_ID2_MSB 20
#define CAP_MS_CSR_CFG_UID2SID_ID2_LSB 14
#define CAP_MS_CSR_CFG_UID2SID_ID2_WIDTH 7
#define CAP_MS_CSR_CFG_UID2SID_ID2_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SID_ID2_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SID_ID2_RESET 0x03
#define CAP_MS_CSR_CFG_UID2SID_ID2_FIELD_MASK 0x001fc000
#define CAP_MS_CSR_CFG_UID2SID_ID2_GET(x) (((x) & 0x001fc000) >> 14)
#define CAP_MS_CSR_CFG_UID2SID_ID2_SET(x) (((x) << 14) & 0x001fc000)
#define CAP_MS_CSR_CFG_UID2SID_ID2_MODIFY(r, x) \
   ((((x) << 14) & 0x001fc000) | ((r) & 0xffe03fff))
/* Field member: cap_ms_csr::cfg_uid2sid.id1                               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_UID2SID_ID1_MSB 13
#define CAP_MS_CSR_CFG_UID2SID_ID1_LSB 7
#define CAP_MS_CSR_CFG_UID2SID_ID1_WIDTH 7
#define CAP_MS_CSR_CFG_UID2SID_ID1_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SID_ID1_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SID_ID1_RESET 0x02
#define CAP_MS_CSR_CFG_UID2SID_ID1_FIELD_MASK 0x00003f80
#define CAP_MS_CSR_CFG_UID2SID_ID1_GET(x) (((x) & 0x00003f80) >> 7)
#define CAP_MS_CSR_CFG_UID2SID_ID1_SET(x) (((x) << 7) & 0x00003f80)
#define CAP_MS_CSR_CFG_UID2SID_ID1_MODIFY(r, x) \
   ((((x) << 7) & 0x00003f80) | ((r) & 0xffffc07f))
/* Field member: cap_ms_csr::cfg_uid2sid.id0                               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_UID2SID_ID0_MSB 6
#define CAP_MS_CSR_CFG_UID2SID_ID0_LSB 0
#define CAP_MS_CSR_CFG_UID2SID_ID0_WIDTH 7
#define CAP_MS_CSR_CFG_UID2SID_ID0_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SID_ID0_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SID_ID0_RESET 0x01
#define CAP_MS_CSR_CFG_UID2SID_ID0_FIELD_MASK 0x0000007f
#define CAP_MS_CSR_CFG_UID2SID_ID0_GET(x) ((x) & 0x0000007f)
#define CAP_MS_CSR_CFG_UID2SID_ID0_SET(x) ((x) & 0x0000007f)
#define CAP_MS_CSR_CFG_UID2SID_ID0_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Register type: cap_ms_csr::cfg_sid2uid                                  */
/* Register template: cap_ms_csr::cfg_sid2uid                              */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 815             */
/* Field member: cap_ms_csr::cfg_sid2uid.wr_stall_en                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_SID2UID_WR_STALL_EN_MSB 26
#define CAP_MS_CSR_CFG_SID2UID_WR_STALL_EN_LSB 24
#define CAP_MS_CSR_CFG_SID2UID_WR_STALL_EN_WIDTH 3
#define CAP_MS_CSR_CFG_SID2UID_WR_STALL_EN_READ_ACCESS 1
#define CAP_MS_CSR_CFG_SID2UID_WR_STALL_EN_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_SID2UID_WR_STALL_EN_RESET 0x7
#define CAP_MS_CSR_CFG_SID2UID_WR_STALL_EN_FIELD_MASK 0x07000000
#define CAP_MS_CSR_CFG_SID2UID_WR_STALL_EN_GET(x) (((x) & 0x07000000) >> 24)
#define CAP_MS_CSR_CFG_SID2UID_WR_STALL_EN_SET(x) \
   (((x) << 24) & 0x07000000)
#define CAP_MS_CSR_CFG_SID2UID_WR_STALL_EN_MODIFY(r, x) \
   ((((x) << 24) & 0x07000000) | ((r) & 0xf8ffffff))
/* Field member: cap_ms_csr::cfg_sid2uid.rd_stall_en                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_SID2UID_RD_STALL_EN_MSB 23
#define CAP_MS_CSR_CFG_SID2UID_RD_STALL_EN_LSB 21
#define CAP_MS_CSR_CFG_SID2UID_RD_STALL_EN_WIDTH 3
#define CAP_MS_CSR_CFG_SID2UID_RD_STALL_EN_READ_ACCESS 1
#define CAP_MS_CSR_CFG_SID2UID_RD_STALL_EN_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_SID2UID_RD_STALL_EN_RESET 0x7
#define CAP_MS_CSR_CFG_SID2UID_RD_STALL_EN_FIELD_MASK 0x00e00000
#define CAP_MS_CSR_CFG_SID2UID_RD_STALL_EN_GET(x) (((x) & 0x00e00000) >> 21)
#define CAP_MS_CSR_CFG_SID2UID_RD_STALL_EN_SET(x) \
   (((x) << 21) & 0x00e00000)
#define CAP_MS_CSR_CFG_SID2UID_RD_STALL_EN_MODIFY(r, x) \
   ((((x) << 21) & 0x00e00000) | ((r) & 0xff1fffff))
/* Field member: cap_ms_csr::cfg_sid2uid.bist_run                          */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_SID2UID_BIST_RUN_MSB 20
#define CAP_MS_CSR_CFG_SID2UID_BIST_RUN_LSB 20
#define CAP_MS_CSR_CFG_SID2UID_BIST_RUN_WIDTH 1
#define CAP_MS_CSR_CFG_SID2UID_BIST_RUN_READ_ACCESS 1
#define CAP_MS_CSR_CFG_SID2UID_BIST_RUN_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_SID2UID_BIST_RUN_RESET 0x0
#define CAP_MS_CSR_CFG_SID2UID_BIST_RUN_FIELD_MASK 0x00100000
#define CAP_MS_CSR_CFG_SID2UID_BIST_RUN_GET(x) (((x) & 0x00100000) >> 20)
#define CAP_MS_CSR_CFG_SID2UID_BIST_RUN_SET(x) (((x) << 20) & 0x00100000)
#define CAP_MS_CSR_CFG_SID2UID_BIST_RUN_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_ms_csr::cfg_sid2uid.passthrough                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_SID2UID_PASSTHROUGH_MSB 19
#define CAP_MS_CSR_CFG_SID2UID_PASSTHROUGH_LSB 19
#define CAP_MS_CSR_CFG_SID2UID_PASSTHROUGH_WIDTH 1
#define CAP_MS_CSR_CFG_SID2UID_PASSTHROUGH_READ_ACCESS 1
#define CAP_MS_CSR_CFG_SID2UID_PASSTHROUGH_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_SID2UID_PASSTHROUGH_RESET 0x0
#define CAP_MS_CSR_CFG_SID2UID_PASSTHROUGH_FIELD_MASK 0x00080000
#define CAP_MS_CSR_CFG_SID2UID_PASSTHROUGH_GET(x) (((x) & 0x00080000) >> 19)
#define CAP_MS_CSR_CFG_SID2UID_PASSTHROUGH_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_MS_CSR_CFG_SID2UID_PASSTHROUGH_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ms_csr::cfg_sid2uid.leg_takes_same_id                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_SID2UID_LEG_TAKES_SAME_ID_MSB 18
#define CAP_MS_CSR_CFG_SID2UID_LEG_TAKES_SAME_ID_LSB 11
#define CAP_MS_CSR_CFG_SID2UID_LEG_TAKES_SAME_ID_WIDTH 8
#define CAP_MS_CSR_CFG_SID2UID_LEG_TAKES_SAME_ID_READ_ACCESS 1
#define CAP_MS_CSR_CFG_SID2UID_LEG_TAKES_SAME_ID_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_SID2UID_LEG_TAKES_SAME_ID_RESET 0xa0
#define CAP_MS_CSR_CFG_SID2UID_LEG_TAKES_SAME_ID_FIELD_MASK 0x0007f800
#define CAP_MS_CSR_CFG_SID2UID_LEG_TAKES_SAME_ID_GET(x) \
   (((x) & 0x0007f800) >> 11)
#define CAP_MS_CSR_CFG_SID2UID_LEG_TAKES_SAME_ID_SET(x) \
   (((x) << 11) & 0x0007f800)
#define CAP_MS_CSR_CFG_SID2UID_LEG_TAKES_SAME_ID_MODIFY(r, x) \
   ((((x) << 11) & 0x0007f800) | ((r) & 0xfff807ff))
/* Field member: cap_ms_csr::cfg_sid2uid.leg_same_id_grp                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_SID2UID_LEG_SAME_ID_GRP_MSB 10
#define CAP_MS_CSR_CFG_SID2UID_LEG_SAME_ID_GRP_LSB 3
#define CAP_MS_CSR_CFG_SID2UID_LEG_SAME_ID_GRP_WIDTH 8
#define CAP_MS_CSR_CFG_SID2UID_LEG_SAME_ID_GRP_READ_ACCESS 1
#define CAP_MS_CSR_CFG_SID2UID_LEG_SAME_ID_GRP_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_SID2UID_LEG_SAME_ID_GRP_RESET 0x00
#define CAP_MS_CSR_CFG_SID2UID_LEG_SAME_ID_GRP_FIELD_MASK 0x000007f8
#define CAP_MS_CSR_CFG_SID2UID_LEG_SAME_ID_GRP_GET(x) \
   (((x) & 0x000007f8) >> 3)
#define CAP_MS_CSR_CFG_SID2UID_LEG_SAME_ID_GRP_SET(x) \
   (((x) << 3) & 0x000007f8)
#define CAP_MS_CSR_CFG_SID2UID_LEG_SAME_ID_GRP_MODIFY(r, x) \
   ((((x) << 3) & 0x000007f8) | ((r) & 0xfffff807))
/* Field member: cap_ms_csr::cfg_sid2uid.leg_prp                           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_SID2UID_LEG_PRP_MSB 2
#define CAP_MS_CSR_CFG_SID2UID_LEG_PRP_LSB 0
#define CAP_MS_CSR_CFG_SID2UID_LEG_PRP_WIDTH 3
#define CAP_MS_CSR_CFG_SID2UID_LEG_PRP_READ_ACCESS 1
#define CAP_MS_CSR_CFG_SID2UID_LEG_PRP_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_SID2UID_LEG_PRP_RESET 0x1
#define CAP_MS_CSR_CFG_SID2UID_LEG_PRP_FIELD_MASK 0x00000007
#define CAP_MS_CSR_CFG_SID2UID_LEG_PRP_GET(x) ((x) & 0x00000007)
#define CAP_MS_CSR_CFG_SID2UID_LEG_PRP_SET(x) ((x) & 0x00000007)
#define CAP_MS_CSR_CFG_SID2UID_LEG_PRP_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_ms_csr::sta_sid2uid                                  */
/* Register template: cap_ms_csr::sta_sid2uid                              */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 829             */
/* Field member: cap_ms_csr::sta_sid2uid.bist_done_fail                    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_SID2UID_BIST_DONE_FAIL_MSB 1
#define CAP_MS_CSR_STA_SID2UID_BIST_DONE_FAIL_LSB 1
#define CAP_MS_CSR_STA_SID2UID_BIST_DONE_FAIL_WIDTH 1
#define CAP_MS_CSR_STA_SID2UID_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_MS_CSR_STA_SID2UID_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_SID2UID_BIST_DONE_FAIL_FIELD_MASK 0x00000002
#define CAP_MS_CSR_STA_SID2UID_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_STA_SID2UID_BIST_DONE_FAIL_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_STA_SID2UID_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::sta_sid2uid.bist_done_pass                    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_SID2UID_BIST_DONE_PASS_MSB 0
#define CAP_MS_CSR_STA_SID2UID_BIST_DONE_PASS_LSB 0
#define CAP_MS_CSR_STA_SID2UID_BIST_DONE_PASS_WIDTH 1
#define CAP_MS_CSR_STA_SID2UID_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_MS_CSR_STA_SID2UID_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_SID2UID_BIST_DONE_PASS_FIELD_MASK 0x00000001
#define CAP_MS_CSR_STA_SID2UID_BIST_DONE_PASS_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_SID2UID_BIST_DONE_PASS_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_SID2UID_BIST_DONE_PASS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_ms_csr::sta_sid2uid_pending                     */
/* Wide Register template: cap_ms_csr::sta_sid2uid_pending                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 837             */
#define CAP_MS_CSR_STA_SID2UID_PENDING_SIZE 0x4
#define CAP_MS_CSR_STA_SID2UID_PENDING_BYTE_SIZE 0x10

/* Register type: cap_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_0_3 */
/* Register template: cap_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_0_3 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 837             */
/* Field member: cap_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_0_3.r_nprp_urids */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_URIDS_MSB 31
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_URIDS_LSB 16
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_URIDS_WIDTH 16
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_URIDS_READ_ACCESS 1
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_URIDS_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_URIDS_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_URIDS_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_URIDS_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_URIDS_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_0_3.r_nprp_srids */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_SRIDS_MSB 15
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_SRIDS_LSB 0
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_SRIDS_WIDTH 16
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_SRIDS_READ_ACCESS 1
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_SRIDS_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_SRIDS_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_SRIDS_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_SRIDS_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_SRIDS_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_1_3 */
/* Register template: cap_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_1_3 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 837             */
/* Field member: cap_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_1_3.w_nprp_srids */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_W_NPRP_SRIDS_MSB 31
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_W_NPRP_SRIDS_LSB 16
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_W_NPRP_SRIDS_WIDTH 16
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_W_NPRP_SRIDS_READ_ACCESS 1
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_W_NPRP_SRIDS_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_W_NPRP_SRIDS_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_W_NPRP_SRIDS_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_W_NPRP_SRIDS_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_W_NPRP_SRIDS_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_1_3.r_prp_rids */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_R_PRP_RIDS_MSB 15
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_R_PRP_RIDS_LSB 0
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_R_PRP_RIDS_WIDTH 16
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_R_PRP_RIDS_READ_ACCESS 1
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_R_PRP_RIDS_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_R_PRP_RIDS_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_R_PRP_RIDS_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_R_PRP_RIDS_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_R_PRP_RIDS_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_2_3 */
/* Register template: cap_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_2_3 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 837             */
/* Field member: cap_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_2_3.w_prp_rids */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_PRP_RIDS_MSB 31
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_PRP_RIDS_LSB 16
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_PRP_RIDS_WIDTH 16
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_PRP_RIDS_READ_ACCESS 1
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_PRP_RIDS_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_PRP_RIDS_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_PRP_RIDS_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_PRP_RIDS_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_PRP_RIDS_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_2_3.w_nprp_urids */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_NPRP_URIDS_MSB 15
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_NPRP_URIDS_LSB 0
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_NPRP_URIDS_WIDTH 16
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_NPRP_URIDS_READ_ACCESS 1
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_NPRP_URIDS_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_NPRP_URIDS_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_NPRP_URIDS_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_NPRP_URIDS_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_NPRP_URIDS_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::sta_rst                                      */
/* Register template: cap_ms_csr::sta_rst                                  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 850             */
/* Field member: cap_ms_csr::sta_rst.apms_fatal                            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_RST_APMS_FATAL_MSB 1
#define CAP_MS_CSR_STA_RST_APMS_FATAL_LSB 0
#define CAP_MS_CSR_STA_RST_APMS_FATAL_WIDTH 2
#define CAP_MS_CSR_STA_RST_APMS_FATAL_READ_ACCESS 1
#define CAP_MS_CSR_STA_RST_APMS_FATAL_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_RST_APMS_FATAL_FIELD_MASK 0x00000003
#define CAP_MS_CSR_STA_RST_APMS_FATAL_GET(x) ((x) & 0x00000003)
#define CAP_MS_CSR_STA_RST_APMS_FATAL_SET(x) ((x) & 0x00000003)
#define CAP_MS_CSR_STA_RST_APMS_FATAL_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_ms_csr::ms_cfg_debug                                 */
/* Register template: cap_ms_csr::ms_cfg_debug                             */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 855             */
/* Field member: cap_ms_csr::ms_cfg_debug.port_select                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_MS_CFG_DEBUG_PORT_SELECT_MSB 2
#define CAP_MS_CSR_MS_CFG_DEBUG_PORT_SELECT_LSB 1
#define CAP_MS_CSR_MS_CFG_DEBUG_PORT_SELECT_WIDTH 2
#define CAP_MS_CSR_MS_CFG_DEBUG_PORT_SELECT_READ_ACCESS 1
#define CAP_MS_CSR_MS_CFG_DEBUG_PORT_SELECT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_CFG_DEBUG_PORT_SELECT_RESET 0x0
#define CAP_MS_CSR_MS_CFG_DEBUG_PORT_SELECT_FIELD_MASK 0x00000006
#define CAP_MS_CSR_MS_CFG_DEBUG_PORT_SELECT_GET(x) (((x) & 0x00000006) >> 1)
#define CAP_MS_CSR_MS_CFG_DEBUG_PORT_SELECT_SET(x) (((x) << 1) & 0x00000006)
#define CAP_MS_CSR_MS_CFG_DEBUG_PORT_SELECT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000006) | ((r) & 0xfffffff9))
/* Field member: cap_ms_csr::ms_cfg_debug.port_enable                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_MS_CFG_DEBUG_PORT_ENABLE_MSB 0
#define CAP_MS_CSR_MS_CFG_DEBUG_PORT_ENABLE_LSB 0
#define CAP_MS_CSR_MS_CFG_DEBUG_PORT_ENABLE_WIDTH 1
#define CAP_MS_CSR_MS_CFG_DEBUG_PORT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_MS_CFG_DEBUG_PORT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_CFG_DEBUG_PORT_ENABLE_RESET 0x0
#define CAP_MS_CSR_MS_CFG_DEBUG_PORT_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_MS_CFG_DEBUG_PORT_ENABLE_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_MS_CFG_DEBUG_PORT_ENABLE_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_MS_CFG_DEBUG_PORT_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::cfg_nx_bist                                  */
/* Register template: cap_ms_csr::cfg_nx_bist                              */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 861             */
/* Field member: cap_ms_csr::cfg_nx_bist.rtlgrppx_bist_run                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPPX_BIST_RUN_MSB 6
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPPX_BIST_RUN_LSB 6
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPPX_BIST_RUN_WIDTH 1
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPPX_BIST_RUN_READ_ACCESS 1
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPPX_BIST_RUN_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPPX_BIST_RUN_RESET 0x0
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPPX_BIST_RUN_FIELD_MASK 0x00000040
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPPX_BIST_RUN_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPPX_BIST_RUN_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPPX_BIST_RUN_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::cfg_nx_bist.rtlgrpms_bist_run                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPMS_BIST_RUN_MSB 5
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPMS_BIST_RUN_LSB 5
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPMS_BIST_RUN_WIDTH 1
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPMS_BIST_RUN_READ_ACCESS 1
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPMS_BIST_RUN_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPMS_BIST_RUN_RESET 0x0
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPMS_BIST_RUN_FIELD_MASK 0x00000020
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPMS_BIST_RUN_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPMS_BIST_RUN_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPMS_BIST_RUN_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::cfg_nx_bist.rtlgrpmd_bist_run                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPMD_BIST_RUN_MSB 4
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPMD_BIST_RUN_LSB 4
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPMD_BIST_RUN_WIDTH 1
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPMD_BIST_RUN_READ_ACCESS 1
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPMD_BIST_RUN_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPMD_BIST_RUN_RESET 0x0
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPMD_BIST_RUN_FIELD_MASK 0x00000010
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPMD_BIST_RUN_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPMD_BIST_RUN_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRPMD_BIST_RUN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::cfg_nx_bist.rtlgrp3_bist_run                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP3_BIST_RUN_MSB 3
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP3_BIST_RUN_LSB 3
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP3_BIST_RUN_WIDTH 1
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP3_BIST_RUN_READ_ACCESS 1
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP3_BIST_RUN_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP3_BIST_RUN_RESET 0x0
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP3_BIST_RUN_FIELD_MASK 0x00000008
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP3_BIST_RUN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP3_BIST_RUN_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP3_BIST_RUN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::cfg_nx_bist.rtlgrp2_bist_run                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP2_BIST_RUN_MSB 2
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP2_BIST_RUN_LSB 2
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP2_BIST_RUN_WIDTH 1
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP2_BIST_RUN_READ_ACCESS 1
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP2_BIST_RUN_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP2_BIST_RUN_RESET 0x0
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP2_BIST_RUN_FIELD_MASK 0x00000004
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP2_BIST_RUN_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP2_BIST_RUN_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP2_BIST_RUN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::cfg_nx_bist.rtlgrp1_bist_run                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP1_BIST_RUN_MSB 1
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP1_BIST_RUN_LSB 1
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP1_BIST_RUN_WIDTH 1
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP1_BIST_RUN_READ_ACCESS 1
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP1_BIST_RUN_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP1_BIST_RUN_RESET 0x0
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP1_BIST_RUN_FIELD_MASK 0x00000002
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP1_BIST_RUN_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP1_BIST_RUN_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP1_BIST_RUN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::cfg_nx_bist.rtlgrp0_bist_run                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP0_BIST_RUN_MSB 0
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP0_BIST_RUN_LSB 0
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP0_BIST_RUN_WIDTH 1
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP0_BIST_RUN_READ_ACCESS 1
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP0_BIST_RUN_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP0_BIST_RUN_RESET 0x0
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP0_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP0_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP0_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CFG_NX_BIST_RTLGRP0_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::sta_nx_bist                                  */
/* Register template: cap_ms_csr::sta_nx_bist                              */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 872             */
/* Field member: cap_ms_csr::sta_nx_bist.rtlgrppx_bist_fail                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPPX_BIST_FAIL_MSB 13
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPPX_BIST_FAIL_LSB 13
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPPX_BIST_FAIL_WIDTH 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPPX_BIST_FAIL_READ_ACCESS 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPPX_BIST_FAIL_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPPX_BIST_FAIL_FIELD_MASK 0x00002000
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPPX_BIST_FAIL_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPPX_BIST_FAIL_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPPX_BIST_FAIL_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ms_csr::sta_nx_bist.rtlgrpms_bist_fail                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMS_BIST_FAIL_MSB 12
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMS_BIST_FAIL_LSB 12
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMS_BIST_FAIL_WIDTH 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMS_BIST_FAIL_READ_ACCESS 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMS_BIST_FAIL_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMS_BIST_FAIL_FIELD_MASK 0x00001000
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMS_BIST_FAIL_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMS_BIST_FAIL_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMS_BIST_FAIL_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ms_csr::sta_nx_bist.rtlgrpmd_bist_fail                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMD_BIST_FAIL_MSB 11
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMD_BIST_FAIL_LSB 11
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMD_BIST_FAIL_WIDTH 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMD_BIST_FAIL_READ_ACCESS 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMD_BIST_FAIL_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMD_BIST_FAIL_FIELD_MASK 0x00000800
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMD_BIST_FAIL_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMD_BIST_FAIL_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMD_BIST_FAIL_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ms_csr::sta_nx_bist.rtlgrp3_bist_fail                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP3_BIST_FAIL_MSB 10
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP3_BIST_FAIL_LSB 10
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP3_BIST_FAIL_WIDTH 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP3_BIST_FAIL_READ_ACCESS 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP3_BIST_FAIL_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP3_BIST_FAIL_FIELD_MASK 0x00000400
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP3_BIST_FAIL_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP3_BIST_FAIL_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP3_BIST_FAIL_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ms_csr::sta_nx_bist.rtlgrp2_bist_fail                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP2_BIST_FAIL_MSB 9
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP2_BIST_FAIL_LSB 9
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP2_BIST_FAIL_WIDTH 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP2_BIST_FAIL_READ_ACCESS 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP2_BIST_FAIL_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP2_BIST_FAIL_FIELD_MASK 0x00000200
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP2_BIST_FAIL_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP2_BIST_FAIL_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP2_BIST_FAIL_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ms_csr::sta_nx_bist.rtlgrp1_bist_fail                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP1_BIST_FAIL_MSB 8
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP1_BIST_FAIL_LSB 8
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP1_BIST_FAIL_WIDTH 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP1_BIST_FAIL_READ_ACCESS 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP1_BIST_FAIL_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP1_BIST_FAIL_FIELD_MASK 0x00000100
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP1_BIST_FAIL_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP1_BIST_FAIL_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP1_BIST_FAIL_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ms_csr::sta_nx_bist.rtlgrp0_bist_fail                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP0_BIST_FAIL_MSB 7
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP0_BIST_FAIL_LSB 7
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP0_BIST_FAIL_WIDTH 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP0_BIST_FAIL_READ_ACCESS 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP0_BIST_FAIL_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP0_BIST_FAIL_FIELD_MASK 0x00000080
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP0_BIST_FAIL_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP0_BIST_FAIL_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP0_BIST_FAIL_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ms_csr::sta_nx_bist.rtlgrppx_bist_pass                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPPX_BIST_PASS_MSB 6
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPPX_BIST_PASS_LSB 6
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPPX_BIST_PASS_WIDTH 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPPX_BIST_PASS_READ_ACCESS 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPPX_BIST_PASS_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPPX_BIST_PASS_FIELD_MASK 0x00000040
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPPX_BIST_PASS_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPPX_BIST_PASS_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPPX_BIST_PASS_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::sta_nx_bist.rtlgrpms_bist_pass                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMS_BIST_PASS_MSB 5
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMS_BIST_PASS_LSB 5
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMS_BIST_PASS_WIDTH 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMS_BIST_PASS_READ_ACCESS 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMS_BIST_PASS_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMS_BIST_PASS_FIELD_MASK 0x00000020
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMS_BIST_PASS_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMS_BIST_PASS_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMS_BIST_PASS_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::sta_nx_bist.rtlgrpmd_bist_pass                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMD_BIST_PASS_MSB 4
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMD_BIST_PASS_LSB 4
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMD_BIST_PASS_WIDTH 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMD_BIST_PASS_READ_ACCESS 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMD_BIST_PASS_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMD_BIST_PASS_FIELD_MASK 0x00000010
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMD_BIST_PASS_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMD_BIST_PASS_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRPMD_BIST_PASS_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::sta_nx_bist.rtlgrp3_bist_pass                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP3_BIST_PASS_MSB 3
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP3_BIST_PASS_LSB 3
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP3_BIST_PASS_WIDTH 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP3_BIST_PASS_READ_ACCESS 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP3_BIST_PASS_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP3_BIST_PASS_FIELD_MASK 0x00000008
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP3_BIST_PASS_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP3_BIST_PASS_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP3_BIST_PASS_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::sta_nx_bist.rtlgrp2_bist_pass                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP2_BIST_PASS_MSB 2
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP2_BIST_PASS_LSB 2
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP2_BIST_PASS_WIDTH 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP2_BIST_PASS_READ_ACCESS 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP2_BIST_PASS_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP2_BIST_PASS_FIELD_MASK 0x00000004
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP2_BIST_PASS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP2_BIST_PASS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP2_BIST_PASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::sta_nx_bist.rtlgrp1_bist_pass                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP1_BIST_PASS_MSB 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP1_BIST_PASS_LSB 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP1_BIST_PASS_WIDTH 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP1_BIST_PASS_READ_ACCESS 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP1_BIST_PASS_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP1_BIST_PASS_FIELD_MASK 0x00000002
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP1_BIST_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP1_BIST_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP1_BIST_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::sta_nx_bist.rtlgrp0_bist_pass                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP0_BIST_PASS_MSB 0
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP0_BIST_PASS_LSB 0
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP0_BIST_PASS_WIDTH 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP0_BIST_PASS_READ_ACCESS 1
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP0_BIST_PASS_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP0_BIST_PASS_FIELD_MASK 0x00000001
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP0_BIST_PASS_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP0_BIST_PASS_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_STA_NX_BIST_RTLGRP0_BIST_PASS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_ms_csr::ms_axi                                  */
/* Wide Register template: cap_ms_csr::ms_axi                              */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 892             */
#define CAP_MS_CSR_MS_AXI_SIZE 0x10
#define CAP_MS_CSR_MS_AXI_BYTE_SIZE 0x40

/* Register type: cap_ms_csr::ms_axi::ms_axi_0_16                          */
/* Register template: cap_ms_csr::ms_axi::ms_axi_0_16                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 892             */
/* Field member: cap_ms_csr::ms_axi::ms_axi_0_16.ahb_axi_err_increment     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_0_16_AHB_AXI_ERR_INCREMENT_MSB 31
#define CAP_MS_CSR_MS_AXI_MS_AXI_0_16_AHB_AXI_ERR_INCREMENT_LSB 0
#define CAP_MS_CSR_MS_AXI_MS_AXI_0_16_AHB_AXI_ERR_INCREMENT_WIDTH 32
#define CAP_MS_CSR_MS_AXI_MS_AXI_0_16_AHB_AXI_ERR_INCREMENT_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_0_16_AHB_AXI_ERR_INCREMENT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_0_16_AHB_AXI_ERR_INCREMENT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_0_16_AHB_AXI_ERR_INCREMENT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_0_16_AHB_AXI_ERR_INCREMENT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_0_16_AHB_AXI_ERR_INCREMENT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_axi::ms_axi_1_16                          */
/* Register template: cap_ms_csr::ms_axi::ms_axi_1_16                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 892             */
/* Field member: cap_ms_csr::ms_axi::ms_axi_1_16.emmc_pre_axi_err_increment */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_1_16_EMMC_PRE_AXI_ERR_INCREMENT_MSB 31
#define CAP_MS_CSR_MS_AXI_MS_AXI_1_16_EMMC_PRE_AXI_ERR_INCREMENT_LSB 0
#define CAP_MS_CSR_MS_AXI_MS_AXI_1_16_EMMC_PRE_AXI_ERR_INCREMENT_WIDTH 32
#define CAP_MS_CSR_MS_AXI_MS_AXI_1_16_EMMC_PRE_AXI_ERR_INCREMENT_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_1_16_EMMC_PRE_AXI_ERR_INCREMENT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_1_16_EMMC_PRE_AXI_ERR_INCREMENT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_1_16_EMMC_PRE_AXI_ERR_INCREMENT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_1_16_EMMC_PRE_AXI_ERR_INCREMENT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_1_16_EMMC_PRE_AXI_ERR_INCREMENT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_axi::ms_axi_2_16                          */
/* Register template: cap_ms_csr::ms_axi::ms_axi_2_16                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 892             */
/* Field member: cap_ms_csr::ms_axi::ms_axi_2_16.fl_axi_err_increment      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_2_16_FL_AXI_ERR_INCREMENT_MSB 31
#define CAP_MS_CSR_MS_AXI_MS_AXI_2_16_FL_AXI_ERR_INCREMENT_LSB 0
#define CAP_MS_CSR_MS_AXI_MS_AXI_2_16_FL_AXI_ERR_INCREMENT_WIDTH 32
#define CAP_MS_CSR_MS_AXI_MS_AXI_2_16_FL_AXI_ERR_INCREMENT_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_2_16_FL_AXI_ERR_INCREMENT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_2_16_FL_AXI_ERR_INCREMENT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_2_16_FL_AXI_ERR_INCREMENT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_2_16_FL_AXI_ERR_INCREMENT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_2_16_FL_AXI_ERR_INCREMENT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_axi::ms_axi_3_16                          */
/* Register template: cap_ms_csr::ms_axi::ms_axi_3_16                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 892             */
/* Field member: cap_ms_csr::ms_axi::ms_axi_3_16.ms_esec_mb_pre_axi_err_increment */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_3_16_MS_ESEC_MB_PRE_AXI_ERR_INCREMENT_MSB 31
#define CAP_MS_CSR_MS_AXI_MS_AXI_3_16_MS_ESEC_MB_PRE_AXI_ERR_INCREMENT_LSB 0
#define CAP_MS_CSR_MS_AXI_MS_AXI_3_16_MS_ESEC_MB_PRE_AXI_ERR_INCREMENT_WIDTH 32
#define CAP_MS_CSR_MS_AXI_MS_AXI_3_16_MS_ESEC_MB_PRE_AXI_ERR_INCREMENT_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_3_16_MS_ESEC_MB_PRE_AXI_ERR_INCREMENT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_3_16_MS_ESEC_MB_PRE_AXI_ERR_INCREMENT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_3_16_MS_ESEC_MB_PRE_AXI_ERR_INCREMENT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_3_16_MS_ESEC_MB_PRE_AXI_ERR_INCREMENT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_3_16_MS_ESEC_MB_PRE_AXI_ERR_INCREMENT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_axi::ms_axi_4_16                          */
/* Register template: cap_ms_csr::ms_axi::ms_axi_4_16                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 892             */
/* Field member: cap_ms_csr::ms_axi::ms_axi_4_16.msap_pre_axi_err_increment */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_4_16_MSAP_PRE_AXI_ERR_INCREMENT_MSB 31
#define CAP_MS_CSR_MS_AXI_MS_AXI_4_16_MSAP_PRE_AXI_ERR_INCREMENT_LSB 0
#define CAP_MS_CSR_MS_AXI_MS_AXI_4_16_MSAP_PRE_AXI_ERR_INCREMENT_WIDTH 32
#define CAP_MS_CSR_MS_AXI_MS_AXI_4_16_MSAP_PRE_AXI_ERR_INCREMENT_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_4_16_MSAP_PRE_AXI_ERR_INCREMENT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_4_16_MSAP_PRE_AXI_ERR_INCREMENT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_4_16_MSAP_PRE_AXI_ERR_INCREMENT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_4_16_MSAP_PRE_AXI_ERR_INCREMENT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_4_16_MSAP_PRE_AXI_ERR_INCREMENT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_axi::ms_axi_5_16                          */
/* Register template: cap_ms_csr::ms_axi::ms_axi_5_16                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 892             */
/* Field member: cap_ms_csr::ms_axi::ms_axi_5_16.nxms_a13_axi_err_increment */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_5_16_NXMS_A13_AXI_ERR_INCREMENT_MSB 31
#define CAP_MS_CSR_MS_AXI_MS_AXI_5_16_NXMS_A13_AXI_ERR_INCREMENT_LSB 0
#define CAP_MS_CSR_MS_AXI_MS_AXI_5_16_NXMS_A13_AXI_ERR_INCREMENT_WIDTH 32
#define CAP_MS_CSR_MS_AXI_MS_AXI_5_16_NXMS_A13_AXI_ERR_INCREMENT_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_5_16_NXMS_A13_AXI_ERR_INCREMENT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_5_16_NXMS_A13_AXI_ERR_INCREMENT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_5_16_NXMS_A13_AXI_ERR_INCREMENT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_5_16_NXMS_A13_AXI_ERR_INCREMENT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_5_16_NXMS_A13_AXI_ERR_INCREMENT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_axi::ms_axi_6_16                          */
/* Register template: cap_ms_csr::ms_axi::ms_axi_6_16                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 892             */
/* Field member: cap_ms_csr::ms_axi::ms_axi_6_16.rbm_axi_err_increment     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_6_16_RBM_AXI_ERR_INCREMENT_MSB 31
#define CAP_MS_CSR_MS_AXI_MS_AXI_6_16_RBM_AXI_ERR_INCREMENT_LSB 0
#define CAP_MS_CSR_MS_AXI_MS_AXI_6_16_RBM_AXI_ERR_INCREMENT_WIDTH 32
#define CAP_MS_CSR_MS_AXI_MS_AXI_6_16_RBM_AXI_ERR_INCREMENT_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_6_16_RBM_AXI_ERR_INCREMENT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_6_16_RBM_AXI_ERR_INCREMENT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_6_16_RBM_AXI_ERR_INCREMENT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_6_16_RBM_AXI_ERR_INCREMENT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_6_16_RBM_AXI_ERR_INCREMENT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_axi::ms_axi_7_16                          */
/* Register template: cap_ms_csr::ms_axi::ms_axi_7_16                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 892             */
/* Field member: cap_ms_csr::ms_axi::ms_axi_7_16.ssram_axi_err_increment   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_7_16_SSRAM_AXI_ERR_INCREMENT_MSB 31
#define CAP_MS_CSR_MS_AXI_MS_AXI_7_16_SSRAM_AXI_ERR_INCREMENT_LSB 0
#define CAP_MS_CSR_MS_AXI_MS_AXI_7_16_SSRAM_AXI_ERR_INCREMENT_WIDTH 32
#define CAP_MS_CSR_MS_AXI_MS_AXI_7_16_SSRAM_AXI_ERR_INCREMENT_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_7_16_SSRAM_AXI_ERR_INCREMENT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_7_16_SSRAM_AXI_ERR_INCREMENT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_7_16_SSRAM_AXI_ERR_INCREMENT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_7_16_SSRAM_AXI_ERR_INCREMENT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_7_16_SSRAM_AXI_ERR_INCREMENT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_axi::ms_axi_8_16                          */
/* Register template: cap_ms_csr::ms_axi::ms_axi_8_16                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 892             */
/* Field member: cap_ms_csr::ms_axi::ms_axi_8_16.ahb_axi_werr_increment    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_8_16_AHB_AXI_WERR_INCREMENT_MSB 31
#define CAP_MS_CSR_MS_AXI_MS_AXI_8_16_AHB_AXI_WERR_INCREMENT_LSB 0
#define CAP_MS_CSR_MS_AXI_MS_AXI_8_16_AHB_AXI_WERR_INCREMENT_WIDTH 32
#define CAP_MS_CSR_MS_AXI_MS_AXI_8_16_AHB_AXI_WERR_INCREMENT_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_8_16_AHB_AXI_WERR_INCREMENT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_8_16_AHB_AXI_WERR_INCREMENT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_8_16_AHB_AXI_WERR_INCREMENT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_8_16_AHB_AXI_WERR_INCREMENT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_8_16_AHB_AXI_WERR_INCREMENT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_axi::ms_axi_9_16                          */
/* Register template: cap_ms_csr::ms_axi::ms_axi_9_16                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 892             */
/* Field member: cap_ms_csr::ms_axi::ms_axi_9_16.emmc_pre_axi_werr_increment */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_9_16_EMMC_PRE_AXI_WERR_INCREMENT_MSB 31
#define CAP_MS_CSR_MS_AXI_MS_AXI_9_16_EMMC_PRE_AXI_WERR_INCREMENT_LSB 0
#define CAP_MS_CSR_MS_AXI_MS_AXI_9_16_EMMC_PRE_AXI_WERR_INCREMENT_WIDTH 32
#define CAP_MS_CSR_MS_AXI_MS_AXI_9_16_EMMC_PRE_AXI_WERR_INCREMENT_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_9_16_EMMC_PRE_AXI_WERR_INCREMENT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_9_16_EMMC_PRE_AXI_WERR_INCREMENT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_9_16_EMMC_PRE_AXI_WERR_INCREMENT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_9_16_EMMC_PRE_AXI_WERR_INCREMENT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_9_16_EMMC_PRE_AXI_WERR_INCREMENT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_axi::ms_axi_10_16                         */
/* Register template: cap_ms_csr::ms_axi::ms_axi_10_16                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 892             */
/* Field member: cap_ms_csr::ms_axi::ms_axi_10_16.fl_axi_werr_increment    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_10_16_FL_AXI_WERR_INCREMENT_MSB 31
#define CAP_MS_CSR_MS_AXI_MS_AXI_10_16_FL_AXI_WERR_INCREMENT_LSB 0
#define CAP_MS_CSR_MS_AXI_MS_AXI_10_16_FL_AXI_WERR_INCREMENT_WIDTH 32
#define CAP_MS_CSR_MS_AXI_MS_AXI_10_16_FL_AXI_WERR_INCREMENT_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_10_16_FL_AXI_WERR_INCREMENT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_10_16_FL_AXI_WERR_INCREMENT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_10_16_FL_AXI_WERR_INCREMENT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_10_16_FL_AXI_WERR_INCREMENT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_10_16_FL_AXI_WERR_INCREMENT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_axi::ms_axi_11_16                         */
/* Register template: cap_ms_csr::ms_axi::ms_axi_11_16                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 892             */
/* Field member: cap_ms_csr::ms_axi::ms_axi_11_16.ms_esec_mb_pre_axi_werr_increment */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_11_16_MS_ESEC_MB_PRE_AXI_WERR_INCREMENT_MSB 31
#define CAP_MS_CSR_MS_AXI_MS_AXI_11_16_MS_ESEC_MB_PRE_AXI_WERR_INCREMENT_LSB 0
#define CAP_MS_CSR_MS_AXI_MS_AXI_11_16_MS_ESEC_MB_PRE_AXI_WERR_INCREMENT_WIDTH 32
#define CAP_MS_CSR_MS_AXI_MS_AXI_11_16_MS_ESEC_MB_PRE_AXI_WERR_INCREMENT_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_11_16_MS_ESEC_MB_PRE_AXI_WERR_INCREMENT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_11_16_MS_ESEC_MB_PRE_AXI_WERR_INCREMENT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_11_16_MS_ESEC_MB_PRE_AXI_WERR_INCREMENT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_11_16_MS_ESEC_MB_PRE_AXI_WERR_INCREMENT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_11_16_MS_ESEC_MB_PRE_AXI_WERR_INCREMENT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_axi::ms_axi_12_16                         */
/* Register template: cap_ms_csr::ms_axi::ms_axi_12_16                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 892             */
/* Field member: cap_ms_csr::ms_axi::ms_axi_12_16.msap_pre_axi_werr_increment */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_12_16_MSAP_PRE_AXI_WERR_INCREMENT_MSB 31
#define CAP_MS_CSR_MS_AXI_MS_AXI_12_16_MSAP_PRE_AXI_WERR_INCREMENT_LSB 0
#define CAP_MS_CSR_MS_AXI_MS_AXI_12_16_MSAP_PRE_AXI_WERR_INCREMENT_WIDTH 32
#define CAP_MS_CSR_MS_AXI_MS_AXI_12_16_MSAP_PRE_AXI_WERR_INCREMENT_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_12_16_MSAP_PRE_AXI_WERR_INCREMENT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_12_16_MSAP_PRE_AXI_WERR_INCREMENT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_12_16_MSAP_PRE_AXI_WERR_INCREMENT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_12_16_MSAP_PRE_AXI_WERR_INCREMENT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_12_16_MSAP_PRE_AXI_WERR_INCREMENT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_axi::ms_axi_13_16                         */
/* Register template: cap_ms_csr::ms_axi::ms_axi_13_16                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 892             */
/* Field member: cap_ms_csr::ms_axi::ms_axi_13_16.nxms_a13_axi_werr_increment */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_13_16_NXMS_A13_AXI_WERR_INCREMENT_MSB 31
#define CAP_MS_CSR_MS_AXI_MS_AXI_13_16_NXMS_A13_AXI_WERR_INCREMENT_LSB 0
#define CAP_MS_CSR_MS_AXI_MS_AXI_13_16_NXMS_A13_AXI_WERR_INCREMENT_WIDTH 32
#define CAP_MS_CSR_MS_AXI_MS_AXI_13_16_NXMS_A13_AXI_WERR_INCREMENT_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_13_16_NXMS_A13_AXI_WERR_INCREMENT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_13_16_NXMS_A13_AXI_WERR_INCREMENT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_13_16_NXMS_A13_AXI_WERR_INCREMENT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_13_16_NXMS_A13_AXI_WERR_INCREMENT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_13_16_NXMS_A13_AXI_WERR_INCREMENT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_axi::ms_axi_14_16                         */
/* Register template: cap_ms_csr::ms_axi::ms_axi_14_16                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 892             */
/* Field member: cap_ms_csr::ms_axi::ms_axi_14_16.rbm_axi_werr_increment   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_14_16_RBM_AXI_WERR_INCREMENT_MSB 31
#define CAP_MS_CSR_MS_AXI_MS_AXI_14_16_RBM_AXI_WERR_INCREMENT_LSB 0
#define CAP_MS_CSR_MS_AXI_MS_AXI_14_16_RBM_AXI_WERR_INCREMENT_WIDTH 32
#define CAP_MS_CSR_MS_AXI_MS_AXI_14_16_RBM_AXI_WERR_INCREMENT_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_14_16_RBM_AXI_WERR_INCREMENT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_14_16_RBM_AXI_WERR_INCREMENT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_14_16_RBM_AXI_WERR_INCREMENT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_14_16_RBM_AXI_WERR_INCREMENT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_14_16_RBM_AXI_WERR_INCREMENT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::ms_axi::ms_axi_15_16                         */
/* Register template: cap_ms_csr::ms_axi::ms_axi_15_16                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 892             */
/* Field member: cap_ms_csr::ms_axi::ms_axi_15_16.ssram_axi_werr_increment */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_MS_AXI_MS_AXI_15_16_SSRAM_AXI_WERR_INCREMENT_MSB 31
#define CAP_MS_CSR_MS_AXI_MS_AXI_15_16_SSRAM_AXI_WERR_INCREMENT_LSB 0
#define CAP_MS_CSR_MS_AXI_MS_AXI_15_16_SSRAM_AXI_WERR_INCREMENT_WIDTH 32
#define CAP_MS_CSR_MS_AXI_MS_AXI_15_16_SSRAM_AXI_WERR_INCREMENT_READ_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_15_16_SSRAM_AXI_WERR_INCREMENT_WRITE_ACCESS 1
#define CAP_MS_CSR_MS_AXI_MS_AXI_15_16_SSRAM_AXI_WERR_INCREMENT_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_MS_AXI_MS_AXI_15_16_SSRAM_AXI_WERR_INCREMENT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_15_16_SSRAM_AXI_WERR_INCREMENT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_MS_AXI_MS_AXI_15_16_SSRAM_AXI_WERR_INCREMENT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::csr_intr                                     */
/* Register template: cap_ms_csr::csr_intr                                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 113             */
/* Field member: cap_ms_csr::csr_intr.dowstream_enable                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define CAP_MS_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define CAP_MS_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define CAP_MS_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define CAP_MS_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::csr_intr.dowstream                            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define CAP_MS_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define CAP_MS_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define CAP_MS_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define CAP_MS_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define CAP_MS_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define CAP_MS_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_groups                                      */
/* Group template: cap_ms_csr::intgrp_status                               */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 97              */
#define CAP_MS_CSR_INT_GROUPS_SIZE 0x4
#define CAP_MS_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp_status.intreg                       */
/* Register type referenced: cap_ms_csr::int_groups::intreg                */
/* Register template referenced: cap_ms_csr::intreg_status                 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: cap_ms_csr::intgrp_status.int_enable_rw_reg            */
/* Register type referenced: cap_ms_csr::int_groups::int_enable_rw_reg     */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0xffffffff
/* Register member: cap_ms_csr::intgrp_status.int_rw_reg                   */
/* Register type referenced: cap_ms_csr::int_groups::int_rw_reg            */
/* Register template referenced: cap_ms_csr::intreg_status                 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: cap_ms_csr::int_groups::intreg                           */
/* Register template: cap_ms_csr::intreg_status                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 47              */
/* Field member: cap_ms_csr::intreg_status.int_gic23_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC23_INTERRUPT_MSB 31
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC23_INTERRUPT_LSB 31
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC23_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC23_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC23_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC23_INTERRUPT_FIELD_MASK 0x80000000
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC23_INTERRUPT_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC23_INTERRUPT_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC23_INTERRUPT_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_ms_csr::intreg_status.int_gic22_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC22_INTERRUPT_MSB 30
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC22_INTERRUPT_LSB 30
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC22_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC22_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC22_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC22_INTERRUPT_FIELD_MASK 0x40000000
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC22_INTERRUPT_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC22_INTERRUPT_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC22_INTERRUPT_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_ms_csr::intreg_status.int_gic21_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC21_INTERRUPT_MSB 29
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC21_INTERRUPT_LSB 29
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC21_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC21_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC21_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC21_INTERRUPT_FIELD_MASK 0x20000000
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC21_INTERRUPT_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC21_INTERRUPT_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC21_INTERRUPT_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_ms_csr::intreg_status.int_gic20_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC20_INTERRUPT_MSB 28
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC20_INTERRUPT_LSB 28
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC20_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC20_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC20_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC20_INTERRUPT_FIELD_MASK 0x10000000
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC20_INTERRUPT_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC20_INTERRUPT_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC20_INTERRUPT_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_ms_csr::intreg_status.int_gic19_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC19_INTERRUPT_MSB 27
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC19_INTERRUPT_LSB 27
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC19_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC19_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC19_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC19_INTERRUPT_FIELD_MASK 0x08000000
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC19_INTERRUPT_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC19_INTERRUPT_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC19_INTERRUPT_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_ms_csr::intreg_status.int_gic18_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC18_INTERRUPT_MSB 26
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC18_INTERRUPT_LSB 26
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC18_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC18_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC18_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC18_INTERRUPT_FIELD_MASK 0x04000000
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC18_INTERRUPT_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC18_INTERRUPT_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC18_INTERRUPT_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_ms_csr::intreg_status.int_gic17_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC17_INTERRUPT_MSB 25
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC17_INTERRUPT_LSB 25
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC17_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC17_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC17_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC17_INTERRUPT_FIELD_MASK 0x02000000
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC17_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC17_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC17_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_ms_csr::intreg_status.int_gic16_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC16_INTERRUPT_MSB 24
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC16_INTERRUPT_LSB 24
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC16_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC16_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC16_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC16_INTERRUPT_FIELD_MASK 0x01000000
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC16_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC16_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC16_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_ms_csr::intreg_status.int_gic15_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC15_INTERRUPT_MSB 23
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC15_INTERRUPT_LSB 23
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC15_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC15_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC15_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC15_INTERRUPT_FIELD_MASK 0x00800000
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC15_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC15_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC15_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ms_csr::intreg_status.int_gic14_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC14_INTERRUPT_MSB 22
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC14_INTERRUPT_LSB 22
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC14_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC14_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC14_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC14_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC14_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC14_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC14_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_ms_csr::intreg_status.int_gic13_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC13_INTERRUPT_MSB 21
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC13_INTERRUPT_LSB 21
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC13_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC13_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC13_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC13_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC13_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC13_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC13_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_ms_csr::intreg_status.int_gic12_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC12_INTERRUPT_MSB 20
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC12_INTERRUPT_LSB 20
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC12_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC12_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC12_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC12_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC12_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC12_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC12_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_ms_csr::intreg_status.int_gic11_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC11_INTERRUPT_MSB 19
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC11_INTERRUPT_LSB 19
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC11_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC11_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC11_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC11_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC11_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC11_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC11_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ms_csr::intreg_status.int_gic10_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC10_INTERRUPT_MSB 18
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC10_INTERRUPT_LSB 18
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC10_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC10_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC10_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC10_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC10_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC10_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC10_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ms_csr::intreg_status.int_gic9_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC9_INTERRUPT_MSB 17
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC9_INTERRUPT_LSB 17
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC9_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC9_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC9_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC9_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC9_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC9_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC9_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ms_csr::intreg_status.int_gic8_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC8_INTERRUPT_MSB 16
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC8_INTERRUPT_LSB 16
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC8_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC8_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC8_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC8_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC8_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC8_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC8_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ms_csr::intreg_status.int_gic7_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC7_INTERRUPT_MSB 15
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC7_INTERRUPT_LSB 15
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC7_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC7_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC7_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC7_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC7_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC7_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC7_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ms_csr::intreg_status.int_gic6_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC6_INTERRUPT_MSB 14
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC6_INTERRUPT_LSB 14
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC6_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC6_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC6_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC6_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC6_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC6_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC6_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ms_csr::intreg_status.int_gic5_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC5_INTERRUPT_MSB 13
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC5_INTERRUPT_LSB 13
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC5_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC5_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC5_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC5_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC5_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC5_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC5_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ms_csr::intreg_status.int_gic4_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC4_INTERRUPT_MSB 12
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC4_INTERRUPT_LSB 12
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC4_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC4_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC4_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC4_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC4_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC4_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ms_csr::intreg_status.int_gic3_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC3_INTERRUPT_MSB 11
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC3_INTERRUPT_LSB 11
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC3_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC3_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC3_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC3_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC3_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC3_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ms_csr::intreg_status.int_gic2_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC2_INTERRUPT_MSB 10
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC2_INTERRUPT_LSB 10
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC2_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC2_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC2_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC2_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC2_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC2_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ms_csr::intreg_status.int_gic1_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC1_INTERRUPT_MSB 9
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC1_INTERRUPT_LSB 9
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC1_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC1_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC1_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC1_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC1_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC1_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ms_csr::intreg_status.int_gic0_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC0_INTERRUPT_MSB 8
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC0_INTERRUPT_LSB 8
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC0_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC0_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC0_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC0_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC0_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC0_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_GIC0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ms_csr::intreg_status.int_prp5_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP5_INTERRUPT_MSB 7
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP5_INTERRUPT_LSB 7
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP5_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP5_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP5_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP5_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP5_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP5_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP5_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ms_csr::intreg_status.int_prp4_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP4_INTERRUPT_MSB 6
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP4_INTERRUPT_LSB 6
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP4_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP4_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP4_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP4_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP4_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP4_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg_status.int_prp3_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP3_INTERRUPT_MSB 5
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP3_INTERRUPT_LSB 5
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP3_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP3_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP3_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP3_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP3_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP3_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg_status.int_prp2_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP2_INTERRUPT_MSB 4
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP2_INTERRUPT_LSB 4
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP2_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP2_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP2_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP2_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP2_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP2_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg_status.int_prp1_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP1_INTERRUPT_MSB 3
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP1_INTERRUPT_LSB 3
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP1_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP1_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP1_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP1_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP1_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP1_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_PRP1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg_status.int_esecure_interrupt           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_ESECURE_INTERRUPT_MSB 2
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_ESECURE_INTERRUPT_LSB 2
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_ESECURE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_ESECURE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_ESECURE_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_ESECURE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_ESECURE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_ESECURE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_ESECURE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg_status.int_misc_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_MISC_INTERRUPT_MSB 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_MISC_INTERRUPT_LSB 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_MISC_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_MISC_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_MISC_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_MISC_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_MISC_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_MISC_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_MISC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg_status.int_ms_interrupt                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_MS_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_MS_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_MS_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_MS_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_MS_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_MS_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_MS_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_MS_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GROUPS_INTREG_INT_MS_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_groups::int_enable_rw_reg                */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.int_gic23_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC23_ENABLE_MSB 31
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC23_ENABLE_LSB 31
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC23_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC23_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC23_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC23_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC23_ENABLE_FIELD_MASK 0x80000000
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC23_ENABLE_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC23_ENABLE_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC23_ENABLE_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_ms_csr::intreg_enable.int_gic22_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC22_ENABLE_MSB 30
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC22_ENABLE_LSB 30
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC22_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC22_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC22_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC22_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC22_ENABLE_FIELD_MASK 0x40000000
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC22_ENABLE_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC22_ENABLE_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC22_ENABLE_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_ms_csr::intreg_enable.int_gic21_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC21_ENABLE_MSB 29
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC21_ENABLE_LSB 29
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC21_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC21_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC21_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC21_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC21_ENABLE_FIELD_MASK 0x20000000
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC21_ENABLE_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC21_ENABLE_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC21_ENABLE_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_ms_csr::intreg_enable.int_gic20_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC20_ENABLE_MSB 28
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC20_ENABLE_LSB 28
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC20_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC20_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC20_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC20_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC20_ENABLE_FIELD_MASK 0x10000000
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC20_ENABLE_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC20_ENABLE_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC20_ENABLE_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_ms_csr::intreg_enable.int_gic19_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC19_ENABLE_MSB 27
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC19_ENABLE_LSB 27
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC19_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC19_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC19_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC19_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC19_ENABLE_FIELD_MASK 0x08000000
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC19_ENABLE_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC19_ENABLE_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC19_ENABLE_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_ms_csr::intreg_enable.int_gic18_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC18_ENABLE_MSB 26
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC18_ENABLE_LSB 26
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC18_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC18_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC18_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC18_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC18_ENABLE_FIELD_MASK 0x04000000
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC18_ENABLE_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC18_ENABLE_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC18_ENABLE_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_ms_csr::intreg_enable.int_gic17_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC17_ENABLE_MSB 25
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC17_ENABLE_LSB 25
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC17_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC17_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC17_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC17_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC17_ENABLE_FIELD_MASK 0x02000000
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC17_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC17_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC17_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_ms_csr::intreg_enable.int_gic16_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC16_ENABLE_MSB 24
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC16_ENABLE_LSB 24
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC16_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC16_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC16_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC16_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC16_ENABLE_FIELD_MASK 0x01000000
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC16_ENABLE_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC16_ENABLE_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC16_ENABLE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_ms_csr::intreg_enable.int_gic15_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC15_ENABLE_MSB 23
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC15_ENABLE_LSB 23
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC15_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC15_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC15_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC15_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC15_ENABLE_FIELD_MASK 0x00800000
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC15_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC15_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC15_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ms_csr::intreg_enable.int_gic14_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC14_ENABLE_MSB 22
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC14_ENABLE_LSB 22
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC14_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC14_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC14_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC14_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC14_ENABLE_FIELD_MASK 0x00400000
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC14_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC14_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC14_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_ms_csr::intreg_enable.int_gic13_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC13_ENABLE_MSB 21
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC13_ENABLE_LSB 21
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC13_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC13_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC13_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC13_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC13_ENABLE_FIELD_MASK 0x00200000
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC13_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC13_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC13_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_ms_csr::intreg_enable.int_gic12_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC12_ENABLE_MSB 20
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC12_ENABLE_LSB 20
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC12_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC12_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC12_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC12_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC12_ENABLE_FIELD_MASK 0x00100000
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC12_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC12_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC12_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_ms_csr::intreg_enable.int_gic11_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC11_ENABLE_MSB 19
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC11_ENABLE_LSB 19
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC11_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC11_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC11_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC11_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC11_ENABLE_FIELD_MASK 0x00080000
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC11_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC11_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC11_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ms_csr::intreg_enable.int_gic10_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC10_ENABLE_MSB 18
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC10_ENABLE_LSB 18
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC10_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC10_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC10_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC10_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC10_ENABLE_FIELD_MASK 0x00040000
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC10_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC10_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC10_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ms_csr::intreg_enable.int_gic9_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC9_ENABLE_MSB 17
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC9_ENABLE_LSB 17
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC9_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC9_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC9_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC9_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC9_ENABLE_FIELD_MASK 0x00020000
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC9_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC9_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC9_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ms_csr::intreg_enable.int_gic8_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC8_ENABLE_MSB 16
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC8_ENABLE_LSB 16
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC8_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC8_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC8_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC8_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC8_ENABLE_FIELD_MASK 0x00010000
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC8_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC8_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC8_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ms_csr::intreg_enable.int_gic7_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC7_ENABLE_MSB 15
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC7_ENABLE_LSB 15
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC7_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC7_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC7_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC7_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC7_ENABLE_FIELD_MASK 0x00008000
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC7_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC7_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC7_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ms_csr::intreg_enable.int_gic6_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC6_ENABLE_MSB 14
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC6_ENABLE_LSB 14
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC6_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC6_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC6_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC6_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC6_ENABLE_FIELD_MASK 0x00004000
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC6_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC6_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC6_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ms_csr::intreg_enable.int_gic5_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC5_ENABLE_MSB 13
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC5_ENABLE_LSB 13
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC5_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC5_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC5_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC5_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC5_ENABLE_FIELD_MASK 0x00002000
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC5_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC5_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC5_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ms_csr::intreg_enable.int_gic4_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC4_ENABLE_MSB 12
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC4_ENABLE_LSB 12
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC4_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC4_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC4_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC4_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC4_ENABLE_FIELD_MASK 0x00001000
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC4_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC4_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC4_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ms_csr::intreg_enable.int_gic3_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC3_ENABLE_MSB 11
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC3_ENABLE_LSB 11
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC3_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC3_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC3_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC3_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC3_ENABLE_FIELD_MASK 0x00000800
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC3_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC3_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC3_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ms_csr::intreg_enable.int_gic2_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC2_ENABLE_MSB 10
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC2_ENABLE_LSB 10
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC2_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC2_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC2_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC2_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC2_ENABLE_FIELD_MASK 0x00000400
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC2_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC2_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC2_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ms_csr::intreg_enable.int_gic1_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC1_ENABLE_MSB 9
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC1_ENABLE_LSB 9
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC1_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC1_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC1_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC1_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC1_ENABLE_FIELD_MASK 0x00000200
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC1_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC1_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC1_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ms_csr::intreg_enable.int_gic0_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC0_ENABLE_MSB 8
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC0_ENABLE_LSB 8
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC0_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC0_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC0_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC0_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC0_ENABLE_FIELD_MASK 0x00000100
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC0_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC0_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GIC0_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ms_csr::intreg_enable.int_prp5_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP5_ENABLE_MSB 7
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP5_ENABLE_LSB 7
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP5_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP5_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP5_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP5_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP5_ENABLE_FIELD_MASK 0x00000080
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP5_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP5_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP5_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ms_csr::intreg_enable.int_prp4_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP4_ENABLE_MSB 6
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP4_ENABLE_LSB 6
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP4_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP4_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP4_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP4_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP4_ENABLE_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP4_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP4_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP4_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg_enable.int_prp3_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP3_ENABLE_MSB 5
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP3_ENABLE_LSB 5
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP3_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP3_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP3_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP3_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP3_ENABLE_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP3_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP3_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP3_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg_enable.int_prp2_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP2_ENABLE_MSB 4
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP2_ENABLE_LSB 4
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP2_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP2_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP2_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP2_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP2_ENABLE_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP2_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP2_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP2_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg_enable.int_prp1_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP1_ENABLE_MSB 3
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP1_ENABLE_LSB 3
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP1_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP1_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP1_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP1_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP1_ENABLE_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP1_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP1_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP1_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg_enable.int_esecure_enable              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ESECURE_ENABLE_MSB 2
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ESECURE_ENABLE_LSB 2
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ESECURE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ESECURE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ESECURE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ESECURE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ESECURE_ENABLE_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ESECURE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ESECURE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ESECURE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg_enable.int_misc_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MISC_ENABLE_MSB 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MISC_ENABLE_LSB 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MISC_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MISC_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MISC_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MISC_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MISC_ENABLE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MISC_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MISC_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MISC_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg_enable.int_ms_enable                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MS_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MS_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MS_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MS_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MS_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MS_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MS_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MS_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MS_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MS_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_groups::int_rw_reg                       */
/* Register template: cap_ms_csr::intreg_status                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 47              */
/* Field member: cap_ms_csr::intreg_status.int_gic23_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC23_INTERRUPT_MSB 31
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC23_INTERRUPT_LSB 31
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC23_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC23_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC23_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC23_INTERRUPT_FIELD_MASK 0x80000000
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC23_INTERRUPT_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC23_INTERRUPT_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC23_INTERRUPT_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_ms_csr::intreg_status.int_gic22_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC22_INTERRUPT_MSB 30
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC22_INTERRUPT_LSB 30
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC22_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC22_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC22_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC22_INTERRUPT_FIELD_MASK 0x40000000
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC22_INTERRUPT_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC22_INTERRUPT_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC22_INTERRUPT_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_ms_csr::intreg_status.int_gic21_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC21_INTERRUPT_MSB 29
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC21_INTERRUPT_LSB 29
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC21_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC21_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC21_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC21_INTERRUPT_FIELD_MASK 0x20000000
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC21_INTERRUPT_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC21_INTERRUPT_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC21_INTERRUPT_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_ms_csr::intreg_status.int_gic20_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC20_INTERRUPT_MSB 28
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC20_INTERRUPT_LSB 28
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC20_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC20_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC20_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC20_INTERRUPT_FIELD_MASK 0x10000000
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC20_INTERRUPT_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC20_INTERRUPT_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC20_INTERRUPT_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_ms_csr::intreg_status.int_gic19_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC19_INTERRUPT_MSB 27
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC19_INTERRUPT_LSB 27
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC19_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC19_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC19_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC19_INTERRUPT_FIELD_MASK 0x08000000
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC19_INTERRUPT_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC19_INTERRUPT_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC19_INTERRUPT_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_ms_csr::intreg_status.int_gic18_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC18_INTERRUPT_MSB 26
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC18_INTERRUPT_LSB 26
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC18_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC18_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC18_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC18_INTERRUPT_FIELD_MASK 0x04000000
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC18_INTERRUPT_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC18_INTERRUPT_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC18_INTERRUPT_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_ms_csr::intreg_status.int_gic17_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC17_INTERRUPT_MSB 25
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC17_INTERRUPT_LSB 25
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC17_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC17_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC17_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC17_INTERRUPT_FIELD_MASK 0x02000000
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC17_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC17_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC17_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_ms_csr::intreg_status.int_gic16_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC16_INTERRUPT_MSB 24
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC16_INTERRUPT_LSB 24
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC16_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC16_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC16_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC16_INTERRUPT_FIELD_MASK 0x01000000
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC16_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC16_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC16_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_ms_csr::intreg_status.int_gic15_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC15_INTERRUPT_MSB 23
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC15_INTERRUPT_LSB 23
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC15_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC15_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC15_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC15_INTERRUPT_FIELD_MASK 0x00800000
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC15_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC15_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC15_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ms_csr::intreg_status.int_gic14_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC14_INTERRUPT_MSB 22
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC14_INTERRUPT_LSB 22
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC14_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC14_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC14_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC14_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC14_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC14_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC14_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_ms_csr::intreg_status.int_gic13_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC13_INTERRUPT_MSB 21
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC13_INTERRUPT_LSB 21
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC13_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC13_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC13_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC13_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC13_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC13_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC13_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_ms_csr::intreg_status.int_gic12_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC12_INTERRUPT_MSB 20
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC12_INTERRUPT_LSB 20
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC12_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC12_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC12_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC12_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC12_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC12_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC12_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_ms_csr::intreg_status.int_gic11_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC11_INTERRUPT_MSB 19
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC11_INTERRUPT_LSB 19
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC11_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC11_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC11_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC11_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC11_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC11_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC11_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ms_csr::intreg_status.int_gic10_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC10_INTERRUPT_MSB 18
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC10_INTERRUPT_LSB 18
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC10_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC10_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC10_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC10_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC10_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC10_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC10_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ms_csr::intreg_status.int_gic9_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC9_INTERRUPT_MSB 17
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC9_INTERRUPT_LSB 17
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC9_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC9_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC9_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC9_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC9_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC9_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC9_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ms_csr::intreg_status.int_gic8_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC8_INTERRUPT_MSB 16
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC8_INTERRUPT_LSB 16
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC8_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC8_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC8_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC8_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC8_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC8_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC8_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ms_csr::intreg_status.int_gic7_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC7_INTERRUPT_MSB 15
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC7_INTERRUPT_LSB 15
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC7_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC7_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC7_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC7_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC7_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC7_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC7_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ms_csr::intreg_status.int_gic6_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC6_INTERRUPT_MSB 14
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC6_INTERRUPT_LSB 14
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC6_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC6_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC6_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC6_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC6_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC6_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC6_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ms_csr::intreg_status.int_gic5_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC5_INTERRUPT_MSB 13
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC5_INTERRUPT_LSB 13
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC5_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC5_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC5_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC5_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC5_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC5_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC5_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ms_csr::intreg_status.int_gic4_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC4_INTERRUPT_MSB 12
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC4_INTERRUPT_LSB 12
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC4_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC4_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC4_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC4_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC4_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC4_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ms_csr::intreg_status.int_gic3_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC3_INTERRUPT_MSB 11
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC3_INTERRUPT_LSB 11
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC3_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC3_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC3_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC3_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC3_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC3_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ms_csr::intreg_status.int_gic2_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC2_INTERRUPT_MSB 10
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC2_INTERRUPT_LSB 10
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC2_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC2_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC2_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC2_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC2_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC2_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ms_csr::intreg_status.int_gic1_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC1_INTERRUPT_MSB 9
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC1_INTERRUPT_LSB 9
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC1_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC1_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC1_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC1_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC1_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC1_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ms_csr::intreg_status.int_gic0_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC0_INTERRUPT_MSB 8
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC0_INTERRUPT_LSB 8
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC0_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC0_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC0_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC0_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC0_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC0_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_GIC0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ms_csr::intreg_status.int_prp5_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP5_INTERRUPT_MSB 7
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP5_INTERRUPT_LSB 7
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP5_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP5_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP5_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP5_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP5_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP5_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP5_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ms_csr::intreg_status.int_prp4_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP4_INTERRUPT_MSB 6
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP4_INTERRUPT_LSB 6
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP4_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP4_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP4_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP4_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP4_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP4_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg_status.int_prp3_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP3_INTERRUPT_MSB 5
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP3_INTERRUPT_LSB 5
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP3_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP3_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP3_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP3_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP3_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP3_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg_status.int_prp2_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP2_INTERRUPT_MSB 4
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP2_INTERRUPT_LSB 4
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP2_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP2_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP2_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP2_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP2_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP2_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg_status.int_prp1_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP1_INTERRUPT_MSB 3
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP1_INTERRUPT_LSB 3
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP1_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP1_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP1_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP1_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP1_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP1_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg_status.int_esecure_interrupt           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_ESECURE_INTERRUPT_MSB 2
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_ESECURE_INTERRUPT_LSB 2
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_ESECURE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_ESECURE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_ESECURE_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_ESECURE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_ESECURE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_ESECURE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_ESECURE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg_status.int_misc_interrupt              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MISC_INTERRUPT_MSB 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MISC_INTERRUPT_LSB 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MISC_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MISC_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MISC_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MISC_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MISC_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MISC_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MISC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg_status.int_ms_interrupt                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MS_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MS_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MS_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MS_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MS_INTERRUPT_WRITE_ACCESS 0
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MS_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MS_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MS_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MS_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_ms                                          */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_MS_SIZE 0x4
#define CAP_MS_CSR_INT_MS_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_ms::intreg                    */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_MS_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_MS_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_MS_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_MS_INTREG_WRITE_MASK 0x07ffffff
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_ms::int_test_set              */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_WRITE_MASK 0x07ffffff
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_ms::int_enable_set            */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_WRITE_MASK 0x07ffffff
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_ms::int_enable_clear          */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_WRITE_MASK 0x07ffffff

/* Register type: cap_ms_csr::int_ms::intreg                               */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.addr_filter_read_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_ADDR_FILTER_READ_INTERRUPT_MSB 26
#define CAP_MS_CSR_INT_MS_INTREG_ADDR_FILTER_READ_INTERRUPT_LSB 26
#define CAP_MS_CSR_INT_MS_INTREG_ADDR_FILTER_READ_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_ADDR_FILTER_READ_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_ADDR_FILTER_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_ADDR_FILTER_READ_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_ADDR_FILTER_READ_INTERRUPT_FIELD_MASK 0x04000000
#define CAP_MS_CSR_INT_MS_INTREG_ADDR_FILTER_READ_INTERRUPT_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_MS_CSR_INT_MS_INTREG_ADDR_FILTER_READ_INTERRUPT_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_MS_CSR_INT_MS_INTREG_ADDR_FILTER_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_ms_csr::intreg.addr_filter_write_interrupt            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_ADDR_FILTER_WRITE_INTERRUPT_MSB 25
#define CAP_MS_CSR_INT_MS_INTREG_ADDR_FILTER_WRITE_INTERRUPT_LSB 25
#define CAP_MS_CSR_INT_MS_INTREG_ADDR_FILTER_WRITE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_ADDR_FILTER_WRITE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_ADDR_FILTER_WRITE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_ADDR_FILTER_WRITE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_ADDR_FILTER_WRITE_INTERRUPT_FIELD_MASK 0x02000000
#define CAP_MS_CSR_INT_MS_INTREG_ADDR_FILTER_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_MS_CSR_INT_MS_INTREG_ADDR_FILTER_WRITE_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_MS_CSR_INT_MS_INTREG_ADDR_FILTER_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_ms_csr::intreg.ssram_axi_werr_interrupt               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_SSRAM_AXI_WERR_INTERRUPT_MSB 24
#define CAP_MS_CSR_INT_MS_INTREG_SSRAM_AXI_WERR_INTERRUPT_LSB 24
#define CAP_MS_CSR_INT_MS_INTREG_SSRAM_AXI_WERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_SSRAM_AXI_WERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_SSRAM_AXI_WERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_SSRAM_AXI_WERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_SSRAM_AXI_WERR_INTERRUPT_FIELD_MASK 0x01000000
#define CAP_MS_CSR_INT_MS_INTREG_SSRAM_AXI_WERR_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_MS_CSR_INT_MS_INTREG_SSRAM_AXI_WERR_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_MS_CSR_INT_MS_INTREG_SSRAM_AXI_WERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_ms_csr::intreg.rbm_axi_werr_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_RBM_AXI_WERR_INTERRUPT_MSB 23
#define CAP_MS_CSR_INT_MS_INTREG_RBM_AXI_WERR_INTERRUPT_LSB 23
#define CAP_MS_CSR_INT_MS_INTREG_RBM_AXI_WERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_RBM_AXI_WERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_RBM_AXI_WERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_RBM_AXI_WERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_RBM_AXI_WERR_INTERRUPT_FIELD_MASK 0x00800000
#define CAP_MS_CSR_INT_MS_INTREG_RBM_AXI_WERR_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_MS_CSR_INT_MS_INTREG_RBM_AXI_WERR_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_MS_CSR_INT_MS_INTREG_RBM_AXI_WERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ms_csr::intreg.nxms_a13_axi_werr_interrupt            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_NXMS_A13_AXI_WERR_INTERRUPT_MSB 22
#define CAP_MS_CSR_INT_MS_INTREG_NXMS_A13_AXI_WERR_INTERRUPT_LSB 22
#define CAP_MS_CSR_INT_MS_INTREG_NXMS_A13_AXI_WERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_NXMS_A13_AXI_WERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_NXMS_A13_AXI_WERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_NXMS_A13_AXI_WERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_NXMS_A13_AXI_WERR_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_MS_CSR_INT_MS_INTREG_NXMS_A13_AXI_WERR_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_MS_CSR_INT_MS_INTREG_NXMS_A13_AXI_WERR_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_MS_CSR_INT_MS_INTREG_NXMS_A13_AXI_WERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_ms_csr::intreg.msap_pre_axi_werr_interrupt            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_MSAP_PRE_AXI_WERR_INTERRUPT_MSB 21
#define CAP_MS_CSR_INT_MS_INTREG_MSAP_PRE_AXI_WERR_INTERRUPT_LSB 21
#define CAP_MS_CSR_INT_MS_INTREG_MSAP_PRE_AXI_WERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_MSAP_PRE_AXI_WERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_MSAP_PRE_AXI_WERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_MSAP_PRE_AXI_WERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_MSAP_PRE_AXI_WERR_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_MS_CSR_INT_MS_INTREG_MSAP_PRE_AXI_WERR_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_MS_CSR_INT_MS_INTREG_MSAP_PRE_AXI_WERR_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_MS_CSR_INT_MS_INTREG_MSAP_PRE_AXI_WERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_ms_csr::intreg.ms_esec_mb_pre_axi_werr_interrupt      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_MS_ESEC_MB_PRE_AXI_WERR_INTERRUPT_MSB 20
#define CAP_MS_CSR_INT_MS_INTREG_MS_ESEC_MB_PRE_AXI_WERR_INTERRUPT_LSB 20
#define CAP_MS_CSR_INT_MS_INTREG_MS_ESEC_MB_PRE_AXI_WERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_MS_ESEC_MB_PRE_AXI_WERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_MS_ESEC_MB_PRE_AXI_WERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_MS_ESEC_MB_PRE_AXI_WERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_MS_ESEC_MB_PRE_AXI_WERR_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_MS_CSR_INT_MS_INTREG_MS_ESEC_MB_PRE_AXI_WERR_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_MS_CSR_INT_MS_INTREG_MS_ESEC_MB_PRE_AXI_WERR_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_MS_CSR_INT_MS_INTREG_MS_ESEC_MB_PRE_AXI_WERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_ms_csr::intreg.fl_axi_werr_interrupt                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_FL_AXI_WERR_INTERRUPT_MSB 19
#define CAP_MS_CSR_INT_MS_INTREG_FL_AXI_WERR_INTERRUPT_LSB 19
#define CAP_MS_CSR_INT_MS_INTREG_FL_AXI_WERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_FL_AXI_WERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_FL_AXI_WERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_FL_AXI_WERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_FL_AXI_WERR_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_MS_CSR_INT_MS_INTREG_FL_AXI_WERR_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_MS_CSR_INT_MS_INTREG_FL_AXI_WERR_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_MS_CSR_INT_MS_INTREG_FL_AXI_WERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ms_csr::intreg.emmc_pre_axi_werr_interrupt            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_EMMC_PRE_AXI_WERR_INTERRUPT_MSB 18
#define CAP_MS_CSR_INT_MS_INTREG_EMMC_PRE_AXI_WERR_INTERRUPT_LSB 18
#define CAP_MS_CSR_INT_MS_INTREG_EMMC_PRE_AXI_WERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_EMMC_PRE_AXI_WERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_EMMC_PRE_AXI_WERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_EMMC_PRE_AXI_WERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_EMMC_PRE_AXI_WERR_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_MS_CSR_INT_MS_INTREG_EMMC_PRE_AXI_WERR_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_MS_CSR_INT_MS_INTREG_EMMC_PRE_AXI_WERR_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_MS_CSR_INT_MS_INTREG_EMMC_PRE_AXI_WERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ms_csr::intreg.ahb_axi_werr_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_AHB_AXI_WERR_INTERRUPT_MSB 17
#define CAP_MS_CSR_INT_MS_INTREG_AHB_AXI_WERR_INTERRUPT_LSB 17
#define CAP_MS_CSR_INT_MS_INTREG_AHB_AXI_WERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_AHB_AXI_WERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_AHB_AXI_WERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_AHB_AXI_WERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_AHB_AXI_WERR_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_MS_CSR_INT_MS_INTREG_AHB_AXI_WERR_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_MS_CSR_INT_MS_INTREG_AHB_AXI_WERR_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_MS_CSR_INT_MS_INTREG_AHB_AXI_WERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ms_csr::intreg.ssram_axi_err_interrupt                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_SSRAM_AXI_ERR_INTERRUPT_MSB 16
#define CAP_MS_CSR_INT_MS_INTREG_SSRAM_AXI_ERR_INTERRUPT_LSB 16
#define CAP_MS_CSR_INT_MS_INTREG_SSRAM_AXI_ERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_SSRAM_AXI_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_SSRAM_AXI_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_SSRAM_AXI_ERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_SSRAM_AXI_ERR_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_MS_CSR_INT_MS_INTREG_SSRAM_AXI_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_MS_CSR_INT_MS_INTREG_SSRAM_AXI_ERR_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_MS_CSR_INT_MS_INTREG_SSRAM_AXI_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ms_csr::intreg.rbm_axi_err_interrupt                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_RBM_AXI_ERR_INTERRUPT_MSB 15
#define CAP_MS_CSR_INT_MS_INTREG_RBM_AXI_ERR_INTERRUPT_LSB 15
#define CAP_MS_CSR_INT_MS_INTREG_RBM_AXI_ERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_RBM_AXI_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_RBM_AXI_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_RBM_AXI_ERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_RBM_AXI_ERR_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_MS_CSR_INT_MS_INTREG_RBM_AXI_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_MS_CSR_INT_MS_INTREG_RBM_AXI_ERR_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_MS_CSR_INT_MS_INTREG_RBM_AXI_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ms_csr::intreg.nxms_a13_axi_err_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_NXMS_A13_AXI_ERR_INTERRUPT_MSB 14
#define CAP_MS_CSR_INT_MS_INTREG_NXMS_A13_AXI_ERR_INTERRUPT_LSB 14
#define CAP_MS_CSR_INT_MS_INTREG_NXMS_A13_AXI_ERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_NXMS_A13_AXI_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_NXMS_A13_AXI_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_NXMS_A13_AXI_ERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_NXMS_A13_AXI_ERR_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_MS_CSR_INT_MS_INTREG_NXMS_A13_AXI_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_MS_CSR_INT_MS_INTREG_NXMS_A13_AXI_ERR_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_MS_CSR_INT_MS_INTREG_NXMS_A13_AXI_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ms_csr::intreg.msap_pre_axi_err_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_MSAP_PRE_AXI_ERR_INTERRUPT_MSB 13
#define CAP_MS_CSR_INT_MS_INTREG_MSAP_PRE_AXI_ERR_INTERRUPT_LSB 13
#define CAP_MS_CSR_INT_MS_INTREG_MSAP_PRE_AXI_ERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_MSAP_PRE_AXI_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_MSAP_PRE_AXI_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_MSAP_PRE_AXI_ERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_MSAP_PRE_AXI_ERR_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_MS_CSR_INT_MS_INTREG_MSAP_PRE_AXI_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_MS_CSR_INT_MS_INTREG_MSAP_PRE_AXI_ERR_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_MS_CSR_INT_MS_INTREG_MSAP_PRE_AXI_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ms_csr::intreg.ms_esec_mb_pre_axi_err_interrupt       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_MS_ESEC_MB_PRE_AXI_ERR_INTERRUPT_MSB 12
#define CAP_MS_CSR_INT_MS_INTREG_MS_ESEC_MB_PRE_AXI_ERR_INTERRUPT_LSB 12
#define CAP_MS_CSR_INT_MS_INTREG_MS_ESEC_MB_PRE_AXI_ERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_MS_ESEC_MB_PRE_AXI_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_MS_ESEC_MB_PRE_AXI_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_MS_ESEC_MB_PRE_AXI_ERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_MS_ESEC_MB_PRE_AXI_ERR_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_MS_CSR_INT_MS_INTREG_MS_ESEC_MB_PRE_AXI_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_MS_CSR_INT_MS_INTREG_MS_ESEC_MB_PRE_AXI_ERR_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_MS_CSR_INT_MS_INTREG_MS_ESEC_MB_PRE_AXI_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ms_csr::intreg.fl_axi_err_interrupt                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_FL_AXI_ERR_INTERRUPT_MSB 11
#define CAP_MS_CSR_INT_MS_INTREG_FL_AXI_ERR_INTERRUPT_LSB 11
#define CAP_MS_CSR_INT_MS_INTREG_FL_AXI_ERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_FL_AXI_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_FL_AXI_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_FL_AXI_ERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_FL_AXI_ERR_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_MS_CSR_INT_MS_INTREG_FL_AXI_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_MS_CSR_INT_MS_INTREG_FL_AXI_ERR_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_MS_CSR_INT_MS_INTREG_FL_AXI_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ms_csr::intreg.emmc_pre_axi_err_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_EMMC_PRE_AXI_ERR_INTERRUPT_MSB 10
#define CAP_MS_CSR_INT_MS_INTREG_EMMC_PRE_AXI_ERR_INTERRUPT_LSB 10
#define CAP_MS_CSR_INT_MS_INTREG_EMMC_PRE_AXI_ERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_EMMC_PRE_AXI_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_EMMC_PRE_AXI_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_EMMC_PRE_AXI_ERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_EMMC_PRE_AXI_ERR_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_MS_CSR_INT_MS_INTREG_EMMC_PRE_AXI_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_MS_CSR_INT_MS_INTREG_EMMC_PRE_AXI_ERR_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_MS_CSR_INT_MS_INTREG_EMMC_PRE_AXI_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ms_csr::intreg.ahb_axi_err_interrupt                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_AHB_AXI_ERR_INTERRUPT_MSB 9
#define CAP_MS_CSR_INT_MS_INTREG_AHB_AXI_ERR_INTERRUPT_LSB 9
#define CAP_MS_CSR_INT_MS_INTREG_AHB_AXI_ERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_AHB_AXI_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_AHB_AXI_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_AHB_AXI_ERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_AHB_AXI_ERR_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_MS_CSR_INT_MS_INTREG_AHB_AXI_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_MS_CSR_INT_MS_INTREG_AHB_AXI_ERR_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_MS_CSR_INT_MS_INTREG_AHB_AXI_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ms_csr::intreg.ds16_efuse_cpu_read_timeout_interrupt  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_DS16_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_MSB 8
#define CAP_MS_CSR_INT_MS_INTREG_DS16_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_LSB 8
#define CAP_MS_CSR_INT_MS_INTREG_DS16_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_DS16_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_DS16_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_DS16_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_DS16_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_MS_CSR_INT_MS_INTREG_DS16_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_MS_CSR_INT_MS_INTREG_DS16_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_MS_CSR_INT_MS_INTREG_DS16_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ms_csr::intreg.ds16_efuse_init_read_timeout_interrupt */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_DS16_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_MSB 7
#define CAP_MS_CSR_INT_MS_INTREG_DS16_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_LSB 7
#define CAP_MS_CSR_INT_MS_INTREG_DS16_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_DS16_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_DS16_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_DS16_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_DS16_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_MS_CSR_INT_MS_INTREG_DS16_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MS_CSR_INT_MS_INTREG_DS16_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MS_CSR_INT_MS_INTREG_DS16_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ms_csr::intreg.pk_efuse_burn_imm_timeout_interrupt    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_BURN_IMM_TIMEOUT_INTERRUPT_MSB 6
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_BURN_IMM_TIMEOUT_INTERRUPT_LSB 6
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_BURN_IMM_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_BURN_IMM_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_BURN_IMM_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_BURN_IMM_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_BURN_IMM_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_BURN_IMM_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_BURN_IMM_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_BURN_IMM_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg.pk_efuse_cpu_burn_timeout_interrupt    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_CPU_BURN_TIMEOUT_INTERRUPT_MSB 5
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_CPU_BURN_TIMEOUT_INTERRUPT_LSB 5
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_CPU_BURN_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_CPU_BURN_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_CPU_BURN_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_CPU_BURN_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_CPU_BURN_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_CPU_BURN_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_CPU_BURN_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_CPU_BURN_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg.pk_efuse_cpu_read_timeout_interrupt    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_MSB 4
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_LSB 4
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg.pk_efuse_init_read_timeout_interrupt   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_MSB 3
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_LSB 3
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_MS_INTREG_PK_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg.rei_pll_err_interrupt                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_REI_PLL_ERR_INTERRUPT_MSB 2
#define CAP_MS_CSR_INT_MS_INTREG_REI_PLL_ERR_INTERRUPT_LSB 2
#define CAP_MS_CSR_INT_MS_INTREG_REI_PLL_ERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_REI_PLL_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_REI_PLL_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_REI_PLL_ERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_REI_PLL_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_MS_INTREG_REI_PLL_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_MS_INTREG_REI_PLL_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_MS_INTREG_REI_PLL_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg.rei_err_interrupt                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_REI_ERR_INTERRUPT_MSB 1
#define CAP_MS_CSR_INT_MS_INTREG_REI_ERR_INTERRUPT_LSB 1
#define CAP_MS_CSR_INT_MS_INTREG_REI_ERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_REI_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_REI_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_REI_ERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_REI_ERR_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_MS_INTREG_REI_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_MS_INTREG_REI_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_MS_INTREG_REI_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg.sbus_err_interrupt                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INTREG_SBUS_ERR_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_MS_INTREG_SBUS_ERR_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_MS_INTREG_SBUS_ERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INTREG_SBUS_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_SBUS_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INTREG_SBUS_ERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INTREG_SBUS_ERR_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_MS_INTREG_SBUS_ERR_INTERRUPT_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_INT_MS_INTREG_SBUS_ERR_INTERRUPT_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_INT_MS_INTREG_SBUS_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_ms::int_test_set                         */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.addr_filter_read_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_ADDR_FILTER_READ_INTERRUPT_MSB 26
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_ADDR_FILTER_READ_INTERRUPT_LSB 26
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_ADDR_FILTER_READ_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_ADDR_FILTER_READ_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_ADDR_FILTER_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_ADDR_FILTER_READ_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_ADDR_FILTER_READ_INTERRUPT_FIELD_MASK 0x04000000
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_ADDR_FILTER_READ_INTERRUPT_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_ADDR_FILTER_READ_INTERRUPT_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_ADDR_FILTER_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_ms_csr::intreg.addr_filter_write_interrupt            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_ADDR_FILTER_WRITE_INTERRUPT_MSB 25
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_ADDR_FILTER_WRITE_INTERRUPT_LSB 25
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_ADDR_FILTER_WRITE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_ADDR_FILTER_WRITE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_ADDR_FILTER_WRITE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_ADDR_FILTER_WRITE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_ADDR_FILTER_WRITE_INTERRUPT_FIELD_MASK 0x02000000
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_ADDR_FILTER_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_ADDR_FILTER_WRITE_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_ADDR_FILTER_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_ms_csr::intreg.ssram_axi_werr_interrupt               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SSRAM_AXI_WERR_INTERRUPT_MSB 24
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SSRAM_AXI_WERR_INTERRUPT_LSB 24
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SSRAM_AXI_WERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SSRAM_AXI_WERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SSRAM_AXI_WERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SSRAM_AXI_WERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SSRAM_AXI_WERR_INTERRUPT_FIELD_MASK 0x01000000
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SSRAM_AXI_WERR_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SSRAM_AXI_WERR_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SSRAM_AXI_WERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_ms_csr::intreg.rbm_axi_werr_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_RBM_AXI_WERR_INTERRUPT_MSB 23
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_RBM_AXI_WERR_INTERRUPT_LSB 23
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_RBM_AXI_WERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_RBM_AXI_WERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_RBM_AXI_WERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_RBM_AXI_WERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_RBM_AXI_WERR_INTERRUPT_FIELD_MASK 0x00800000
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_RBM_AXI_WERR_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_RBM_AXI_WERR_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_RBM_AXI_WERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ms_csr::intreg.nxms_a13_axi_werr_interrupt            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_NXMS_A13_AXI_WERR_INTERRUPT_MSB 22
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_NXMS_A13_AXI_WERR_INTERRUPT_LSB 22
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_NXMS_A13_AXI_WERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_NXMS_A13_AXI_WERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_NXMS_A13_AXI_WERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_NXMS_A13_AXI_WERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_NXMS_A13_AXI_WERR_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_NXMS_A13_AXI_WERR_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_NXMS_A13_AXI_WERR_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_NXMS_A13_AXI_WERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_ms_csr::intreg.msap_pre_axi_werr_interrupt            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MSAP_PRE_AXI_WERR_INTERRUPT_MSB 21
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MSAP_PRE_AXI_WERR_INTERRUPT_LSB 21
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MSAP_PRE_AXI_WERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MSAP_PRE_AXI_WERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MSAP_PRE_AXI_WERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MSAP_PRE_AXI_WERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MSAP_PRE_AXI_WERR_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MSAP_PRE_AXI_WERR_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MSAP_PRE_AXI_WERR_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MSAP_PRE_AXI_WERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_ms_csr::intreg.ms_esec_mb_pre_axi_werr_interrupt      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MS_ESEC_MB_PRE_AXI_WERR_INTERRUPT_MSB 20
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MS_ESEC_MB_PRE_AXI_WERR_INTERRUPT_LSB 20
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MS_ESEC_MB_PRE_AXI_WERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MS_ESEC_MB_PRE_AXI_WERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MS_ESEC_MB_PRE_AXI_WERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MS_ESEC_MB_PRE_AXI_WERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MS_ESEC_MB_PRE_AXI_WERR_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MS_ESEC_MB_PRE_AXI_WERR_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MS_ESEC_MB_PRE_AXI_WERR_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MS_ESEC_MB_PRE_AXI_WERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_ms_csr::intreg.fl_axi_werr_interrupt                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_FL_AXI_WERR_INTERRUPT_MSB 19
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_FL_AXI_WERR_INTERRUPT_LSB 19
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_FL_AXI_WERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_FL_AXI_WERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_FL_AXI_WERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_FL_AXI_WERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_FL_AXI_WERR_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_FL_AXI_WERR_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_FL_AXI_WERR_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_FL_AXI_WERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ms_csr::intreg.emmc_pre_axi_werr_interrupt            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_EMMC_PRE_AXI_WERR_INTERRUPT_MSB 18
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_EMMC_PRE_AXI_WERR_INTERRUPT_LSB 18
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_EMMC_PRE_AXI_WERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_EMMC_PRE_AXI_WERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_EMMC_PRE_AXI_WERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_EMMC_PRE_AXI_WERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_EMMC_PRE_AXI_WERR_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_EMMC_PRE_AXI_WERR_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_EMMC_PRE_AXI_WERR_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_EMMC_PRE_AXI_WERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ms_csr::intreg.ahb_axi_werr_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_AHB_AXI_WERR_INTERRUPT_MSB 17
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_AHB_AXI_WERR_INTERRUPT_LSB 17
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_AHB_AXI_WERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_AHB_AXI_WERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_AHB_AXI_WERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_AHB_AXI_WERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_AHB_AXI_WERR_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_AHB_AXI_WERR_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_AHB_AXI_WERR_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_AHB_AXI_WERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ms_csr::intreg.ssram_axi_err_interrupt                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SSRAM_AXI_ERR_INTERRUPT_MSB 16
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SSRAM_AXI_ERR_INTERRUPT_LSB 16
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SSRAM_AXI_ERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SSRAM_AXI_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SSRAM_AXI_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SSRAM_AXI_ERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SSRAM_AXI_ERR_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SSRAM_AXI_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SSRAM_AXI_ERR_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SSRAM_AXI_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ms_csr::intreg.rbm_axi_err_interrupt                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_RBM_AXI_ERR_INTERRUPT_MSB 15
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_RBM_AXI_ERR_INTERRUPT_LSB 15
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_RBM_AXI_ERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_RBM_AXI_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_RBM_AXI_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_RBM_AXI_ERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_RBM_AXI_ERR_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_RBM_AXI_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_RBM_AXI_ERR_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_RBM_AXI_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ms_csr::intreg.nxms_a13_axi_err_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_NXMS_A13_AXI_ERR_INTERRUPT_MSB 14
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_NXMS_A13_AXI_ERR_INTERRUPT_LSB 14
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_NXMS_A13_AXI_ERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_NXMS_A13_AXI_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_NXMS_A13_AXI_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_NXMS_A13_AXI_ERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_NXMS_A13_AXI_ERR_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_NXMS_A13_AXI_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_NXMS_A13_AXI_ERR_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_NXMS_A13_AXI_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ms_csr::intreg.msap_pre_axi_err_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MSAP_PRE_AXI_ERR_INTERRUPT_MSB 13
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MSAP_PRE_AXI_ERR_INTERRUPT_LSB 13
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MSAP_PRE_AXI_ERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MSAP_PRE_AXI_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MSAP_PRE_AXI_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MSAP_PRE_AXI_ERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MSAP_PRE_AXI_ERR_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MSAP_PRE_AXI_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MSAP_PRE_AXI_ERR_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MSAP_PRE_AXI_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ms_csr::intreg.ms_esec_mb_pre_axi_err_interrupt       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MS_ESEC_MB_PRE_AXI_ERR_INTERRUPT_MSB 12
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MS_ESEC_MB_PRE_AXI_ERR_INTERRUPT_LSB 12
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MS_ESEC_MB_PRE_AXI_ERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MS_ESEC_MB_PRE_AXI_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MS_ESEC_MB_PRE_AXI_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MS_ESEC_MB_PRE_AXI_ERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MS_ESEC_MB_PRE_AXI_ERR_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MS_ESEC_MB_PRE_AXI_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MS_ESEC_MB_PRE_AXI_ERR_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_MS_ESEC_MB_PRE_AXI_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ms_csr::intreg.fl_axi_err_interrupt                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_FL_AXI_ERR_INTERRUPT_MSB 11
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_FL_AXI_ERR_INTERRUPT_LSB 11
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_FL_AXI_ERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_FL_AXI_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_FL_AXI_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_FL_AXI_ERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_FL_AXI_ERR_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_FL_AXI_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_FL_AXI_ERR_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_FL_AXI_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ms_csr::intreg.emmc_pre_axi_err_interrupt             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_EMMC_PRE_AXI_ERR_INTERRUPT_MSB 10
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_EMMC_PRE_AXI_ERR_INTERRUPT_LSB 10
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_EMMC_PRE_AXI_ERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_EMMC_PRE_AXI_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_EMMC_PRE_AXI_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_EMMC_PRE_AXI_ERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_EMMC_PRE_AXI_ERR_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_EMMC_PRE_AXI_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_EMMC_PRE_AXI_ERR_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_EMMC_PRE_AXI_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ms_csr::intreg.ahb_axi_err_interrupt                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_AHB_AXI_ERR_INTERRUPT_MSB 9
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_AHB_AXI_ERR_INTERRUPT_LSB 9
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_AHB_AXI_ERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_AHB_AXI_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_AHB_AXI_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_AHB_AXI_ERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_AHB_AXI_ERR_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_AHB_AXI_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_AHB_AXI_ERR_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_AHB_AXI_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ms_csr::intreg.ds16_efuse_cpu_read_timeout_interrupt  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_DS16_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_MSB 8
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_DS16_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_LSB 8
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_DS16_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_DS16_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_DS16_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_DS16_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_DS16_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_DS16_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_DS16_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_DS16_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ms_csr::intreg.ds16_efuse_init_read_timeout_interrupt */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_DS16_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_MSB 7
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_DS16_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_LSB 7
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_DS16_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_DS16_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_DS16_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_DS16_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_DS16_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_DS16_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_DS16_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_DS16_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ms_csr::intreg.pk_efuse_burn_imm_timeout_interrupt    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_BURN_IMM_TIMEOUT_INTERRUPT_MSB 6
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_BURN_IMM_TIMEOUT_INTERRUPT_LSB 6
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_BURN_IMM_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_BURN_IMM_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_BURN_IMM_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_BURN_IMM_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_BURN_IMM_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_BURN_IMM_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_BURN_IMM_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_BURN_IMM_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg.pk_efuse_cpu_burn_timeout_interrupt    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_CPU_BURN_TIMEOUT_INTERRUPT_MSB 5
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_CPU_BURN_TIMEOUT_INTERRUPT_LSB 5
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_CPU_BURN_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_CPU_BURN_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_CPU_BURN_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_CPU_BURN_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_CPU_BURN_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_CPU_BURN_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_CPU_BURN_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_CPU_BURN_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg.pk_efuse_cpu_read_timeout_interrupt    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_MSB 4
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_LSB 4
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_CPU_READ_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg.pk_efuse_init_read_timeout_interrupt   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_MSB 3
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_LSB 3
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_PK_EFUSE_INIT_READ_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg.rei_pll_err_interrupt                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_REI_PLL_ERR_INTERRUPT_MSB 2
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_REI_PLL_ERR_INTERRUPT_LSB 2
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_REI_PLL_ERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_REI_PLL_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_REI_PLL_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_REI_PLL_ERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_REI_PLL_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_REI_PLL_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_REI_PLL_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_REI_PLL_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg.rei_err_interrupt                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_REI_ERR_INTERRUPT_MSB 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_REI_ERR_INTERRUPT_LSB 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_REI_ERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_REI_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_REI_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_REI_ERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_REI_ERR_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_REI_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_REI_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_REI_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg.sbus_err_interrupt                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SBUS_ERR_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SBUS_ERR_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SBUS_ERR_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SBUS_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SBUS_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SBUS_ERR_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SBUS_ERR_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SBUS_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SBUS_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_MS_INT_TEST_SET_SBUS_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_ms::int_enable_set                       */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.addr_filter_read_enable         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_ADDR_FILTER_READ_ENABLE_MSB 26
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_ADDR_FILTER_READ_ENABLE_LSB 26
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_ADDR_FILTER_READ_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_ADDR_FILTER_READ_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_ADDR_FILTER_READ_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_ADDR_FILTER_READ_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_ADDR_FILTER_READ_ENABLE_FIELD_MASK 0x04000000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_ADDR_FILTER_READ_ENABLE_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_ADDR_FILTER_READ_ENABLE_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_ADDR_FILTER_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_ms_csr::intreg_enable.addr_filter_write_enable        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_ADDR_FILTER_WRITE_ENABLE_MSB 25
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_ADDR_FILTER_WRITE_ENABLE_LSB 25
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_ADDR_FILTER_WRITE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_ADDR_FILTER_WRITE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_ADDR_FILTER_WRITE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_ADDR_FILTER_WRITE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_ADDR_FILTER_WRITE_ENABLE_FIELD_MASK 0x02000000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_ADDR_FILTER_WRITE_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_ADDR_FILTER_WRITE_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_ADDR_FILTER_WRITE_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_ms_csr::intreg_enable.ssram_axi_werr_enable           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SSRAM_AXI_WERR_ENABLE_MSB 24
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SSRAM_AXI_WERR_ENABLE_LSB 24
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SSRAM_AXI_WERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SSRAM_AXI_WERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SSRAM_AXI_WERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SSRAM_AXI_WERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SSRAM_AXI_WERR_ENABLE_FIELD_MASK 0x01000000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SSRAM_AXI_WERR_ENABLE_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SSRAM_AXI_WERR_ENABLE_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SSRAM_AXI_WERR_ENABLE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_ms_csr::intreg_enable.rbm_axi_werr_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_RBM_AXI_WERR_ENABLE_MSB 23
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_RBM_AXI_WERR_ENABLE_LSB 23
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_RBM_AXI_WERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_RBM_AXI_WERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_RBM_AXI_WERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_RBM_AXI_WERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_RBM_AXI_WERR_ENABLE_FIELD_MASK 0x00800000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_RBM_AXI_WERR_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_RBM_AXI_WERR_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_RBM_AXI_WERR_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ms_csr::intreg_enable.nxms_a13_axi_werr_enable        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_NXMS_A13_AXI_WERR_ENABLE_MSB 22
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_NXMS_A13_AXI_WERR_ENABLE_LSB 22
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_NXMS_A13_AXI_WERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_NXMS_A13_AXI_WERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_NXMS_A13_AXI_WERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_NXMS_A13_AXI_WERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_NXMS_A13_AXI_WERR_ENABLE_FIELD_MASK 0x00400000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_NXMS_A13_AXI_WERR_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_NXMS_A13_AXI_WERR_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_NXMS_A13_AXI_WERR_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_ms_csr::intreg_enable.msap_pre_axi_werr_enable        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MSAP_PRE_AXI_WERR_ENABLE_MSB 21
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MSAP_PRE_AXI_WERR_ENABLE_LSB 21
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MSAP_PRE_AXI_WERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MSAP_PRE_AXI_WERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MSAP_PRE_AXI_WERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MSAP_PRE_AXI_WERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MSAP_PRE_AXI_WERR_ENABLE_FIELD_MASK 0x00200000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MSAP_PRE_AXI_WERR_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MSAP_PRE_AXI_WERR_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MSAP_PRE_AXI_WERR_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_ms_csr::intreg_enable.ms_esec_mb_pre_axi_werr_enable  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MS_ESEC_MB_PRE_AXI_WERR_ENABLE_MSB 20
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MS_ESEC_MB_PRE_AXI_WERR_ENABLE_LSB 20
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MS_ESEC_MB_PRE_AXI_WERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MS_ESEC_MB_PRE_AXI_WERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MS_ESEC_MB_PRE_AXI_WERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MS_ESEC_MB_PRE_AXI_WERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MS_ESEC_MB_PRE_AXI_WERR_ENABLE_FIELD_MASK 0x00100000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MS_ESEC_MB_PRE_AXI_WERR_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MS_ESEC_MB_PRE_AXI_WERR_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MS_ESEC_MB_PRE_AXI_WERR_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_ms_csr::intreg_enable.fl_axi_werr_enable              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_FL_AXI_WERR_ENABLE_MSB 19
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_FL_AXI_WERR_ENABLE_LSB 19
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_FL_AXI_WERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_FL_AXI_WERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_FL_AXI_WERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_FL_AXI_WERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_FL_AXI_WERR_ENABLE_FIELD_MASK 0x00080000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_FL_AXI_WERR_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_FL_AXI_WERR_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_FL_AXI_WERR_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ms_csr::intreg_enable.emmc_pre_axi_werr_enable        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_EMMC_PRE_AXI_WERR_ENABLE_MSB 18
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_EMMC_PRE_AXI_WERR_ENABLE_LSB 18
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_EMMC_PRE_AXI_WERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_EMMC_PRE_AXI_WERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_EMMC_PRE_AXI_WERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_EMMC_PRE_AXI_WERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_EMMC_PRE_AXI_WERR_ENABLE_FIELD_MASK 0x00040000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_EMMC_PRE_AXI_WERR_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_EMMC_PRE_AXI_WERR_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_EMMC_PRE_AXI_WERR_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ms_csr::intreg_enable.ahb_axi_werr_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_AHB_AXI_WERR_ENABLE_MSB 17
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_AHB_AXI_WERR_ENABLE_LSB 17
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_AHB_AXI_WERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_AHB_AXI_WERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_AHB_AXI_WERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_AHB_AXI_WERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_AHB_AXI_WERR_ENABLE_FIELD_MASK 0x00020000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_AHB_AXI_WERR_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_AHB_AXI_WERR_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_AHB_AXI_WERR_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ms_csr::intreg_enable.ssram_axi_err_enable            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SSRAM_AXI_ERR_ENABLE_MSB 16
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SSRAM_AXI_ERR_ENABLE_LSB 16
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SSRAM_AXI_ERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SSRAM_AXI_ERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SSRAM_AXI_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SSRAM_AXI_ERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SSRAM_AXI_ERR_ENABLE_FIELD_MASK 0x00010000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SSRAM_AXI_ERR_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SSRAM_AXI_ERR_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SSRAM_AXI_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ms_csr::intreg_enable.rbm_axi_err_enable              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_RBM_AXI_ERR_ENABLE_MSB 15
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_RBM_AXI_ERR_ENABLE_LSB 15
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_RBM_AXI_ERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_RBM_AXI_ERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_RBM_AXI_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_RBM_AXI_ERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_RBM_AXI_ERR_ENABLE_FIELD_MASK 0x00008000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_RBM_AXI_ERR_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_RBM_AXI_ERR_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_RBM_AXI_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ms_csr::intreg_enable.nxms_a13_axi_err_enable         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_NXMS_A13_AXI_ERR_ENABLE_MSB 14
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_NXMS_A13_AXI_ERR_ENABLE_LSB 14
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_NXMS_A13_AXI_ERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_NXMS_A13_AXI_ERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_NXMS_A13_AXI_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_NXMS_A13_AXI_ERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_NXMS_A13_AXI_ERR_ENABLE_FIELD_MASK 0x00004000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_NXMS_A13_AXI_ERR_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_NXMS_A13_AXI_ERR_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_NXMS_A13_AXI_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ms_csr::intreg_enable.msap_pre_axi_err_enable         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MSAP_PRE_AXI_ERR_ENABLE_MSB 13
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MSAP_PRE_AXI_ERR_ENABLE_LSB 13
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MSAP_PRE_AXI_ERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MSAP_PRE_AXI_ERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MSAP_PRE_AXI_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MSAP_PRE_AXI_ERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MSAP_PRE_AXI_ERR_ENABLE_FIELD_MASK 0x00002000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MSAP_PRE_AXI_ERR_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MSAP_PRE_AXI_ERR_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MSAP_PRE_AXI_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ms_csr::intreg_enable.ms_esec_mb_pre_axi_err_enable   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MS_ESEC_MB_PRE_AXI_ERR_ENABLE_MSB 12
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MS_ESEC_MB_PRE_AXI_ERR_ENABLE_LSB 12
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MS_ESEC_MB_PRE_AXI_ERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MS_ESEC_MB_PRE_AXI_ERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MS_ESEC_MB_PRE_AXI_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MS_ESEC_MB_PRE_AXI_ERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MS_ESEC_MB_PRE_AXI_ERR_ENABLE_FIELD_MASK 0x00001000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MS_ESEC_MB_PRE_AXI_ERR_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MS_ESEC_MB_PRE_AXI_ERR_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_MS_ESEC_MB_PRE_AXI_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ms_csr::intreg_enable.fl_axi_err_enable               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_FL_AXI_ERR_ENABLE_MSB 11
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_FL_AXI_ERR_ENABLE_LSB 11
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_FL_AXI_ERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_FL_AXI_ERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_FL_AXI_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_FL_AXI_ERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_FL_AXI_ERR_ENABLE_FIELD_MASK 0x00000800
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_FL_AXI_ERR_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_FL_AXI_ERR_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_FL_AXI_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ms_csr::intreg_enable.emmc_pre_axi_err_enable         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_EMMC_PRE_AXI_ERR_ENABLE_MSB 10
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_EMMC_PRE_AXI_ERR_ENABLE_LSB 10
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_EMMC_PRE_AXI_ERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_EMMC_PRE_AXI_ERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_EMMC_PRE_AXI_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_EMMC_PRE_AXI_ERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_EMMC_PRE_AXI_ERR_ENABLE_FIELD_MASK 0x00000400
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_EMMC_PRE_AXI_ERR_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_EMMC_PRE_AXI_ERR_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_EMMC_PRE_AXI_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ms_csr::intreg_enable.ahb_axi_err_enable              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_AHB_AXI_ERR_ENABLE_MSB 9
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_AHB_AXI_ERR_ENABLE_LSB 9
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_AHB_AXI_ERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_AHB_AXI_ERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_AHB_AXI_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_AHB_AXI_ERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_AHB_AXI_ERR_ENABLE_FIELD_MASK 0x00000200
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_AHB_AXI_ERR_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_AHB_AXI_ERR_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_AHB_AXI_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ms_csr::intreg_enable.ds16_efuse_cpu_read_timeout_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_DS16_EFUSE_CPU_READ_TIMEOUT_ENABLE_MSB 8
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_DS16_EFUSE_CPU_READ_TIMEOUT_ENABLE_LSB 8
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_DS16_EFUSE_CPU_READ_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_DS16_EFUSE_CPU_READ_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_DS16_EFUSE_CPU_READ_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_DS16_EFUSE_CPU_READ_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_DS16_EFUSE_CPU_READ_TIMEOUT_ENABLE_FIELD_MASK 0x00000100
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_DS16_EFUSE_CPU_READ_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_DS16_EFUSE_CPU_READ_TIMEOUT_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_DS16_EFUSE_CPU_READ_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ms_csr::intreg_enable.ds16_efuse_init_read_timeout_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_DS16_EFUSE_INIT_READ_TIMEOUT_ENABLE_MSB 7
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_DS16_EFUSE_INIT_READ_TIMEOUT_ENABLE_LSB 7
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_DS16_EFUSE_INIT_READ_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_DS16_EFUSE_INIT_READ_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_DS16_EFUSE_INIT_READ_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_DS16_EFUSE_INIT_READ_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_DS16_EFUSE_INIT_READ_TIMEOUT_ENABLE_FIELD_MASK 0x00000080
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_DS16_EFUSE_INIT_READ_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_DS16_EFUSE_INIT_READ_TIMEOUT_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_DS16_EFUSE_INIT_READ_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ms_csr::intreg_enable.pk_efuse_burn_imm_timeout_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_BURN_IMM_TIMEOUT_ENABLE_MSB 6
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_BURN_IMM_TIMEOUT_ENABLE_LSB 6
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_BURN_IMM_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_BURN_IMM_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_BURN_IMM_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_BURN_IMM_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_BURN_IMM_TIMEOUT_ENABLE_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_BURN_IMM_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_BURN_IMM_TIMEOUT_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_BURN_IMM_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg_enable.pk_efuse_cpu_burn_timeout_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_CPU_BURN_TIMEOUT_ENABLE_MSB 5
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_CPU_BURN_TIMEOUT_ENABLE_LSB 5
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_CPU_BURN_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_CPU_BURN_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_CPU_BURN_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_CPU_BURN_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_CPU_BURN_TIMEOUT_ENABLE_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_CPU_BURN_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_CPU_BURN_TIMEOUT_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_CPU_BURN_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg_enable.pk_efuse_cpu_read_timeout_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_CPU_READ_TIMEOUT_ENABLE_MSB 4
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_CPU_READ_TIMEOUT_ENABLE_LSB 4
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_CPU_READ_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_CPU_READ_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_CPU_READ_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_CPU_READ_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_CPU_READ_TIMEOUT_ENABLE_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_CPU_READ_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_CPU_READ_TIMEOUT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_CPU_READ_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg_enable.pk_efuse_init_read_timeout_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_INIT_READ_TIMEOUT_ENABLE_MSB 3
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_INIT_READ_TIMEOUT_ENABLE_LSB 3
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_INIT_READ_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_INIT_READ_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_INIT_READ_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_INIT_READ_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_INIT_READ_TIMEOUT_ENABLE_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_INIT_READ_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_INIT_READ_TIMEOUT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_PK_EFUSE_INIT_READ_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg_enable.rei_pll_err_enable              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_REI_PLL_ERR_ENABLE_MSB 2
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_REI_PLL_ERR_ENABLE_LSB 2
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_REI_PLL_ERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_REI_PLL_ERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_REI_PLL_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_REI_PLL_ERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_REI_PLL_ERR_ENABLE_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_REI_PLL_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_REI_PLL_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_REI_PLL_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg_enable.rei_err_enable                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_REI_ERR_ENABLE_MSB 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_REI_ERR_ENABLE_LSB 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_REI_ERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_REI_ERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_REI_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_REI_ERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_REI_ERR_ENABLE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_REI_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_REI_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_REI_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg_enable.sbus_err_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SBUS_ERR_ENABLE_MSB 0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SBUS_ERR_ENABLE_LSB 0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SBUS_ERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SBUS_ERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SBUS_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SBUS_ERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SBUS_ERR_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SBUS_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SBUS_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_SET_SBUS_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_ms::int_enable_clear                     */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.addr_filter_read_enable         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_ADDR_FILTER_READ_ENABLE_MSB 26
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_ADDR_FILTER_READ_ENABLE_LSB 26
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_ADDR_FILTER_READ_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_ADDR_FILTER_READ_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_ADDR_FILTER_READ_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_ADDR_FILTER_READ_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_ADDR_FILTER_READ_ENABLE_FIELD_MASK 0x04000000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_ADDR_FILTER_READ_ENABLE_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_ADDR_FILTER_READ_ENABLE_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_ADDR_FILTER_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_ms_csr::intreg_enable.addr_filter_write_enable        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_ADDR_FILTER_WRITE_ENABLE_MSB 25
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_ADDR_FILTER_WRITE_ENABLE_LSB 25
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_ADDR_FILTER_WRITE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_ADDR_FILTER_WRITE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_ADDR_FILTER_WRITE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_ADDR_FILTER_WRITE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_ADDR_FILTER_WRITE_ENABLE_FIELD_MASK 0x02000000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_ADDR_FILTER_WRITE_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_ADDR_FILTER_WRITE_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_ADDR_FILTER_WRITE_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_ms_csr::intreg_enable.ssram_axi_werr_enable           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SSRAM_AXI_WERR_ENABLE_MSB 24
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SSRAM_AXI_WERR_ENABLE_LSB 24
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SSRAM_AXI_WERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SSRAM_AXI_WERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SSRAM_AXI_WERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SSRAM_AXI_WERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SSRAM_AXI_WERR_ENABLE_FIELD_MASK 0x01000000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SSRAM_AXI_WERR_ENABLE_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SSRAM_AXI_WERR_ENABLE_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SSRAM_AXI_WERR_ENABLE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_ms_csr::intreg_enable.rbm_axi_werr_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_RBM_AXI_WERR_ENABLE_MSB 23
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_RBM_AXI_WERR_ENABLE_LSB 23
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_RBM_AXI_WERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_RBM_AXI_WERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_RBM_AXI_WERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_RBM_AXI_WERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_RBM_AXI_WERR_ENABLE_FIELD_MASK 0x00800000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_RBM_AXI_WERR_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_RBM_AXI_WERR_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_RBM_AXI_WERR_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ms_csr::intreg_enable.nxms_a13_axi_werr_enable        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_NXMS_A13_AXI_WERR_ENABLE_MSB 22
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_NXMS_A13_AXI_WERR_ENABLE_LSB 22
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_NXMS_A13_AXI_WERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_NXMS_A13_AXI_WERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_NXMS_A13_AXI_WERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_NXMS_A13_AXI_WERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_NXMS_A13_AXI_WERR_ENABLE_FIELD_MASK 0x00400000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_NXMS_A13_AXI_WERR_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_NXMS_A13_AXI_WERR_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_NXMS_A13_AXI_WERR_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_ms_csr::intreg_enable.msap_pre_axi_werr_enable        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MSAP_PRE_AXI_WERR_ENABLE_MSB 21
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MSAP_PRE_AXI_WERR_ENABLE_LSB 21
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MSAP_PRE_AXI_WERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MSAP_PRE_AXI_WERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MSAP_PRE_AXI_WERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MSAP_PRE_AXI_WERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MSAP_PRE_AXI_WERR_ENABLE_FIELD_MASK 0x00200000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MSAP_PRE_AXI_WERR_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MSAP_PRE_AXI_WERR_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MSAP_PRE_AXI_WERR_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_ms_csr::intreg_enable.ms_esec_mb_pre_axi_werr_enable  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MS_ESEC_MB_PRE_AXI_WERR_ENABLE_MSB 20
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MS_ESEC_MB_PRE_AXI_WERR_ENABLE_LSB 20
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MS_ESEC_MB_PRE_AXI_WERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MS_ESEC_MB_PRE_AXI_WERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MS_ESEC_MB_PRE_AXI_WERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MS_ESEC_MB_PRE_AXI_WERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MS_ESEC_MB_PRE_AXI_WERR_ENABLE_FIELD_MASK 0x00100000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MS_ESEC_MB_PRE_AXI_WERR_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MS_ESEC_MB_PRE_AXI_WERR_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MS_ESEC_MB_PRE_AXI_WERR_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_ms_csr::intreg_enable.fl_axi_werr_enable              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_FL_AXI_WERR_ENABLE_MSB 19
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_FL_AXI_WERR_ENABLE_LSB 19
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_FL_AXI_WERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_FL_AXI_WERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_FL_AXI_WERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_FL_AXI_WERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_FL_AXI_WERR_ENABLE_FIELD_MASK 0x00080000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_FL_AXI_WERR_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_FL_AXI_WERR_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_FL_AXI_WERR_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ms_csr::intreg_enable.emmc_pre_axi_werr_enable        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_EMMC_PRE_AXI_WERR_ENABLE_MSB 18
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_EMMC_PRE_AXI_WERR_ENABLE_LSB 18
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_EMMC_PRE_AXI_WERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_EMMC_PRE_AXI_WERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_EMMC_PRE_AXI_WERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_EMMC_PRE_AXI_WERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_EMMC_PRE_AXI_WERR_ENABLE_FIELD_MASK 0x00040000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_EMMC_PRE_AXI_WERR_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_EMMC_PRE_AXI_WERR_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_EMMC_PRE_AXI_WERR_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ms_csr::intreg_enable.ahb_axi_werr_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_AHB_AXI_WERR_ENABLE_MSB 17
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_AHB_AXI_WERR_ENABLE_LSB 17
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_AHB_AXI_WERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_AHB_AXI_WERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_AHB_AXI_WERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_AHB_AXI_WERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_AHB_AXI_WERR_ENABLE_FIELD_MASK 0x00020000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_AHB_AXI_WERR_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_AHB_AXI_WERR_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_AHB_AXI_WERR_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ms_csr::intreg_enable.ssram_axi_err_enable            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SSRAM_AXI_ERR_ENABLE_MSB 16
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SSRAM_AXI_ERR_ENABLE_LSB 16
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SSRAM_AXI_ERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SSRAM_AXI_ERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SSRAM_AXI_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SSRAM_AXI_ERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SSRAM_AXI_ERR_ENABLE_FIELD_MASK 0x00010000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SSRAM_AXI_ERR_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SSRAM_AXI_ERR_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SSRAM_AXI_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ms_csr::intreg_enable.rbm_axi_err_enable              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_RBM_AXI_ERR_ENABLE_MSB 15
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_RBM_AXI_ERR_ENABLE_LSB 15
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_RBM_AXI_ERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_RBM_AXI_ERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_RBM_AXI_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_RBM_AXI_ERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_RBM_AXI_ERR_ENABLE_FIELD_MASK 0x00008000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_RBM_AXI_ERR_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_RBM_AXI_ERR_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_RBM_AXI_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ms_csr::intreg_enable.nxms_a13_axi_err_enable         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_NXMS_A13_AXI_ERR_ENABLE_MSB 14
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_NXMS_A13_AXI_ERR_ENABLE_LSB 14
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_NXMS_A13_AXI_ERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_NXMS_A13_AXI_ERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_NXMS_A13_AXI_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_NXMS_A13_AXI_ERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_NXMS_A13_AXI_ERR_ENABLE_FIELD_MASK 0x00004000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_NXMS_A13_AXI_ERR_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_NXMS_A13_AXI_ERR_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_NXMS_A13_AXI_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ms_csr::intreg_enable.msap_pre_axi_err_enable         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MSAP_PRE_AXI_ERR_ENABLE_MSB 13
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MSAP_PRE_AXI_ERR_ENABLE_LSB 13
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MSAP_PRE_AXI_ERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MSAP_PRE_AXI_ERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MSAP_PRE_AXI_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MSAP_PRE_AXI_ERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MSAP_PRE_AXI_ERR_ENABLE_FIELD_MASK 0x00002000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MSAP_PRE_AXI_ERR_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MSAP_PRE_AXI_ERR_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MSAP_PRE_AXI_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ms_csr::intreg_enable.ms_esec_mb_pre_axi_err_enable   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MS_ESEC_MB_PRE_AXI_ERR_ENABLE_MSB 12
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MS_ESEC_MB_PRE_AXI_ERR_ENABLE_LSB 12
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MS_ESEC_MB_PRE_AXI_ERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MS_ESEC_MB_PRE_AXI_ERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MS_ESEC_MB_PRE_AXI_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MS_ESEC_MB_PRE_AXI_ERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MS_ESEC_MB_PRE_AXI_ERR_ENABLE_FIELD_MASK 0x00001000
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MS_ESEC_MB_PRE_AXI_ERR_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MS_ESEC_MB_PRE_AXI_ERR_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_MS_ESEC_MB_PRE_AXI_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ms_csr::intreg_enable.fl_axi_err_enable               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_FL_AXI_ERR_ENABLE_MSB 11
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_FL_AXI_ERR_ENABLE_LSB 11
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_FL_AXI_ERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_FL_AXI_ERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_FL_AXI_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_FL_AXI_ERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_FL_AXI_ERR_ENABLE_FIELD_MASK 0x00000800
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_FL_AXI_ERR_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_FL_AXI_ERR_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_FL_AXI_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ms_csr::intreg_enable.emmc_pre_axi_err_enable         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_EMMC_PRE_AXI_ERR_ENABLE_MSB 10
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_EMMC_PRE_AXI_ERR_ENABLE_LSB 10
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_EMMC_PRE_AXI_ERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_EMMC_PRE_AXI_ERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_EMMC_PRE_AXI_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_EMMC_PRE_AXI_ERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_EMMC_PRE_AXI_ERR_ENABLE_FIELD_MASK 0x00000400
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_EMMC_PRE_AXI_ERR_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_EMMC_PRE_AXI_ERR_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_EMMC_PRE_AXI_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ms_csr::intreg_enable.ahb_axi_err_enable              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_AHB_AXI_ERR_ENABLE_MSB 9
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_AHB_AXI_ERR_ENABLE_LSB 9
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_AHB_AXI_ERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_AHB_AXI_ERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_AHB_AXI_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_AHB_AXI_ERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_AHB_AXI_ERR_ENABLE_FIELD_MASK 0x00000200
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_AHB_AXI_ERR_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_AHB_AXI_ERR_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_AHB_AXI_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ms_csr::intreg_enable.ds16_efuse_cpu_read_timeout_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_DS16_EFUSE_CPU_READ_TIMEOUT_ENABLE_MSB 8
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_DS16_EFUSE_CPU_READ_TIMEOUT_ENABLE_LSB 8
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_DS16_EFUSE_CPU_READ_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_DS16_EFUSE_CPU_READ_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_DS16_EFUSE_CPU_READ_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_DS16_EFUSE_CPU_READ_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_DS16_EFUSE_CPU_READ_TIMEOUT_ENABLE_FIELD_MASK 0x00000100
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_DS16_EFUSE_CPU_READ_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_DS16_EFUSE_CPU_READ_TIMEOUT_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_DS16_EFUSE_CPU_READ_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ms_csr::intreg_enable.ds16_efuse_init_read_timeout_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_DS16_EFUSE_INIT_READ_TIMEOUT_ENABLE_MSB 7
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_DS16_EFUSE_INIT_READ_TIMEOUT_ENABLE_LSB 7
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_DS16_EFUSE_INIT_READ_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_DS16_EFUSE_INIT_READ_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_DS16_EFUSE_INIT_READ_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_DS16_EFUSE_INIT_READ_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_DS16_EFUSE_INIT_READ_TIMEOUT_ENABLE_FIELD_MASK 0x00000080
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_DS16_EFUSE_INIT_READ_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_DS16_EFUSE_INIT_READ_TIMEOUT_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_DS16_EFUSE_INIT_READ_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ms_csr::intreg_enable.pk_efuse_burn_imm_timeout_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_BURN_IMM_TIMEOUT_ENABLE_MSB 6
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_BURN_IMM_TIMEOUT_ENABLE_LSB 6
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_BURN_IMM_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_BURN_IMM_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_BURN_IMM_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_BURN_IMM_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_BURN_IMM_TIMEOUT_ENABLE_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_BURN_IMM_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_BURN_IMM_TIMEOUT_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_BURN_IMM_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg_enable.pk_efuse_cpu_burn_timeout_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_CPU_BURN_TIMEOUT_ENABLE_MSB 5
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_CPU_BURN_TIMEOUT_ENABLE_LSB 5
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_CPU_BURN_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_CPU_BURN_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_CPU_BURN_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_CPU_BURN_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_CPU_BURN_TIMEOUT_ENABLE_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_CPU_BURN_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_CPU_BURN_TIMEOUT_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_CPU_BURN_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg_enable.pk_efuse_cpu_read_timeout_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_CPU_READ_TIMEOUT_ENABLE_MSB 4
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_CPU_READ_TIMEOUT_ENABLE_LSB 4
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_CPU_READ_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_CPU_READ_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_CPU_READ_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_CPU_READ_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_CPU_READ_TIMEOUT_ENABLE_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_CPU_READ_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_CPU_READ_TIMEOUT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_CPU_READ_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg_enable.pk_efuse_init_read_timeout_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_INIT_READ_TIMEOUT_ENABLE_MSB 3
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_INIT_READ_TIMEOUT_ENABLE_LSB 3
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_INIT_READ_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_INIT_READ_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_INIT_READ_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_INIT_READ_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_INIT_READ_TIMEOUT_ENABLE_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_INIT_READ_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_INIT_READ_TIMEOUT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_PK_EFUSE_INIT_READ_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg_enable.rei_pll_err_enable              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_REI_PLL_ERR_ENABLE_MSB 2
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_REI_PLL_ERR_ENABLE_LSB 2
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_REI_PLL_ERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_REI_PLL_ERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_REI_PLL_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_REI_PLL_ERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_REI_PLL_ERR_ENABLE_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_REI_PLL_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_REI_PLL_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_REI_PLL_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg_enable.rei_err_enable                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_REI_ERR_ENABLE_MSB 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_REI_ERR_ENABLE_LSB 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_REI_ERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_REI_ERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_REI_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_REI_ERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_REI_ERR_ENABLE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_REI_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_REI_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_REI_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg_enable.sbus_err_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SBUS_ERR_ENABLE_MSB 0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SBUS_ERR_ENABLE_LSB 0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SBUS_ERR_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SBUS_ERR_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SBUS_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SBUS_ERR_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SBUS_ERR_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SBUS_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SBUS_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_MS_INT_ENABLE_CLEAR_SBUS_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_misc                                        */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_MISC_SIZE 0x4
#define CAP_MS_CSR_INT_MISC_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_misc::intreg                  */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_MISC_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_MISC_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_MISC_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_MISC_INTREG_WRITE_MASK 0x003fffff
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_misc::int_test_set            */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_WRITE_MASK 0x003fffff
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_misc::int_enable_set          */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_WRITE_MASK 0x003fffff
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_misc::int_enable_clear        */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_WRITE_MASK 0x003fffff

/* Register type: cap_ms_csr::int_misc::intreg                             */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.int_rd_full2_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL2_INTERRUPT_MSB 21
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL2_INTERRUPT_LSB 21
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL2_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL2_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL2_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL2_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL2_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL2_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_ms_csr::intreg.int_wr_full2_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL2_INTERRUPT_MSB 20
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL2_INTERRUPT_LSB 20
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL2_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL2_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL2_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL2_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL2_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL2_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_ms_csr::intreg.int_rd_full1_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL1_INTERRUPT_MSB 19
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL1_INTERRUPT_LSB 19
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL1_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL1_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL1_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL1_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL1_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL1_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ms_csr::intreg.int_wr_full1_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL1_INTERRUPT_MSB 18
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL1_INTERRUPT_LSB 18
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL1_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL1_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL1_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL1_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL1_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL1_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ms_csr::intreg.int_rd_full0_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL0_INTERRUPT_MSB 17
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL0_INTERRUPT_LSB 17
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL0_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL0_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL0_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL0_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL0_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL0_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_FULL0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ms_csr::intreg.int_wr_full0_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL0_INTERRUPT_MSB 16
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL0_INTERRUPT_LSB 16
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL0_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL0_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL0_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL0_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL0_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL0_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_FULL0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ms_csr::intreg.int_rd_stall_hit2_interrupt            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT2_INTERRUPT_MSB 15
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT2_INTERRUPT_LSB 15
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT2_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT2_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT2_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT2_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT2_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT2_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ms_csr::intreg.int_wr_stall_hit2_interrupt            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT2_INTERRUPT_MSB 14
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT2_INTERRUPT_LSB 14
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT2_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT2_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT2_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT2_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT2_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT2_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ms_csr::intreg.int_rd_stall_hit1_interrupt            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT1_INTERRUPT_MSB 13
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT1_INTERRUPT_LSB 13
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT1_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT1_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT1_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT1_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT1_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT1_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ms_csr::intreg.int_wr_stall_hit1_interrupt            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT1_INTERRUPT_MSB 12
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT1_INTERRUPT_LSB 12
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT1_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT1_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT1_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT1_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT1_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT1_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ms_csr::intreg.int_rd_stall_hit0_interrupt            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT0_INTERRUPT_MSB 11
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT0_INTERRUPT_LSB 11
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT0_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT0_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT0_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT0_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT0_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT0_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ms_csr::intreg.int_wr_stall_hit0_interrupt            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT0_INTERRUPT_MSB 10
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT0_INTERRUPT_LSB 10
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT0_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT0_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT0_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT0_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT0_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT0_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ms_csr::intreg.bl2_ram_ecc_correctable_interrupt      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INTREG_BL2_RAM_ECC_CORRECTABLE_INTERRUPT_MSB 9
#define CAP_MS_CSR_INT_MISC_INTREG_BL2_RAM_ECC_CORRECTABLE_INTERRUPT_LSB 9
#define CAP_MS_CSR_INT_MISC_INTREG_BL2_RAM_ECC_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INTREG_BL2_RAM_ECC_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_BL2_RAM_ECC_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_BL2_RAM_ECC_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_BL2_RAM_ECC_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_MS_CSR_INT_MISC_INTREG_BL2_RAM_ECC_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_MS_CSR_INT_MISC_INTREG_BL2_RAM_ECC_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_MS_CSR_INT_MISC_INTREG_BL2_RAM_ECC_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ms_csr::intreg.bl2_ram_ecc_uncorrectable_interrupt    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INTREG_BL2_RAM_ECC_UNCORRECTABLE_INTERRUPT_MSB 8
#define CAP_MS_CSR_INT_MISC_INTREG_BL2_RAM_ECC_UNCORRECTABLE_INTERRUPT_LSB 8
#define CAP_MS_CSR_INT_MISC_INTREG_BL2_RAM_ECC_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INTREG_BL2_RAM_ECC_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_BL2_RAM_ECC_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_BL2_RAM_ECC_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_BL2_RAM_ECC_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_MS_CSR_INT_MISC_INTREG_BL2_RAM_ECC_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_MS_CSR_INT_MISC_INTREG_BL2_RAM_ECC_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_MS_CSR_INT_MISC_INTREG_BL2_RAM_ECC_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ms_csr::intreg.ahb_esec_esystem_ram_ecc_correctable_interrupt */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_INTERRUPT_MSB 7
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_INTERRUPT_LSB 7
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ms_csr::intreg.ahb_esec_esystem_ram_ecc_uncorrectable_interrupt */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_INTERRUPT_MSB 6
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_INTERRUPT_LSB 6
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg.ahb_esec_data_ram_ecc_correctable_interrupt */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_INTERRUPT_MSB 5
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_INTERRUPT_LSB 5
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg.ahb_esec_data_ram_ecc_uncorrectable_interrupt */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_INTERRUPT_MSB 4
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_INTERRUPT_LSB 4
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_MISC_INTREG_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg.elam_cap_ecc_correctable_interrupt     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INTREG_ELAM_CAP_ECC_CORRECTABLE_INTERRUPT_MSB 3
#define CAP_MS_CSR_INT_MISC_INTREG_ELAM_CAP_ECC_CORRECTABLE_INTERRUPT_LSB 3
#define CAP_MS_CSR_INT_MISC_INTREG_ELAM_CAP_ECC_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INTREG_ELAM_CAP_ECC_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_ELAM_CAP_ECC_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_ELAM_CAP_ECC_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_ELAM_CAP_ECC_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_MISC_INTREG_ELAM_CAP_ECC_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_MISC_INTREG_ELAM_CAP_ECC_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_MISC_INTREG_ELAM_CAP_ECC_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg.elam_cap_ecc_uncorrectable_interrupt   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INTREG_ELAM_CAP_ECC_UNCORRECTABLE_INTERRUPT_MSB 2
#define CAP_MS_CSR_INT_MISC_INTREG_ELAM_CAP_ECC_UNCORRECTABLE_INTERRUPT_LSB 2
#define CAP_MS_CSR_INT_MISC_INTREG_ELAM_CAP_ECC_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INTREG_ELAM_CAP_ECC_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_ELAM_CAP_ECC_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_ELAM_CAP_ECC_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_ELAM_CAP_ECC_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_MISC_INTREG_ELAM_CAP_ECC_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_MISC_INTREG_ELAM_CAP_ECC_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_MISC_INTREG_ELAM_CAP_ECC_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg.qspi_ram_ecc_correctable_interrupt     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INTREG_QSPI_RAM_ECC_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_MS_CSR_INT_MISC_INTREG_QSPI_RAM_ECC_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_MS_CSR_INT_MISC_INTREG_QSPI_RAM_ECC_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INTREG_QSPI_RAM_ECC_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_QSPI_RAM_ECC_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_QSPI_RAM_ECC_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_QSPI_RAM_ECC_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_MISC_INTREG_QSPI_RAM_ECC_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_MISC_INTREG_QSPI_RAM_ECC_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_MISC_INTREG_QSPI_RAM_ECC_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg.qspi_ram_ecc_uncorrectable_interrupt   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INTREG_QSPI_RAM_ECC_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_MISC_INTREG_QSPI_RAM_ECC_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_MISC_INTREG_QSPI_RAM_ECC_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INTREG_QSPI_RAM_ECC_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_QSPI_RAM_ECC_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INTREG_QSPI_RAM_ECC_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INTREG_QSPI_RAM_ECC_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_MISC_INTREG_QSPI_RAM_ECC_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_MISC_INTREG_QSPI_RAM_ECC_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_MISC_INTREG_QSPI_RAM_ECC_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_misc::int_test_set                       */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.int_rd_full2_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL2_INTERRUPT_MSB 21
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL2_INTERRUPT_LSB 21
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL2_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL2_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL2_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL2_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL2_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL2_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_ms_csr::intreg.int_wr_full2_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL2_INTERRUPT_MSB 20
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL2_INTERRUPT_LSB 20
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL2_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL2_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL2_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL2_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL2_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL2_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_ms_csr::intreg.int_rd_full1_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL1_INTERRUPT_MSB 19
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL1_INTERRUPT_LSB 19
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL1_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL1_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL1_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL1_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL1_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL1_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ms_csr::intreg.int_wr_full1_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL1_INTERRUPT_MSB 18
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL1_INTERRUPT_LSB 18
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL1_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL1_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL1_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL1_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL1_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL1_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ms_csr::intreg.int_rd_full0_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL0_INTERRUPT_MSB 17
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL0_INTERRUPT_LSB 17
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL0_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL0_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL0_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL0_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL0_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL0_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ms_csr::intreg.int_wr_full0_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL0_INTERRUPT_MSB 16
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL0_INTERRUPT_LSB 16
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL0_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL0_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL0_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL0_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL0_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL0_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ms_csr::intreg.int_rd_stall_hit2_interrupt            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT2_INTERRUPT_MSB 15
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT2_INTERRUPT_LSB 15
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT2_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT2_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT2_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT2_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT2_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT2_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ms_csr::intreg.int_wr_stall_hit2_interrupt            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT2_INTERRUPT_MSB 14
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT2_INTERRUPT_LSB 14
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT2_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT2_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT2_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT2_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT2_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT2_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ms_csr::intreg.int_rd_stall_hit1_interrupt            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT1_INTERRUPT_MSB 13
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT1_INTERRUPT_LSB 13
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT1_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT1_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT1_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT1_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT1_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT1_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ms_csr::intreg.int_wr_stall_hit1_interrupt            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT1_INTERRUPT_MSB 12
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT1_INTERRUPT_LSB 12
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT1_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT1_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT1_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT1_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT1_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT1_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ms_csr::intreg.int_rd_stall_hit0_interrupt            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT0_INTERRUPT_MSB 11
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT0_INTERRUPT_LSB 11
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT0_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT0_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT0_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT0_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT0_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT0_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ms_csr::intreg.int_wr_stall_hit0_interrupt            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT0_INTERRUPT_MSB 10
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT0_INTERRUPT_LSB 10
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT0_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT0_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT0_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT0_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT0_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT0_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ms_csr::intreg.bl2_ram_ecc_correctable_interrupt      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_BL2_RAM_ECC_CORRECTABLE_INTERRUPT_MSB 9
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_BL2_RAM_ECC_CORRECTABLE_INTERRUPT_LSB 9
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_BL2_RAM_ECC_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_BL2_RAM_ECC_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_BL2_RAM_ECC_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_BL2_RAM_ECC_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_BL2_RAM_ECC_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_BL2_RAM_ECC_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_BL2_RAM_ECC_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_BL2_RAM_ECC_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ms_csr::intreg.bl2_ram_ecc_uncorrectable_interrupt    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_BL2_RAM_ECC_UNCORRECTABLE_INTERRUPT_MSB 8
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_BL2_RAM_ECC_UNCORRECTABLE_INTERRUPT_LSB 8
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_BL2_RAM_ECC_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_BL2_RAM_ECC_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_BL2_RAM_ECC_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_BL2_RAM_ECC_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_BL2_RAM_ECC_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_BL2_RAM_ECC_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_BL2_RAM_ECC_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_BL2_RAM_ECC_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ms_csr::intreg.ahb_esec_esystem_ram_ecc_correctable_interrupt */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_INTERRUPT_MSB 7
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_INTERRUPT_LSB 7
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ms_csr::intreg.ahb_esec_esystem_ram_ecc_uncorrectable_interrupt */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_INTERRUPT_MSB 6
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_INTERRUPT_LSB 6
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg.ahb_esec_data_ram_ecc_correctable_interrupt */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_INTERRUPT_MSB 5
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_INTERRUPT_LSB 5
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg.ahb_esec_data_ram_ecc_uncorrectable_interrupt */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_INTERRUPT_MSB 4
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_INTERRUPT_LSB 4
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg.elam_cap_ecc_correctable_interrupt     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_ELAM_CAP_ECC_CORRECTABLE_INTERRUPT_MSB 3
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_ELAM_CAP_ECC_CORRECTABLE_INTERRUPT_LSB 3
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_ELAM_CAP_ECC_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_ELAM_CAP_ECC_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_ELAM_CAP_ECC_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_ELAM_CAP_ECC_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_ELAM_CAP_ECC_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_ELAM_CAP_ECC_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_ELAM_CAP_ECC_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_ELAM_CAP_ECC_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg.elam_cap_ecc_uncorrectable_interrupt   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_ELAM_CAP_ECC_UNCORRECTABLE_INTERRUPT_MSB 2
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_ELAM_CAP_ECC_UNCORRECTABLE_INTERRUPT_LSB 2
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_ELAM_CAP_ECC_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_ELAM_CAP_ECC_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_ELAM_CAP_ECC_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_ELAM_CAP_ECC_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_ELAM_CAP_ECC_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_ELAM_CAP_ECC_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_ELAM_CAP_ECC_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_ELAM_CAP_ECC_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg.qspi_ram_ecc_correctable_interrupt     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_QSPI_RAM_ECC_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_QSPI_RAM_ECC_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_QSPI_RAM_ECC_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_QSPI_RAM_ECC_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_QSPI_RAM_ECC_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_QSPI_RAM_ECC_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_QSPI_RAM_ECC_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_QSPI_RAM_ECC_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_QSPI_RAM_ECC_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_QSPI_RAM_ECC_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg.qspi_ram_ecc_uncorrectable_interrupt   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_QSPI_RAM_ECC_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_QSPI_RAM_ECC_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_QSPI_RAM_ECC_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_QSPI_RAM_ECC_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_QSPI_RAM_ECC_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_QSPI_RAM_ECC_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_QSPI_RAM_ECC_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_QSPI_RAM_ECC_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_QSPI_RAM_ECC_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_MISC_INT_TEST_SET_QSPI_RAM_ECC_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_misc::int_enable_set                     */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.int_rd_full2_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL2_ENABLE_MSB 21
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL2_ENABLE_LSB 21
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL2_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL2_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL2_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL2_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL2_ENABLE_FIELD_MASK 0x00200000
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL2_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL2_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL2_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_ms_csr::intreg_enable.int_wr_full2_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL2_ENABLE_MSB 20
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL2_ENABLE_LSB 20
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL2_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL2_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL2_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL2_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL2_ENABLE_FIELD_MASK 0x00100000
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL2_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL2_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL2_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_ms_csr::intreg_enable.int_rd_full1_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL1_ENABLE_MSB 19
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL1_ENABLE_LSB 19
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL1_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL1_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL1_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL1_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL1_ENABLE_FIELD_MASK 0x00080000
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL1_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL1_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL1_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ms_csr::intreg_enable.int_wr_full1_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL1_ENABLE_MSB 18
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL1_ENABLE_LSB 18
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL1_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL1_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL1_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL1_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL1_ENABLE_FIELD_MASK 0x00040000
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL1_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL1_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL1_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ms_csr::intreg_enable.int_rd_full0_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL0_ENABLE_MSB 17
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL0_ENABLE_LSB 17
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL0_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL0_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL0_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL0_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL0_ENABLE_FIELD_MASK 0x00020000
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL0_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL0_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL0_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ms_csr::intreg_enable.int_wr_full0_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL0_ENABLE_MSB 16
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL0_ENABLE_LSB 16
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL0_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL0_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL0_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL0_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL0_ENABLE_FIELD_MASK 0x00010000
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL0_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL0_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL0_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ms_csr::intreg_enable.int_rd_stall_hit2_enable        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT2_ENABLE_MSB 15
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT2_ENABLE_LSB 15
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT2_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT2_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT2_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT2_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT2_ENABLE_FIELD_MASK 0x00008000
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT2_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT2_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT2_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ms_csr::intreg_enable.int_wr_stall_hit2_enable        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT2_ENABLE_MSB 14
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT2_ENABLE_LSB 14
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT2_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT2_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT2_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT2_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT2_ENABLE_FIELD_MASK 0x00004000
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT2_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT2_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT2_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ms_csr::intreg_enable.int_rd_stall_hit1_enable        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT1_ENABLE_MSB 13
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT1_ENABLE_LSB 13
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT1_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT1_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT1_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT1_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT1_ENABLE_FIELD_MASK 0x00002000
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT1_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT1_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT1_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ms_csr::intreg_enable.int_wr_stall_hit1_enable        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT1_ENABLE_MSB 12
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT1_ENABLE_LSB 12
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT1_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT1_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT1_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT1_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT1_ENABLE_FIELD_MASK 0x00001000
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT1_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT1_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT1_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ms_csr::intreg_enable.int_rd_stall_hit0_enable        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT0_ENABLE_MSB 11
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT0_ENABLE_LSB 11
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT0_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT0_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT0_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT0_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT0_ENABLE_FIELD_MASK 0x00000800
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT0_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT0_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT0_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ms_csr::intreg_enable.int_wr_stall_hit0_enable        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT0_ENABLE_MSB 10
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT0_ENABLE_LSB 10
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT0_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT0_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT0_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT0_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT0_ENABLE_FIELD_MASK 0x00000400
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT0_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT0_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT0_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ms_csr::intreg_enable.bl2_ram_ecc_correctable_enable  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_BL2_RAM_ECC_CORRECTABLE_ENABLE_MSB 9
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_BL2_RAM_ECC_CORRECTABLE_ENABLE_LSB 9
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_BL2_RAM_ECC_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_BL2_RAM_ECC_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_BL2_RAM_ECC_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_BL2_RAM_ECC_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_BL2_RAM_ECC_CORRECTABLE_ENABLE_FIELD_MASK 0x00000200
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_BL2_RAM_ECC_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_BL2_RAM_ECC_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_BL2_RAM_ECC_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ms_csr::intreg_enable.bl2_ram_ecc_uncorrectable_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_BL2_RAM_ECC_UNCORRECTABLE_ENABLE_MSB 8
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_BL2_RAM_ECC_UNCORRECTABLE_ENABLE_LSB 8
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_BL2_RAM_ECC_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_BL2_RAM_ECC_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_BL2_RAM_ECC_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_BL2_RAM_ECC_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_BL2_RAM_ECC_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000100
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_BL2_RAM_ECC_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_BL2_RAM_ECC_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_BL2_RAM_ECC_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ms_csr::intreg_enable.ahb_esec_esystem_ram_ecc_correctable_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_ENABLE_MSB 7
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_ENABLE_LSB 7
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_ENABLE_FIELD_MASK 0x00000080
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ms_csr::intreg_enable.ahb_esec_esystem_ram_ecc_uncorrectable_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_ENABLE_MSB 6
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_ENABLE_LSB 6
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg_enable.ahb_esec_data_ram_ecc_correctable_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_ENABLE_MSB 5
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_ENABLE_LSB 5
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_ENABLE_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg_enable.ahb_esec_data_ram_ecc_uncorrectable_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_ENABLE_MSB 4
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_ENABLE_LSB 4
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg_enable.elam_cap_ecc_correctable_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_ELAM_CAP_ECC_CORRECTABLE_ENABLE_MSB 3
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_ELAM_CAP_ECC_CORRECTABLE_ENABLE_LSB 3
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_ELAM_CAP_ECC_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_ELAM_CAP_ECC_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_ELAM_CAP_ECC_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_ELAM_CAP_ECC_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_ELAM_CAP_ECC_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_ELAM_CAP_ECC_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_ELAM_CAP_ECC_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_ELAM_CAP_ECC_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg_enable.elam_cap_ecc_uncorrectable_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_ELAM_CAP_ECC_UNCORRECTABLE_ENABLE_MSB 2
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_ELAM_CAP_ECC_UNCORRECTABLE_ENABLE_LSB 2
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_ELAM_CAP_ECC_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_ELAM_CAP_ECC_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_ELAM_CAP_ECC_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_ELAM_CAP_ECC_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_ELAM_CAP_ECC_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_ELAM_CAP_ECC_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_ELAM_CAP_ECC_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_ELAM_CAP_ECC_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg_enable.qspi_ram_ecc_correctable_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_QSPI_RAM_ECC_CORRECTABLE_ENABLE_MSB 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_QSPI_RAM_ECC_CORRECTABLE_ENABLE_LSB 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_QSPI_RAM_ECC_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_QSPI_RAM_ECC_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_QSPI_RAM_ECC_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_QSPI_RAM_ECC_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_QSPI_RAM_ECC_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_QSPI_RAM_ECC_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_QSPI_RAM_ECC_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_QSPI_RAM_ECC_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg_enable.qspi_ram_ecc_uncorrectable_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_QSPI_RAM_ECC_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_QSPI_RAM_ECC_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_QSPI_RAM_ECC_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_QSPI_RAM_ECC_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_QSPI_RAM_ECC_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_QSPI_RAM_ECC_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_QSPI_RAM_ECC_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_QSPI_RAM_ECC_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_QSPI_RAM_ECC_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_SET_QSPI_RAM_ECC_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_misc::int_enable_clear                   */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.int_rd_full2_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL2_ENABLE_MSB 21
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL2_ENABLE_LSB 21
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL2_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL2_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL2_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL2_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL2_ENABLE_FIELD_MASK 0x00200000
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL2_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL2_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL2_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_ms_csr::intreg_enable.int_wr_full2_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL2_ENABLE_MSB 20
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL2_ENABLE_LSB 20
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL2_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL2_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL2_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL2_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL2_ENABLE_FIELD_MASK 0x00100000
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL2_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL2_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL2_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_ms_csr::intreg_enable.int_rd_full1_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL1_ENABLE_MSB 19
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL1_ENABLE_LSB 19
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL1_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL1_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL1_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL1_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL1_ENABLE_FIELD_MASK 0x00080000
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL1_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL1_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL1_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ms_csr::intreg_enable.int_wr_full1_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL1_ENABLE_MSB 18
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL1_ENABLE_LSB 18
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL1_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL1_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL1_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL1_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL1_ENABLE_FIELD_MASK 0x00040000
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL1_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL1_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL1_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ms_csr::intreg_enable.int_rd_full0_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL0_ENABLE_MSB 17
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL0_ENABLE_LSB 17
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL0_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL0_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL0_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL0_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL0_ENABLE_FIELD_MASK 0x00020000
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL0_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL0_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL0_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ms_csr::intreg_enable.int_wr_full0_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL0_ENABLE_MSB 16
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL0_ENABLE_LSB 16
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL0_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL0_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL0_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL0_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL0_ENABLE_FIELD_MASK 0x00010000
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL0_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL0_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL0_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ms_csr::intreg_enable.int_rd_stall_hit2_enable        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT2_ENABLE_MSB 15
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT2_ENABLE_LSB 15
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT2_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT2_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT2_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT2_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT2_ENABLE_FIELD_MASK 0x00008000
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT2_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT2_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT2_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ms_csr::intreg_enable.int_wr_stall_hit2_enable        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT2_ENABLE_MSB 14
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT2_ENABLE_LSB 14
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT2_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT2_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT2_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT2_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT2_ENABLE_FIELD_MASK 0x00004000
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT2_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT2_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT2_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ms_csr::intreg_enable.int_rd_stall_hit1_enable        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT1_ENABLE_MSB 13
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT1_ENABLE_LSB 13
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT1_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT1_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT1_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT1_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT1_ENABLE_FIELD_MASK 0x00002000
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT1_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT1_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT1_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ms_csr::intreg_enable.int_wr_stall_hit1_enable        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT1_ENABLE_MSB 12
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT1_ENABLE_LSB 12
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT1_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT1_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT1_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT1_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT1_ENABLE_FIELD_MASK 0x00001000
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT1_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT1_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT1_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ms_csr::intreg_enable.int_rd_stall_hit0_enable        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT0_ENABLE_MSB 11
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT0_ENABLE_LSB 11
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT0_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT0_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT0_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT0_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT0_ENABLE_FIELD_MASK 0x00000800
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT0_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT0_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT0_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ms_csr::intreg_enable.int_wr_stall_hit0_enable        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT0_ENABLE_MSB 10
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT0_ENABLE_LSB 10
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT0_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT0_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT0_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT0_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT0_ENABLE_FIELD_MASK 0x00000400
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT0_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT0_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT0_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ms_csr::intreg_enable.bl2_ram_ecc_correctable_enable  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BL2_RAM_ECC_CORRECTABLE_ENABLE_MSB 9
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BL2_RAM_ECC_CORRECTABLE_ENABLE_LSB 9
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BL2_RAM_ECC_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BL2_RAM_ECC_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BL2_RAM_ECC_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BL2_RAM_ECC_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BL2_RAM_ECC_CORRECTABLE_ENABLE_FIELD_MASK 0x00000200
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BL2_RAM_ECC_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BL2_RAM_ECC_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BL2_RAM_ECC_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ms_csr::intreg_enable.bl2_ram_ecc_uncorrectable_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BL2_RAM_ECC_UNCORRECTABLE_ENABLE_MSB 8
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BL2_RAM_ECC_UNCORRECTABLE_ENABLE_LSB 8
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BL2_RAM_ECC_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BL2_RAM_ECC_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BL2_RAM_ECC_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BL2_RAM_ECC_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BL2_RAM_ECC_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000100
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BL2_RAM_ECC_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BL2_RAM_ECC_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BL2_RAM_ECC_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ms_csr::intreg_enable.ahb_esec_esystem_ram_ecc_correctable_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_ENABLE_MSB 7
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_ENABLE_LSB 7
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_ENABLE_FIELD_MASK 0x00000080
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_ESYSTEM_RAM_ECC_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ms_csr::intreg_enable.ahb_esec_esystem_ram_ecc_uncorrectable_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_ENABLE_MSB 6
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_ENABLE_LSB 6
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_ESYSTEM_RAM_ECC_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg_enable.ahb_esec_data_ram_ecc_correctable_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_ENABLE_MSB 5
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_ENABLE_LSB 5
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_ENABLE_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_DATA_RAM_ECC_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg_enable.ahb_esec_data_ram_ecc_uncorrectable_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_ENABLE_MSB 4
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_ENABLE_LSB 4
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_AHB_ESEC_DATA_RAM_ECC_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg_enable.elam_cap_ecc_correctable_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_ELAM_CAP_ECC_CORRECTABLE_ENABLE_MSB 3
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_ELAM_CAP_ECC_CORRECTABLE_ENABLE_LSB 3
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_ELAM_CAP_ECC_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_ELAM_CAP_ECC_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_ELAM_CAP_ECC_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_ELAM_CAP_ECC_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_ELAM_CAP_ECC_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_ELAM_CAP_ECC_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_ELAM_CAP_ECC_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_ELAM_CAP_ECC_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg_enable.elam_cap_ecc_uncorrectable_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_ELAM_CAP_ECC_UNCORRECTABLE_ENABLE_MSB 2
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_ELAM_CAP_ECC_UNCORRECTABLE_ENABLE_LSB 2
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_ELAM_CAP_ECC_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_ELAM_CAP_ECC_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_ELAM_CAP_ECC_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_ELAM_CAP_ECC_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_ELAM_CAP_ECC_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_ELAM_CAP_ECC_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_ELAM_CAP_ECC_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_ELAM_CAP_ECC_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg_enable.qspi_ram_ecc_correctable_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_QSPI_RAM_ECC_CORRECTABLE_ENABLE_MSB 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_QSPI_RAM_ECC_CORRECTABLE_ENABLE_LSB 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_QSPI_RAM_ECC_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_QSPI_RAM_ECC_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_QSPI_RAM_ECC_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_QSPI_RAM_ECC_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_QSPI_RAM_ECC_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_QSPI_RAM_ECC_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_QSPI_RAM_ECC_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_QSPI_RAM_ECC_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg_enable.qspi_ram_ecc_uncorrectable_enable */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_QSPI_RAM_ECC_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_QSPI_RAM_ECC_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_QSPI_RAM_ECC_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_QSPI_RAM_ECC_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_QSPI_RAM_ECC_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_QSPI_RAM_ECC_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_QSPI_RAM_ECC_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_QSPI_RAM_ECC_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_QSPI_RAM_ECC_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_QSPI_RAM_ECC_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_esecure                                     */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_ESECURE_SIZE 0x4
#define CAP_MS_CSR_INT_ESECURE_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_esecure::intreg               */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_ESECURE_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_ESECURE_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_ESECURE_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_ESECURE_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_ESECURE_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_ESECURE_INTREG_WRITE_MASK 0x00000003
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_esecure::int_test_set         */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_WRITE_MASK 0x00000003
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_esecure::int_enable_set       */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_WRITE_MASK 0x00000003
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_esecure::int_enable_clear     */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_WRITE_MASK 0x00000003

/* Register type: cap_ms_csr::int_esecure::intreg                          */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.mb_txint_interrupt                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_ESECURE_INTREG_MB_TXINT_INTERRUPT_MSB 1
#define CAP_MS_CSR_INT_ESECURE_INTREG_MB_TXINT_INTERRUPT_LSB 1
#define CAP_MS_CSR_INT_ESECURE_INTREG_MB_TXINT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_ESECURE_INTREG_MB_TXINT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INTREG_MB_TXINT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INTREG_MB_TXINT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_ESECURE_INTREG_MB_TXINT_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_ESECURE_INTREG_MB_TXINT_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_ESECURE_INTREG_MB_TXINT_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_ESECURE_INTREG_MB_TXINT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg.mb_rxint_interrupt                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_ESECURE_INTREG_MB_RXINT_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_ESECURE_INTREG_MB_RXINT_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_ESECURE_INTREG_MB_RXINT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_ESECURE_INTREG_MB_RXINT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INTREG_MB_RXINT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INTREG_MB_RXINT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_ESECURE_INTREG_MB_RXINT_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_ESECURE_INTREG_MB_RXINT_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_ESECURE_INTREG_MB_RXINT_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_ESECURE_INTREG_MB_RXINT_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_esecure::int_test_set                    */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.mb_txint_interrupt                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_MB_TXINT_INTERRUPT_MSB 1
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_MB_TXINT_INTERRUPT_LSB 1
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_MB_TXINT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_MB_TXINT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_MB_TXINT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_MB_TXINT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_MB_TXINT_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_MB_TXINT_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_MB_TXINT_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_MB_TXINT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg.mb_rxint_interrupt                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_MB_RXINT_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_MB_RXINT_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_MB_RXINT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_MB_RXINT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_MB_RXINT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_MB_RXINT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_MB_RXINT_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_MB_RXINT_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_MB_RXINT_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_ESECURE_INT_TEST_SET_MB_RXINT_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_esecure::int_enable_set                  */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.mb_txint_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_MB_TXINT_ENABLE_MSB 1
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_MB_TXINT_ENABLE_LSB 1
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_MB_TXINT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_MB_TXINT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_MB_TXINT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_MB_TXINT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_MB_TXINT_ENABLE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_MB_TXINT_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_MB_TXINT_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_MB_TXINT_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg_enable.mb_rxint_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_MB_RXINT_ENABLE_MSB 0
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_MB_RXINT_ENABLE_LSB 0
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_MB_RXINT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_MB_RXINT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_MB_RXINT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_MB_RXINT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_MB_RXINT_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_MB_RXINT_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_MB_RXINT_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_SET_MB_RXINT_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_esecure::int_enable_clear                */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.mb_txint_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_MB_TXINT_ENABLE_MSB 1
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_MB_TXINT_ENABLE_LSB 1
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_MB_TXINT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_MB_TXINT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_MB_TXINT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_MB_TXINT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_MB_TXINT_ENABLE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_MB_TXINT_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_MB_TXINT_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_MB_TXINT_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg_enable.mb_rxint_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_MB_RXINT_ENABLE_MSB 0
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_MB_RXINT_ENABLE_LSB 0
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_MB_RXINT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_MB_RXINT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_MB_RXINT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_MB_RXINT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_MB_RXINT_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_MB_RXINT_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_MB_RXINT_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_ESECURE_INT_ENABLE_CLEAR_MB_RXINT_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_prp1                                        */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_PRP1_SIZE 0x4
#define CAP_MS_CSR_INT_PRP1_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_prp1::intreg                  */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_PRP1_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_PRP1_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_PRP1_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_PRP1_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP1_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP1_INTREG_WRITE_MASK 0x0000007f
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_prp1::int_test_set            */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_WRITE_MASK 0x0000007f
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_prp1::int_enable_set          */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_WRITE_MASK 0x0000007f
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_prp1::int_enable_clear        */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_WRITE_MASK 0x0000007f

/* Register type: cap_ms_csr::int_prp1::intreg                             */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.byte_write_interrupt                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP1_INTREG_BYTE_WRITE_INTERRUPT_MSB 6
#define CAP_MS_CSR_INT_PRP1_INTREG_BYTE_WRITE_INTERRUPT_LSB 6
#define CAP_MS_CSR_INT_PRP1_INTREG_BYTE_WRITE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INTREG_BYTE_WRITE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INTREG_BYTE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INTREG_BYTE_WRITE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INTREG_BYTE_WRITE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_PRP1_INTREG_BYTE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_PRP1_INTREG_BYTE_WRITE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_PRP1_INTREG_BYTE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg.byte_read_interrupt                    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP1_INTREG_BYTE_READ_INTERRUPT_MSB 5
#define CAP_MS_CSR_INT_PRP1_INTREG_BYTE_READ_INTERRUPT_LSB 5
#define CAP_MS_CSR_INT_PRP1_INTREG_BYTE_READ_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INTREG_BYTE_READ_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INTREG_BYTE_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INTREG_BYTE_READ_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INTREG_BYTE_READ_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_PRP1_INTREG_BYTE_READ_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_PRP1_INTREG_BYTE_READ_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_PRP1_INTREG_BYTE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg.stall_timeout_interrupt                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP1_INTREG_STALL_TIMEOUT_INTERRUPT_MSB 4
#define CAP_MS_CSR_INT_PRP1_INTREG_STALL_TIMEOUT_INTERRUPT_LSB 4
#define CAP_MS_CSR_INT_PRP1_INTREG_STALL_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INTREG_STALL_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INTREG_STALL_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INTREG_STALL_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INTREG_STALL_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_PRP1_INTREG_STALL_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_PRP1_INTREG_STALL_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_PRP1_INTREG_STALL_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg.ack_timeout_interrupt                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP1_INTREG_ACK_TIMEOUT_INTERRUPT_MSB 3
#define CAP_MS_CSR_INT_PRP1_INTREG_ACK_TIMEOUT_INTERRUPT_LSB 3
#define CAP_MS_CSR_INT_PRP1_INTREG_ACK_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INTREG_ACK_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INTREG_ACK_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INTREG_ACK_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INTREG_ACK_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_PRP1_INTREG_ACK_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_PRP1_INTREG_ACK_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_PRP1_INTREG_ACK_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg.decode_interrupt                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP1_INTREG_DECODE_INTERRUPT_MSB 2
#define CAP_MS_CSR_INT_PRP1_INTREG_DECODE_INTERRUPT_LSB 2
#define CAP_MS_CSR_INT_PRP1_INTREG_DECODE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INTREG_DECODE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INTREG_DECODE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INTREG_DECODE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INTREG_DECODE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_PRP1_INTREG_DECODE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_PRP1_INTREG_DECODE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_PRP1_INTREG_DECODE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg.security_interrupt                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP1_INTREG_SECURITY_INTERRUPT_MSB 1
#define CAP_MS_CSR_INT_PRP1_INTREG_SECURITY_INTERRUPT_LSB 1
#define CAP_MS_CSR_INT_PRP1_INTREG_SECURITY_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INTREG_SECURITY_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INTREG_SECURITY_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INTREG_SECURITY_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INTREG_SECURITY_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_PRP1_INTREG_SECURITY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_PRP1_INTREG_SECURITY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_PRP1_INTREG_SECURITY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg.read_interrupt                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP1_INTREG_READ_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_PRP1_INTREG_READ_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_PRP1_INTREG_READ_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INTREG_READ_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INTREG_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INTREG_READ_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INTREG_READ_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_PRP1_INTREG_READ_INTERRUPT_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP1_INTREG_READ_INTERRUPT_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP1_INTREG_READ_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_prp1::int_test_set                       */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.byte_write_interrupt                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_WRITE_INTERRUPT_MSB 6
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_WRITE_INTERRUPT_LSB 6
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_WRITE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_WRITE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_WRITE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_WRITE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_WRITE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg.byte_read_interrupt                    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_READ_INTERRUPT_MSB 5
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_READ_INTERRUPT_LSB 5
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_READ_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_READ_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_READ_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_READ_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_READ_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_READ_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg.stall_timeout_interrupt                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_MSB 4
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_LSB 4
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg.ack_timeout_interrupt                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_MSB 3
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_LSB 3
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg.decode_interrupt                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_DECODE_INTERRUPT_MSB 2
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_DECODE_INTERRUPT_LSB 2
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_DECODE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_DECODE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_DECODE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_DECODE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_DECODE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_DECODE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_DECODE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_DECODE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg.security_interrupt                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_SECURITY_INTERRUPT_MSB 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_SECURITY_INTERRUPT_LSB 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_SECURITY_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_SECURITY_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_SECURITY_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_SECURITY_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_SECURITY_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_SECURITY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_SECURITY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_SECURITY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg.read_interrupt                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_READ_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_READ_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_READ_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_READ_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_READ_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_READ_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_READ_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_READ_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP1_INT_TEST_SET_READ_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_prp1::int_enable_set                     */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.byte_write_enable               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_WRITE_ENABLE_MSB 6
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_WRITE_ENABLE_LSB 6
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_WRITE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_WRITE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_WRITE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_WRITE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_WRITE_ENABLE_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_WRITE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_WRITE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_WRITE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg_enable.byte_read_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_READ_ENABLE_MSB 5
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_READ_ENABLE_LSB 5
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_READ_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_READ_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_READ_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_READ_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_READ_ENABLE_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_READ_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_READ_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg_enable.stall_timeout_enable            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_MSB 4
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_LSB 4
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg_enable.ack_timeout_enable              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_MSB 3
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_LSB 3
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg_enable.decode_enable                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_DECODE_ENABLE_MSB 2
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_DECODE_ENABLE_LSB 2
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_DECODE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_DECODE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_DECODE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_DECODE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_DECODE_ENABLE_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_DECODE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_DECODE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_DECODE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg_enable.security_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_SECURITY_ENABLE_MSB 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_SECURITY_ENABLE_LSB 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_SECURITY_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_SECURITY_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_SECURITY_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_SECURITY_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_SECURITY_ENABLE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_SECURITY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_SECURITY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_SECURITY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg_enable.read_enable                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_ENABLE_MSB 0
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_ENABLE_LSB 0
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_prp1::int_enable_clear                   */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.byte_write_enable               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_MSB 6
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_LSB 6
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg_enable.byte_read_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_MSB 5
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_LSB 5
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg_enable.stall_timeout_enable            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_MSB 4
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_LSB 4
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg_enable.ack_timeout_enable              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_MSB 3
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_LSB 3
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg_enable.decode_enable                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_DECODE_ENABLE_MSB 2
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_DECODE_ENABLE_LSB 2
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_DECODE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_DECODE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_DECODE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_DECODE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_DECODE_ENABLE_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_DECODE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_DECODE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_DECODE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg_enable.security_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_SECURITY_ENABLE_MSB 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_SECURITY_ENABLE_LSB 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_SECURITY_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_SECURITY_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_SECURITY_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_SECURITY_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_SECURITY_ENABLE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_SECURITY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_SECURITY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_SECURITY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg_enable.read_enable                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_ENABLE_MSB 0
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_ENABLE_LSB 0
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_prp2                                        */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_PRP2_SIZE 0x4
#define CAP_MS_CSR_INT_PRP2_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_prp2::intreg                  */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_PRP2_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_PRP2_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_PRP2_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_PRP2_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP2_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP2_INTREG_WRITE_MASK 0x0000007f
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_prp2::int_test_set            */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_WRITE_MASK 0x0000007f
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_prp2::int_enable_set          */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_WRITE_MASK 0x0000007f
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_prp2::int_enable_clear        */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_WRITE_MASK 0x0000007f

/* Register type: cap_ms_csr::int_prp2::intreg                             */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.byte_write_interrupt                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP2_INTREG_BYTE_WRITE_INTERRUPT_MSB 6
#define CAP_MS_CSR_INT_PRP2_INTREG_BYTE_WRITE_INTERRUPT_LSB 6
#define CAP_MS_CSR_INT_PRP2_INTREG_BYTE_WRITE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INTREG_BYTE_WRITE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INTREG_BYTE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INTREG_BYTE_WRITE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INTREG_BYTE_WRITE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_PRP2_INTREG_BYTE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_PRP2_INTREG_BYTE_WRITE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_PRP2_INTREG_BYTE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg.byte_read_interrupt                    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP2_INTREG_BYTE_READ_INTERRUPT_MSB 5
#define CAP_MS_CSR_INT_PRP2_INTREG_BYTE_READ_INTERRUPT_LSB 5
#define CAP_MS_CSR_INT_PRP2_INTREG_BYTE_READ_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INTREG_BYTE_READ_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INTREG_BYTE_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INTREG_BYTE_READ_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INTREG_BYTE_READ_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_PRP2_INTREG_BYTE_READ_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_PRP2_INTREG_BYTE_READ_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_PRP2_INTREG_BYTE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg.stall_timeout_interrupt                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP2_INTREG_STALL_TIMEOUT_INTERRUPT_MSB 4
#define CAP_MS_CSR_INT_PRP2_INTREG_STALL_TIMEOUT_INTERRUPT_LSB 4
#define CAP_MS_CSR_INT_PRP2_INTREG_STALL_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INTREG_STALL_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INTREG_STALL_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INTREG_STALL_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INTREG_STALL_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_PRP2_INTREG_STALL_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_PRP2_INTREG_STALL_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_PRP2_INTREG_STALL_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg.ack_timeout_interrupt                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP2_INTREG_ACK_TIMEOUT_INTERRUPT_MSB 3
#define CAP_MS_CSR_INT_PRP2_INTREG_ACK_TIMEOUT_INTERRUPT_LSB 3
#define CAP_MS_CSR_INT_PRP2_INTREG_ACK_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INTREG_ACK_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INTREG_ACK_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INTREG_ACK_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INTREG_ACK_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_PRP2_INTREG_ACK_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_PRP2_INTREG_ACK_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_PRP2_INTREG_ACK_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg.decode_interrupt                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP2_INTREG_DECODE_INTERRUPT_MSB 2
#define CAP_MS_CSR_INT_PRP2_INTREG_DECODE_INTERRUPT_LSB 2
#define CAP_MS_CSR_INT_PRP2_INTREG_DECODE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INTREG_DECODE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INTREG_DECODE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INTREG_DECODE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INTREG_DECODE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_PRP2_INTREG_DECODE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_PRP2_INTREG_DECODE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_PRP2_INTREG_DECODE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg.security_interrupt                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP2_INTREG_SECURITY_INTERRUPT_MSB 1
#define CAP_MS_CSR_INT_PRP2_INTREG_SECURITY_INTERRUPT_LSB 1
#define CAP_MS_CSR_INT_PRP2_INTREG_SECURITY_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INTREG_SECURITY_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INTREG_SECURITY_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INTREG_SECURITY_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INTREG_SECURITY_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_PRP2_INTREG_SECURITY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_PRP2_INTREG_SECURITY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_PRP2_INTREG_SECURITY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg.read_interrupt                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP2_INTREG_READ_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_PRP2_INTREG_READ_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_PRP2_INTREG_READ_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INTREG_READ_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INTREG_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INTREG_READ_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INTREG_READ_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_PRP2_INTREG_READ_INTERRUPT_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP2_INTREG_READ_INTERRUPT_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP2_INTREG_READ_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_prp2::int_test_set                       */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.byte_write_interrupt                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_WRITE_INTERRUPT_MSB 6
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_WRITE_INTERRUPT_LSB 6
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_WRITE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_WRITE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_WRITE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_WRITE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_WRITE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg.byte_read_interrupt                    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_READ_INTERRUPT_MSB 5
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_READ_INTERRUPT_LSB 5
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_READ_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_READ_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_READ_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_READ_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_READ_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_READ_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg.stall_timeout_interrupt                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_MSB 4
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_LSB 4
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg.ack_timeout_interrupt                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_MSB 3
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_LSB 3
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg.decode_interrupt                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_DECODE_INTERRUPT_MSB 2
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_DECODE_INTERRUPT_LSB 2
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_DECODE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_DECODE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_DECODE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_DECODE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_DECODE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_DECODE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_DECODE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_DECODE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg.security_interrupt                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_SECURITY_INTERRUPT_MSB 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_SECURITY_INTERRUPT_LSB 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_SECURITY_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_SECURITY_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_SECURITY_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_SECURITY_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_SECURITY_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_SECURITY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_SECURITY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_SECURITY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg.read_interrupt                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_READ_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_READ_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_READ_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_READ_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_READ_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_READ_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_READ_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_READ_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP2_INT_TEST_SET_READ_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_prp2::int_enable_set                     */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.byte_write_enable               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_WRITE_ENABLE_MSB 6
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_WRITE_ENABLE_LSB 6
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_WRITE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_WRITE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_WRITE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_WRITE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_WRITE_ENABLE_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_WRITE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_WRITE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_WRITE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg_enable.byte_read_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_READ_ENABLE_MSB 5
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_READ_ENABLE_LSB 5
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_READ_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_READ_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_READ_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_READ_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_READ_ENABLE_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_READ_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_READ_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg_enable.stall_timeout_enable            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_MSB 4
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_LSB 4
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg_enable.ack_timeout_enable              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_MSB 3
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_LSB 3
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg_enable.decode_enable                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_DECODE_ENABLE_MSB 2
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_DECODE_ENABLE_LSB 2
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_DECODE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_DECODE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_DECODE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_DECODE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_DECODE_ENABLE_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_DECODE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_DECODE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_DECODE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg_enable.security_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_SECURITY_ENABLE_MSB 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_SECURITY_ENABLE_LSB 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_SECURITY_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_SECURITY_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_SECURITY_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_SECURITY_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_SECURITY_ENABLE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_SECURITY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_SECURITY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_SECURITY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg_enable.read_enable                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_ENABLE_MSB 0
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_ENABLE_LSB 0
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_prp2::int_enable_clear                   */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.byte_write_enable               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_MSB 6
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_LSB 6
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg_enable.byte_read_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_MSB 5
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_LSB 5
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg_enable.stall_timeout_enable            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_MSB 4
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_LSB 4
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg_enable.ack_timeout_enable              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_MSB 3
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_LSB 3
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg_enable.decode_enable                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_DECODE_ENABLE_MSB 2
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_DECODE_ENABLE_LSB 2
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_DECODE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_DECODE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_DECODE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_DECODE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_DECODE_ENABLE_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_DECODE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_DECODE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_DECODE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg_enable.security_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_SECURITY_ENABLE_MSB 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_SECURITY_ENABLE_LSB 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_SECURITY_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_SECURITY_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_SECURITY_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_SECURITY_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_SECURITY_ENABLE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_SECURITY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_SECURITY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_SECURITY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg_enable.read_enable                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_ENABLE_MSB 0
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_ENABLE_LSB 0
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_prp3                                        */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_PRP3_SIZE 0x4
#define CAP_MS_CSR_INT_PRP3_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_prp3::intreg                  */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_PRP3_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_PRP3_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_PRP3_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_PRP3_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP3_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP3_INTREG_WRITE_MASK 0x0000007f
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_prp3::int_test_set            */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_WRITE_MASK 0x0000007f
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_prp3::int_enable_set          */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_WRITE_MASK 0x0000007f
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_prp3::int_enable_clear        */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_WRITE_MASK 0x0000007f

/* Register type: cap_ms_csr::int_prp3::intreg                             */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.byte_write_interrupt                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP3_INTREG_BYTE_WRITE_INTERRUPT_MSB 6
#define CAP_MS_CSR_INT_PRP3_INTREG_BYTE_WRITE_INTERRUPT_LSB 6
#define CAP_MS_CSR_INT_PRP3_INTREG_BYTE_WRITE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INTREG_BYTE_WRITE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INTREG_BYTE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INTREG_BYTE_WRITE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INTREG_BYTE_WRITE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_PRP3_INTREG_BYTE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_PRP3_INTREG_BYTE_WRITE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_PRP3_INTREG_BYTE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg.byte_read_interrupt                    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP3_INTREG_BYTE_READ_INTERRUPT_MSB 5
#define CAP_MS_CSR_INT_PRP3_INTREG_BYTE_READ_INTERRUPT_LSB 5
#define CAP_MS_CSR_INT_PRP3_INTREG_BYTE_READ_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INTREG_BYTE_READ_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INTREG_BYTE_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INTREG_BYTE_READ_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INTREG_BYTE_READ_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_PRP3_INTREG_BYTE_READ_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_PRP3_INTREG_BYTE_READ_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_PRP3_INTREG_BYTE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg.stall_timeout_interrupt                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP3_INTREG_STALL_TIMEOUT_INTERRUPT_MSB 4
#define CAP_MS_CSR_INT_PRP3_INTREG_STALL_TIMEOUT_INTERRUPT_LSB 4
#define CAP_MS_CSR_INT_PRP3_INTREG_STALL_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INTREG_STALL_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INTREG_STALL_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INTREG_STALL_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INTREG_STALL_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_PRP3_INTREG_STALL_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_PRP3_INTREG_STALL_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_PRP3_INTREG_STALL_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg.ack_timeout_interrupt                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP3_INTREG_ACK_TIMEOUT_INTERRUPT_MSB 3
#define CAP_MS_CSR_INT_PRP3_INTREG_ACK_TIMEOUT_INTERRUPT_LSB 3
#define CAP_MS_CSR_INT_PRP3_INTREG_ACK_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INTREG_ACK_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INTREG_ACK_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INTREG_ACK_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INTREG_ACK_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_PRP3_INTREG_ACK_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_PRP3_INTREG_ACK_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_PRP3_INTREG_ACK_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg.decode_interrupt                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP3_INTREG_DECODE_INTERRUPT_MSB 2
#define CAP_MS_CSR_INT_PRP3_INTREG_DECODE_INTERRUPT_LSB 2
#define CAP_MS_CSR_INT_PRP3_INTREG_DECODE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INTREG_DECODE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INTREG_DECODE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INTREG_DECODE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INTREG_DECODE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_PRP3_INTREG_DECODE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_PRP3_INTREG_DECODE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_PRP3_INTREG_DECODE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg.security_interrupt                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP3_INTREG_SECURITY_INTERRUPT_MSB 1
#define CAP_MS_CSR_INT_PRP3_INTREG_SECURITY_INTERRUPT_LSB 1
#define CAP_MS_CSR_INT_PRP3_INTREG_SECURITY_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INTREG_SECURITY_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INTREG_SECURITY_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INTREG_SECURITY_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INTREG_SECURITY_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_PRP3_INTREG_SECURITY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_PRP3_INTREG_SECURITY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_PRP3_INTREG_SECURITY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg.read_interrupt                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP3_INTREG_READ_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_PRP3_INTREG_READ_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_PRP3_INTREG_READ_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INTREG_READ_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INTREG_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INTREG_READ_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INTREG_READ_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_PRP3_INTREG_READ_INTERRUPT_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP3_INTREG_READ_INTERRUPT_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP3_INTREG_READ_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_prp3::int_test_set                       */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.byte_write_interrupt                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_WRITE_INTERRUPT_MSB 6
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_WRITE_INTERRUPT_LSB 6
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_WRITE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_WRITE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_WRITE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_WRITE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_WRITE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg.byte_read_interrupt                    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_READ_INTERRUPT_MSB 5
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_READ_INTERRUPT_LSB 5
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_READ_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_READ_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_READ_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_READ_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_READ_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_READ_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg.stall_timeout_interrupt                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_MSB 4
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_LSB 4
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg.ack_timeout_interrupt                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_MSB 3
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_LSB 3
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg.decode_interrupt                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_DECODE_INTERRUPT_MSB 2
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_DECODE_INTERRUPT_LSB 2
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_DECODE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_DECODE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_DECODE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_DECODE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_DECODE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_DECODE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_DECODE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_DECODE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg.security_interrupt                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_SECURITY_INTERRUPT_MSB 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_SECURITY_INTERRUPT_LSB 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_SECURITY_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_SECURITY_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_SECURITY_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_SECURITY_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_SECURITY_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_SECURITY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_SECURITY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_SECURITY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg.read_interrupt                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_READ_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_READ_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_READ_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_READ_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_READ_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_READ_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_READ_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_READ_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP3_INT_TEST_SET_READ_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_prp3::int_enable_set                     */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.byte_write_enable               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_WRITE_ENABLE_MSB 6
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_WRITE_ENABLE_LSB 6
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_WRITE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_WRITE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_WRITE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_WRITE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_WRITE_ENABLE_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_WRITE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_WRITE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_WRITE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg_enable.byte_read_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_READ_ENABLE_MSB 5
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_READ_ENABLE_LSB 5
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_READ_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_READ_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_READ_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_READ_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_READ_ENABLE_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_READ_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_READ_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg_enable.stall_timeout_enable            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_MSB 4
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_LSB 4
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg_enable.ack_timeout_enable              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_MSB 3
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_LSB 3
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg_enable.decode_enable                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_DECODE_ENABLE_MSB 2
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_DECODE_ENABLE_LSB 2
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_DECODE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_DECODE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_DECODE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_DECODE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_DECODE_ENABLE_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_DECODE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_DECODE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_DECODE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg_enable.security_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_SECURITY_ENABLE_MSB 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_SECURITY_ENABLE_LSB 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_SECURITY_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_SECURITY_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_SECURITY_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_SECURITY_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_SECURITY_ENABLE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_SECURITY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_SECURITY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_SECURITY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg_enable.read_enable                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_ENABLE_MSB 0
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_ENABLE_LSB 0
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_prp3::int_enable_clear                   */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.byte_write_enable               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_MSB 6
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_LSB 6
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg_enable.byte_read_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_MSB 5
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_LSB 5
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg_enable.stall_timeout_enable            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_MSB 4
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_LSB 4
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg_enable.ack_timeout_enable              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_MSB 3
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_LSB 3
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg_enable.decode_enable                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_DECODE_ENABLE_MSB 2
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_DECODE_ENABLE_LSB 2
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_DECODE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_DECODE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_DECODE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_DECODE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_DECODE_ENABLE_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_DECODE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_DECODE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_DECODE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg_enable.security_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_SECURITY_ENABLE_MSB 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_SECURITY_ENABLE_LSB 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_SECURITY_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_SECURITY_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_SECURITY_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_SECURITY_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_SECURITY_ENABLE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_SECURITY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_SECURITY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_SECURITY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg_enable.read_enable                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_ENABLE_MSB 0
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_ENABLE_LSB 0
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_prp4                                        */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_PRP4_SIZE 0x4
#define CAP_MS_CSR_INT_PRP4_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_prp4::intreg                  */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_PRP4_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_PRP4_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_PRP4_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_PRP4_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP4_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP4_INTREG_WRITE_MASK 0x0000007f
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_prp4::int_test_set            */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_WRITE_MASK 0x0000007f
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_prp4::int_enable_set          */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_WRITE_MASK 0x0000007f
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_prp4::int_enable_clear        */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_WRITE_MASK 0x0000007f

/* Register type: cap_ms_csr::int_prp4::intreg                             */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.byte_write_interrupt                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP4_INTREG_BYTE_WRITE_INTERRUPT_MSB 6
#define CAP_MS_CSR_INT_PRP4_INTREG_BYTE_WRITE_INTERRUPT_LSB 6
#define CAP_MS_CSR_INT_PRP4_INTREG_BYTE_WRITE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INTREG_BYTE_WRITE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INTREG_BYTE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INTREG_BYTE_WRITE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INTREG_BYTE_WRITE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_PRP4_INTREG_BYTE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_PRP4_INTREG_BYTE_WRITE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_PRP4_INTREG_BYTE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg.byte_read_interrupt                    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP4_INTREG_BYTE_READ_INTERRUPT_MSB 5
#define CAP_MS_CSR_INT_PRP4_INTREG_BYTE_READ_INTERRUPT_LSB 5
#define CAP_MS_CSR_INT_PRP4_INTREG_BYTE_READ_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INTREG_BYTE_READ_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INTREG_BYTE_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INTREG_BYTE_READ_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INTREG_BYTE_READ_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_PRP4_INTREG_BYTE_READ_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_PRP4_INTREG_BYTE_READ_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_PRP4_INTREG_BYTE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg.stall_timeout_interrupt                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP4_INTREG_STALL_TIMEOUT_INTERRUPT_MSB 4
#define CAP_MS_CSR_INT_PRP4_INTREG_STALL_TIMEOUT_INTERRUPT_LSB 4
#define CAP_MS_CSR_INT_PRP4_INTREG_STALL_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INTREG_STALL_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INTREG_STALL_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INTREG_STALL_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INTREG_STALL_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_PRP4_INTREG_STALL_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_PRP4_INTREG_STALL_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_PRP4_INTREG_STALL_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg.ack_timeout_interrupt                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP4_INTREG_ACK_TIMEOUT_INTERRUPT_MSB 3
#define CAP_MS_CSR_INT_PRP4_INTREG_ACK_TIMEOUT_INTERRUPT_LSB 3
#define CAP_MS_CSR_INT_PRP4_INTREG_ACK_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INTREG_ACK_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INTREG_ACK_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INTREG_ACK_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INTREG_ACK_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_PRP4_INTREG_ACK_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_PRP4_INTREG_ACK_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_PRP4_INTREG_ACK_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg.decode_interrupt                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP4_INTREG_DECODE_INTERRUPT_MSB 2
#define CAP_MS_CSR_INT_PRP4_INTREG_DECODE_INTERRUPT_LSB 2
#define CAP_MS_CSR_INT_PRP4_INTREG_DECODE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INTREG_DECODE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INTREG_DECODE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INTREG_DECODE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INTREG_DECODE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_PRP4_INTREG_DECODE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_PRP4_INTREG_DECODE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_PRP4_INTREG_DECODE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg.security_interrupt                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP4_INTREG_SECURITY_INTERRUPT_MSB 1
#define CAP_MS_CSR_INT_PRP4_INTREG_SECURITY_INTERRUPT_LSB 1
#define CAP_MS_CSR_INT_PRP4_INTREG_SECURITY_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INTREG_SECURITY_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INTREG_SECURITY_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INTREG_SECURITY_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INTREG_SECURITY_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_PRP4_INTREG_SECURITY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_PRP4_INTREG_SECURITY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_PRP4_INTREG_SECURITY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg.read_interrupt                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP4_INTREG_READ_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_PRP4_INTREG_READ_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_PRP4_INTREG_READ_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INTREG_READ_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INTREG_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INTREG_READ_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INTREG_READ_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_PRP4_INTREG_READ_INTERRUPT_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP4_INTREG_READ_INTERRUPT_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP4_INTREG_READ_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_prp4::int_test_set                       */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.byte_write_interrupt                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_WRITE_INTERRUPT_MSB 6
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_WRITE_INTERRUPT_LSB 6
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_WRITE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_WRITE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_WRITE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_WRITE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_WRITE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg.byte_read_interrupt                    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_READ_INTERRUPT_MSB 5
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_READ_INTERRUPT_LSB 5
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_READ_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_READ_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_READ_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_READ_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_READ_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_READ_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg.stall_timeout_interrupt                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_MSB 4
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_LSB 4
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg.ack_timeout_interrupt                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_MSB 3
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_LSB 3
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg.decode_interrupt                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_DECODE_INTERRUPT_MSB 2
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_DECODE_INTERRUPT_LSB 2
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_DECODE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_DECODE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_DECODE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_DECODE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_DECODE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_DECODE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_DECODE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_DECODE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg.security_interrupt                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_SECURITY_INTERRUPT_MSB 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_SECURITY_INTERRUPT_LSB 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_SECURITY_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_SECURITY_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_SECURITY_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_SECURITY_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_SECURITY_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_SECURITY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_SECURITY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_SECURITY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg.read_interrupt                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_READ_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_READ_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_READ_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_READ_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_READ_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_READ_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_READ_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_READ_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP4_INT_TEST_SET_READ_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_prp4::int_enable_set                     */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.byte_write_enable               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_WRITE_ENABLE_MSB 6
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_WRITE_ENABLE_LSB 6
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_WRITE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_WRITE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_WRITE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_WRITE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_WRITE_ENABLE_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_WRITE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_WRITE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_WRITE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg_enable.byte_read_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_READ_ENABLE_MSB 5
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_READ_ENABLE_LSB 5
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_READ_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_READ_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_READ_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_READ_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_READ_ENABLE_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_READ_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_READ_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg_enable.stall_timeout_enable            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_MSB 4
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_LSB 4
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg_enable.ack_timeout_enable              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_MSB 3
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_LSB 3
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg_enable.decode_enable                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_DECODE_ENABLE_MSB 2
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_DECODE_ENABLE_LSB 2
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_DECODE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_DECODE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_DECODE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_DECODE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_DECODE_ENABLE_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_DECODE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_DECODE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_DECODE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg_enable.security_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_SECURITY_ENABLE_MSB 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_SECURITY_ENABLE_LSB 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_SECURITY_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_SECURITY_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_SECURITY_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_SECURITY_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_SECURITY_ENABLE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_SECURITY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_SECURITY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_SECURITY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg_enable.read_enable                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_ENABLE_MSB 0
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_ENABLE_LSB 0
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_prp4::int_enable_clear                   */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.byte_write_enable               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_MSB 6
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_LSB 6
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg_enable.byte_read_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_MSB 5
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_LSB 5
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg_enable.stall_timeout_enable            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_MSB 4
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_LSB 4
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg_enable.ack_timeout_enable              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_MSB 3
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_LSB 3
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg_enable.decode_enable                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_DECODE_ENABLE_MSB 2
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_DECODE_ENABLE_LSB 2
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_DECODE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_DECODE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_DECODE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_DECODE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_DECODE_ENABLE_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_DECODE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_DECODE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_DECODE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg_enable.security_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_SECURITY_ENABLE_MSB 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_SECURITY_ENABLE_LSB 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_SECURITY_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_SECURITY_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_SECURITY_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_SECURITY_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_SECURITY_ENABLE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_SECURITY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_SECURITY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_SECURITY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg_enable.read_enable                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_ENABLE_MSB 0
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_ENABLE_LSB 0
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_prp5                                        */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_PRP5_SIZE 0x4
#define CAP_MS_CSR_INT_PRP5_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_prp5::intreg                  */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_PRP5_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_PRP5_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_PRP5_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_PRP5_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP5_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP5_INTREG_WRITE_MASK 0x0000007f
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_prp5::int_test_set            */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_WRITE_MASK 0x0000007f
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_prp5::int_enable_set          */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_WRITE_MASK 0x0000007f
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_prp5::int_enable_clear        */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_WRITE_MASK 0x0000007f

/* Register type: cap_ms_csr::int_prp5::intreg                             */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.byte_write_interrupt                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP5_INTREG_BYTE_WRITE_INTERRUPT_MSB 6
#define CAP_MS_CSR_INT_PRP5_INTREG_BYTE_WRITE_INTERRUPT_LSB 6
#define CAP_MS_CSR_INT_PRP5_INTREG_BYTE_WRITE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INTREG_BYTE_WRITE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INTREG_BYTE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INTREG_BYTE_WRITE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INTREG_BYTE_WRITE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_PRP5_INTREG_BYTE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_PRP5_INTREG_BYTE_WRITE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_PRP5_INTREG_BYTE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg.byte_read_interrupt                    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP5_INTREG_BYTE_READ_INTERRUPT_MSB 5
#define CAP_MS_CSR_INT_PRP5_INTREG_BYTE_READ_INTERRUPT_LSB 5
#define CAP_MS_CSR_INT_PRP5_INTREG_BYTE_READ_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INTREG_BYTE_READ_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INTREG_BYTE_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INTREG_BYTE_READ_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INTREG_BYTE_READ_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_PRP5_INTREG_BYTE_READ_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_PRP5_INTREG_BYTE_READ_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_PRP5_INTREG_BYTE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg.stall_timeout_interrupt                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP5_INTREG_STALL_TIMEOUT_INTERRUPT_MSB 4
#define CAP_MS_CSR_INT_PRP5_INTREG_STALL_TIMEOUT_INTERRUPT_LSB 4
#define CAP_MS_CSR_INT_PRP5_INTREG_STALL_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INTREG_STALL_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INTREG_STALL_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INTREG_STALL_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INTREG_STALL_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_PRP5_INTREG_STALL_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_PRP5_INTREG_STALL_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_PRP5_INTREG_STALL_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg.ack_timeout_interrupt                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP5_INTREG_ACK_TIMEOUT_INTERRUPT_MSB 3
#define CAP_MS_CSR_INT_PRP5_INTREG_ACK_TIMEOUT_INTERRUPT_LSB 3
#define CAP_MS_CSR_INT_PRP5_INTREG_ACK_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INTREG_ACK_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INTREG_ACK_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INTREG_ACK_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INTREG_ACK_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_PRP5_INTREG_ACK_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_PRP5_INTREG_ACK_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_PRP5_INTREG_ACK_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg.decode_interrupt                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP5_INTREG_DECODE_INTERRUPT_MSB 2
#define CAP_MS_CSR_INT_PRP5_INTREG_DECODE_INTERRUPT_LSB 2
#define CAP_MS_CSR_INT_PRP5_INTREG_DECODE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INTREG_DECODE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INTREG_DECODE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INTREG_DECODE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INTREG_DECODE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_PRP5_INTREG_DECODE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_PRP5_INTREG_DECODE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_PRP5_INTREG_DECODE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg.security_interrupt                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP5_INTREG_SECURITY_INTERRUPT_MSB 1
#define CAP_MS_CSR_INT_PRP5_INTREG_SECURITY_INTERRUPT_LSB 1
#define CAP_MS_CSR_INT_PRP5_INTREG_SECURITY_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INTREG_SECURITY_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INTREG_SECURITY_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INTREG_SECURITY_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INTREG_SECURITY_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_PRP5_INTREG_SECURITY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_PRP5_INTREG_SECURITY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_PRP5_INTREG_SECURITY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg.read_interrupt                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP5_INTREG_READ_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_PRP5_INTREG_READ_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_PRP5_INTREG_READ_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INTREG_READ_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INTREG_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INTREG_READ_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INTREG_READ_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_PRP5_INTREG_READ_INTERRUPT_GET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP5_INTREG_READ_INTERRUPT_SET(x) ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP5_INTREG_READ_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_prp5::int_test_set                       */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.byte_write_interrupt                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_WRITE_INTERRUPT_MSB 6
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_WRITE_INTERRUPT_LSB 6
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_WRITE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_WRITE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_WRITE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_WRITE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_WRITE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg.byte_read_interrupt                    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_READ_INTERRUPT_MSB 5
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_READ_INTERRUPT_LSB 5
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_READ_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_READ_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_READ_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_READ_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_READ_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_READ_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg.stall_timeout_interrupt                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_MSB 4
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_LSB 4
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_STALL_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg.ack_timeout_interrupt                  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_MSB 3
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_LSB 3
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_ACK_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg.decode_interrupt                       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_DECODE_INTERRUPT_MSB 2
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_DECODE_INTERRUPT_LSB 2
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_DECODE_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_DECODE_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_DECODE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_DECODE_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_DECODE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_DECODE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_DECODE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_DECODE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg.security_interrupt                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_SECURITY_INTERRUPT_MSB 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_SECURITY_INTERRUPT_LSB 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_SECURITY_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_SECURITY_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_SECURITY_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_SECURITY_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_SECURITY_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_SECURITY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_SECURITY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_SECURITY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg.read_interrupt                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_READ_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_READ_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_READ_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_READ_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_READ_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_READ_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_READ_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_READ_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP5_INT_TEST_SET_READ_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_prp5::int_enable_set                     */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.byte_write_enable               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_WRITE_ENABLE_MSB 6
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_WRITE_ENABLE_LSB 6
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_WRITE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_WRITE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_WRITE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_WRITE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_WRITE_ENABLE_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_WRITE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_WRITE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_WRITE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg_enable.byte_read_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_READ_ENABLE_MSB 5
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_READ_ENABLE_LSB 5
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_READ_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_READ_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_READ_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_READ_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_READ_ENABLE_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_READ_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_READ_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg_enable.stall_timeout_enable            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_MSB 4
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_LSB 4
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_STALL_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg_enable.ack_timeout_enable              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_MSB 3
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_LSB 3
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_ACK_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg_enable.decode_enable                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_DECODE_ENABLE_MSB 2
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_DECODE_ENABLE_LSB 2
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_DECODE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_DECODE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_DECODE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_DECODE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_DECODE_ENABLE_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_DECODE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_DECODE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_DECODE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg_enable.security_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_SECURITY_ENABLE_MSB 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_SECURITY_ENABLE_LSB 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_SECURITY_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_SECURITY_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_SECURITY_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_SECURITY_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_SECURITY_ENABLE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_SECURITY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_SECURITY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_SECURITY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg_enable.read_enable                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_ENABLE_MSB 0
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_ENABLE_LSB 0
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_prp5::int_enable_clear                   */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.byte_write_enable               */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_MSB 6
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_LSB 6
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_FIELD_MASK 0x00000040
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ms_csr::intreg_enable.byte_read_enable                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_MSB 5
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_LSB 5
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_FIELD_MASK 0x00000020
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ms_csr::intreg_enable.stall_timeout_enable            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_MSB 4
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_LSB 4
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_FIELD_MASK 0x00000010
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_STALL_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ms_csr::intreg_enable.ack_timeout_enable              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_MSB 3
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_LSB 3
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_FIELD_MASK 0x00000008
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_ACK_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ms_csr::intreg_enable.decode_enable                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_DECODE_ENABLE_MSB 2
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_DECODE_ENABLE_LSB 2
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_DECODE_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_DECODE_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_DECODE_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_DECODE_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_DECODE_ENABLE_FIELD_MASK 0x00000004
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_DECODE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_DECODE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_DECODE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ms_csr::intreg_enable.security_enable                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_SECURITY_ENABLE_MSB 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_SECURITY_ENABLE_LSB 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_SECURITY_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_SECURITY_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_SECURITY_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_SECURITY_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_SECURITY_ENABLE_FIELD_MASK 0x00000002
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_SECURITY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_SECURITY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_SECURITY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ms_csr::intreg_enable.read_enable                     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_ENABLE_MSB 0
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_ENABLE_LSB 0
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic0                                        */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC0_SIZE 0x4
#define CAP_MS_CSR_INT_GIC0_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic0::intreg                  */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC0_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC0_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC0_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC0_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC0_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC0_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC0_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC0_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic0::int_test_set            */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC0_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC0_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC0_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC0_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC0_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC0_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC0_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC0_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic0::int_enable_set          */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic0::int_enable_clear        */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic0::intreg                             */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC0_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC0_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC0_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC0_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC0_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC0_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC0_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC0_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC0_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC0_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic0::int_test_set                       */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC0_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC0_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC0_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC0_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC0_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC0_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC0_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC0_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC0_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC0_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic0::int_enable_set                     */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic0::int_enable_clear                   */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC0_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic1                                        */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC1_SIZE 0x4
#define CAP_MS_CSR_INT_GIC1_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic1::intreg                  */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC1_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC1_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC1_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC1_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC1_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC1_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC1_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC1_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic1::int_test_set            */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC1_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC1_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC1_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC1_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC1_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC1_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC1_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC1_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic1::int_enable_set          */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic1::int_enable_clear        */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic1::intreg                             */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC1_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC1_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC1_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC1_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC1_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC1_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC1_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC1_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC1_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC1_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic1::int_test_set                       */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC1_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC1_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC1_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC1_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC1_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC1_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC1_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC1_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC1_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC1_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic1::int_enable_set                     */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic1::int_enable_clear                   */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC1_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic2                                        */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC2_SIZE 0x4
#define CAP_MS_CSR_INT_GIC2_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic2::intreg                  */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC2_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC2_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC2_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC2_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC2_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC2_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC2_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC2_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic2::int_test_set            */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC2_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC2_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC2_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC2_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC2_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC2_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC2_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC2_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic2::int_enable_set          */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic2::int_enable_clear        */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic2::intreg                             */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC2_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC2_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC2_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC2_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC2_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC2_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC2_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC2_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC2_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC2_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic2::int_test_set                       */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC2_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC2_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC2_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC2_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC2_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC2_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC2_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC2_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC2_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC2_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic2::int_enable_set                     */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic2::int_enable_clear                   */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC2_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic3                                        */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC3_SIZE 0x4
#define CAP_MS_CSR_INT_GIC3_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic3::intreg                  */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC3_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC3_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC3_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC3_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC3_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC3_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC3_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC3_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic3::int_test_set            */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC3_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC3_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC3_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC3_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC3_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC3_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC3_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC3_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic3::int_enable_set          */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic3::int_enable_clear        */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic3::intreg                             */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC3_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC3_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC3_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC3_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC3_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC3_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC3_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC3_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC3_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC3_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic3::int_test_set                       */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC3_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC3_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC3_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC3_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC3_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC3_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC3_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC3_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC3_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC3_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic3::int_enable_set                     */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic3::int_enable_clear                   */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC3_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic4                                        */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC4_SIZE 0x4
#define CAP_MS_CSR_INT_GIC4_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic4::intreg                  */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC4_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC4_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC4_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC4_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC4_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC4_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC4_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC4_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic4::int_test_set            */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC4_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC4_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC4_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC4_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC4_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC4_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC4_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC4_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic4::int_enable_set          */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic4::int_enable_clear        */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic4::intreg                             */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC4_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC4_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC4_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC4_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC4_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC4_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC4_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC4_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC4_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC4_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic4::int_test_set                       */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC4_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC4_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC4_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC4_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC4_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC4_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC4_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC4_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC4_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC4_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic4::int_enable_set                     */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic4::int_enable_clear                   */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC4_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic5                                        */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC5_SIZE 0x4
#define CAP_MS_CSR_INT_GIC5_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic5::intreg                  */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC5_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC5_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC5_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC5_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC5_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC5_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC5_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC5_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic5::int_test_set            */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC5_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC5_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC5_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC5_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC5_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC5_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC5_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC5_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic5::int_enable_set          */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic5::int_enable_clear        */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic5::intreg                             */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC5_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC5_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC5_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC5_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC5_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC5_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC5_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC5_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC5_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC5_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic5::int_test_set                       */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC5_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC5_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC5_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC5_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC5_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC5_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC5_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC5_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC5_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC5_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic5::int_enable_set                     */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic5::int_enable_clear                   */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC5_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic6                                        */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC6_SIZE 0x4
#define CAP_MS_CSR_INT_GIC6_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic6::intreg                  */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC6_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC6_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC6_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC6_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC6_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC6_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC6_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC6_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic6::int_test_set            */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC6_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC6_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC6_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC6_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC6_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC6_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC6_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC6_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic6::int_enable_set          */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic6::int_enable_clear        */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic6::intreg                             */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC6_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC6_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC6_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC6_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC6_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC6_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC6_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC6_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC6_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC6_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic6::int_test_set                       */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC6_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC6_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC6_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC6_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC6_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC6_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC6_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC6_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC6_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC6_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic6::int_enable_set                     */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic6::int_enable_clear                   */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC6_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic7                                        */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC7_SIZE 0x4
#define CAP_MS_CSR_INT_GIC7_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic7::intreg                  */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC7_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC7_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC7_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC7_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC7_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC7_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC7_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC7_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic7::int_test_set            */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC7_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC7_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC7_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC7_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC7_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC7_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC7_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC7_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic7::int_enable_set          */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic7::int_enable_clear        */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic7::intreg                             */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC7_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC7_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC7_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC7_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC7_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC7_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC7_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC7_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC7_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC7_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic7::int_test_set                       */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC7_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC7_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC7_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC7_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC7_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC7_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC7_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC7_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC7_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC7_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic7::int_enable_set                     */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic7::int_enable_clear                   */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC7_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic8                                        */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC8_SIZE 0x4
#define CAP_MS_CSR_INT_GIC8_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic8::intreg                  */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC8_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC8_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC8_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC8_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC8_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC8_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC8_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC8_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic8::int_test_set            */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC8_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC8_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC8_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC8_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC8_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC8_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC8_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC8_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic8::int_enable_set          */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic8::int_enable_clear        */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic8::intreg                             */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC8_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC8_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC8_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC8_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC8_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC8_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC8_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC8_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC8_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC8_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic8::int_test_set                       */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC8_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC8_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC8_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC8_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC8_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC8_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC8_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC8_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC8_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC8_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic8::int_enable_set                     */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic8::int_enable_clear                   */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC8_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic9                                        */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC9_SIZE 0x4
#define CAP_MS_CSR_INT_GIC9_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic9::intreg                  */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC9_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC9_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC9_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC9_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC9_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC9_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC9_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC9_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic9::int_test_set            */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC9_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC9_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC9_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC9_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC9_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC9_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC9_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC9_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic9::int_enable_set          */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic9::int_enable_clear        */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic9::intreg                             */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC9_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC9_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC9_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC9_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC9_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC9_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC9_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC9_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC9_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC9_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic9::int_test_set                       */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC9_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC9_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC9_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC9_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC9_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC9_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC9_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC9_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC9_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC9_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic9::int_enable_set                     */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic9::int_enable_clear                   */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC9_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic10                                       */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC10_SIZE 0x4
#define CAP_MS_CSR_INT_GIC10_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic10::intreg                 */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC10_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC10_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC10_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC10_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC10_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC10_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC10_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC10_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic10::int_test_set           */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC10_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC10_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC10_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC10_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC10_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC10_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC10_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC10_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic10::int_enable_set         */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic10::int_enable_clear       */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic10::intreg                            */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC10_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC10_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC10_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC10_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC10_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC10_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC10_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC10_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC10_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC10_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic10::int_test_set                      */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC10_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC10_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC10_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC10_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC10_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC10_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC10_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC10_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC10_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC10_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic10::int_enable_set                    */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic10::int_enable_clear                  */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC10_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic11                                       */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC11_SIZE 0x4
#define CAP_MS_CSR_INT_GIC11_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic11::intreg                 */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC11_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC11_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC11_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC11_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC11_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC11_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC11_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC11_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic11::int_test_set           */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC11_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC11_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC11_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC11_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC11_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC11_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC11_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC11_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic11::int_enable_set         */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic11::int_enable_clear       */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic11::intreg                            */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC11_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC11_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC11_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC11_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC11_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC11_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC11_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC11_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC11_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC11_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic11::int_test_set                      */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC11_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC11_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC11_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC11_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC11_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC11_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC11_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC11_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC11_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC11_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic11::int_enable_set                    */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic11::int_enable_clear                  */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC11_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic12                                       */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC12_SIZE 0x4
#define CAP_MS_CSR_INT_GIC12_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic12::intreg                 */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC12_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC12_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC12_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC12_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC12_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC12_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC12_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC12_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic12::int_test_set           */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC12_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC12_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC12_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC12_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC12_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC12_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC12_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC12_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic12::int_enable_set         */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic12::int_enable_clear       */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic12::intreg                            */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC12_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC12_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC12_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC12_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC12_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC12_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC12_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC12_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC12_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC12_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic12::int_test_set                      */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC12_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC12_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC12_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC12_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC12_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC12_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC12_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC12_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC12_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC12_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic12::int_enable_set                    */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic12::int_enable_clear                  */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC12_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic13                                       */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC13_SIZE 0x4
#define CAP_MS_CSR_INT_GIC13_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic13::intreg                 */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC13_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC13_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC13_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC13_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC13_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC13_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC13_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC13_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic13::int_test_set           */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC13_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC13_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC13_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC13_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC13_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC13_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC13_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC13_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic13::int_enable_set         */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic13::int_enable_clear       */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic13::intreg                            */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC13_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC13_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC13_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC13_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC13_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC13_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC13_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC13_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC13_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC13_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic13::int_test_set                      */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC13_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC13_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC13_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC13_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC13_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC13_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC13_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC13_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC13_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC13_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic13::int_enable_set                    */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic13::int_enable_clear                  */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC13_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic14                                       */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC14_SIZE 0x4
#define CAP_MS_CSR_INT_GIC14_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic14::intreg                 */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC14_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC14_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC14_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC14_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC14_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC14_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC14_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC14_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic14::int_test_set           */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC14_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC14_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC14_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC14_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC14_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC14_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC14_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC14_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic14::int_enable_set         */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic14::int_enable_clear       */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic14::intreg                            */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC14_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC14_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC14_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC14_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC14_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC14_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC14_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC14_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC14_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC14_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic14::int_test_set                      */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC14_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC14_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC14_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC14_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC14_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC14_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC14_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC14_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC14_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC14_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic14::int_enable_set                    */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic14::int_enable_clear                  */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC14_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic15                                       */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC15_SIZE 0x4
#define CAP_MS_CSR_INT_GIC15_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic15::intreg                 */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC15_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC15_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC15_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC15_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC15_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC15_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC15_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC15_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic15::int_test_set           */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC15_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC15_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC15_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC15_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC15_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC15_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC15_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC15_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic15::int_enable_set         */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic15::int_enable_clear       */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic15::intreg                            */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC15_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC15_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC15_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC15_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC15_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC15_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC15_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC15_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC15_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC15_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic15::int_test_set                      */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC15_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC15_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC15_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC15_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC15_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC15_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC15_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC15_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC15_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC15_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic15::int_enable_set                    */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic15::int_enable_clear                  */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC15_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic16                                       */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC16_SIZE 0x4
#define CAP_MS_CSR_INT_GIC16_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic16::intreg                 */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC16_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC16_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC16_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC16_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC16_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC16_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC16_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC16_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic16::int_test_set           */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC16_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC16_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC16_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC16_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC16_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC16_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC16_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC16_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic16::int_enable_set         */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic16::int_enable_clear       */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic16::intreg                            */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC16_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC16_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC16_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC16_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC16_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC16_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC16_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC16_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC16_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC16_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic16::int_test_set                      */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC16_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC16_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC16_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC16_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC16_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC16_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC16_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC16_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC16_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC16_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic16::int_enable_set                    */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic16::int_enable_clear                  */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC16_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic17                                       */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC17_SIZE 0x4
#define CAP_MS_CSR_INT_GIC17_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic17::intreg                 */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC17_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC17_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC17_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC17_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC17_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC17_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC17_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC17_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic17::int_test_set           */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC17_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC17_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC17_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC17_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC17_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC17_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC17_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC17_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic17::int_enable_set         */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic17::int_enable_clear       */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic17::intreg                            */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC17_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC17_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC17_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC17_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC17_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC17_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC17_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC17_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC17_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC17_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic17::int_test_set                      */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC17_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC17_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC17_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC17_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC17_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC17_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC17_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC17_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC17_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC17_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic17::int_enable_set                    */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic17::int_enable_clear                  */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC17_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic18                                       */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC18_SIZE 0x4
#define CAP_MS_CSR_INT_GIC18_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic18::intreg                 */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC18_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC18_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC18_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC18_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC18_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC18_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC18_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC18_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic18::int_test_set           */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC18_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC18_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC18_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC18_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC18_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC18_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC18_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC18_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic18::int_enable_set         */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic18::int_enable_clear       */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic18::intreg                            */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC18_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC18_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC18_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC18_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC18_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC18_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC18_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC18_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC18_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC18_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic18::int_test_set                      */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC18_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC18_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC18_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC18_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC18_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC18_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC18_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC18_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC18_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC18_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic18::int_enable_set                    */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic18::int_enable_clear                  */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC18_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic19                                       */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC19_SIZE 0x4
#define CAP_MS_CSR_INT_GIC19_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic19::intreg                 */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC19_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC19_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC19_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC19_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC19_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC19_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC19_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC19_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic19::int_test_set           */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC19_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC19_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC19_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC19_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC19_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC19_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC19_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC19_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic19::int_enable_set         */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic19::int_enable_clear       */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic19::intreg                            */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC19_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC19_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC19_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC19_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC19_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC19_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC19_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC19_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC19_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC19_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic19::int_test_set                      */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC19_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC19_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC19_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC19_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC19_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC19_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC19_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC19_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC19_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC19_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic19::int_enable_set                    */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic19::int_enable_clear                  */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC19_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic20                                       */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC20_SIZE 0x4
#define CAP_MS_CSR_INT_GIC20_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic20::intreg                 */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC20_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC20_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC20_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC20_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC20_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC20_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC20_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC20_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic20::int_test_set           */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC20_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC20_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC20_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC20_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC20_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC20_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC20_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC20_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic20::int_enable_set         */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic20::int_enable_clear       */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic20::intreg                            */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC20_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC20_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC20_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC20_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC20_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC20_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC20_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC20_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC20_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC20_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic20::int_test_set                      */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC20_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC20_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC20_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC20_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC20_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC20_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC20_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC20_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC20_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC20_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic20::int_enable_set                    */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic20::int_enable_clear                  */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC20_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic21                                       */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC21_SIZE 0x4
#define CAP_MS_CSR_INT_GIC21_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic21::intreg                 */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC21_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC21_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC21_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC21_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC21_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC21_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC21_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC21_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic21::int_test_set           */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC21_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC21_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC21_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC21_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC21_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC21_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC21_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC21_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic21::int_enable_set         */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic21::int_enable_clear       */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic21::intreg                            */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC21_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC21_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC21_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC21_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC21_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC21_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC21_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC21_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC21_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC21_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic21::int_test_set                      */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC21_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC21_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC21_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC21_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC21_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC21_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC21_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC21_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC21_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC21_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic21::int_enable_set                    */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic21::int_enable_clear                  */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC21_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic22                                       */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC22_SIZE 0x4
#define CAP_MS_CSR_INT_GIC22_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic22::intreg                 */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC22_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC22_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC22_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC22_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC22_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC22_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC22_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC22_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic22::int_test_set           */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC22_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC22_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC22_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC22_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC22_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC22_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC22_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC22_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic22::int_enable_set         */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic22::int_enable_clear       */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic22::intreg                            */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC22_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC22_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC22_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC22_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC22_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC22_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC22_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC22_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC22_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC22_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic22::int_test_set                      */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC22_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC22_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC22_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC22_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC22_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC22_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC22_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC22_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC22_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC22_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic22::int_enable_set                    */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic22::int_enable_clear                  */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC22_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ms_csr::int_gic23                                       */
/* Group template: cap_ms_csr::intgrp                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 76              */
#define CAP_MS_CSR_INT_GIC23_SIZE 0x4
#define CAP_MS_CSR_INT_GIC23_BYTE_SIZE 0x10
/* Register member: cap_ms_csr::intgrp.intreg                              */
/* Register type referenced: cap_ms_csr::int_gic23::intreg                 */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC23_INTREG_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC23_INTREG_BYTE_OFFSET 0x0
#define CAP_MS_CSR_INT_GIC23_INTREG_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC23_INTREG_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC23_INTREG_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC23_INTREG_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC23_INTREG_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC23_INTREG_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_ms_csr::int_gic23::int_test_set           */
/* Register template referenced: cap_ms_csr::intreg                        */
#define CAP_MS_CSR_INT_GIC23_INT_TEST_SET_OFFSET 0x1
#define CAP_MS_CSR_INT_GIC23_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MS_CSR_INT_GIC23_INT_TEST_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC23_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC23_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC23_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC23_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC23_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_ms_csr::int_gic23::int_enable_set         */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: cap_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_ms_csr::int_gic23::int_enable_clear       */
/* Register template referenced: cap_ms_csr::intreg_enable                 */
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: cap_ms_csr::int_gic23::intreg                            */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC23_INTREG_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC23_INTREG_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC23_INTREG_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC23_INTREG_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC23_INTREG_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC23_INTREG_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC23_INTREG_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC23_INTREG_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC23_INTREG_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC23_INTREG_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic23::int_test_set                      */
/* Register template: cap_ms_csr::intreg                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 12              */
/* Field member: cap_ms_csr::intreg.msar_int_lvl_interrupt                 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MS_CSR_INT_GIC23_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MSB 0
#define CAP_MS_CSR_INT_GIC23_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_LSB 0
#define CAP_MS_CSR_INT_GIC23_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WIDTH 1
#define CAP_MS_CSR_INT_GIC23_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC23_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC23_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_RESET 0x0
#define CAP_MS_CSR_INT_GIC23_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC23_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC23_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC23_INT_TEST_SET_MSAR_INT_LVL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic23::int_enable_set                    */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_SET_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::int_gic23::int_enable_clear                  */
/* Register template: cap_ms_csr::intreg_enable                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 35              */
/* Field member: cap_ms_csr::intreg_enable.msar_int_lvl_enable             */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MSB 0
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_LSB 0
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WIDTH 1
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_READ_ACCESS 1
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_WRITE_ACCESS 1
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_RESET 0x0
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_FIELD_MASK 0x00000001
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MS_CSR_INT_GIC23_INT_ENABLE_CLEAR_MSAR_INT_LVL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ms_csr::cfg_uid2sidLL                                */
/* Register template: cap_ms_csr::cfg_uid2sidLL                            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_uid2sidLL.csr.pp, line: 2 */
/* Field member: cap_ms_csr::cfg_uid2sidLL.base                            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 26 */
#define CAP_MS_CSR_CFG_UID2SIDLL_BASE_MSB 15
#define CAP_MS_CSR_CFG_UID2SIDLL_BASE_LSB 9
#define CAP_MS_CSR_CFG_UID2SIDLL_BASE_WIDTH 7
#define CAP_MS_CSR_CFG_UID2SIDLL_BASE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_BASE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_BASE_RESET 0x00
#define CAP_MS_CSR_CFG_UID2SIDLL_BASE_FIELD_MASK 0x0000fe00
#define CAP_MS_CSR_CFG_UID2SIDLL_BASE_GET(x) (((x) & 0x0000fe00) >> 9)
#define CAP_MS_CSR_CFG_UID2SIDLL_BASE_SET(x) (((x) << 9) & 0x0000fe00)
#define CAP_MS_CSR_CFG_UID2SIDLL_BASE_MODIFY(r, x) \
   ((((x) << 9) & 0x0000fe00) | ((r) & 0xffff01ff))
/* Field member: cap_ms_csr::cfg_uid2sidLL.mode                            */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 26 */
#define CAP_MS_CSR_CFG_UID2SIDLL_MODE_MSB 8
#define CAP_MS_CSR_CFG_UID2SIDLL_MODE_LSB 7
#define CAP_MS_CSR_CFG_UID2SIDLL_MODE_WIDTH 2
#define CAP_MS_CSR_CFG_UID2SIDLL_MODE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_MODE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_MODE_RESET 0x0
#define CAP_MS_CSR_CFG_UID2SIDLL_MODE_FIELD_MASK 0x00000180
#define CAP_MS_CSR_CFG_UID2SIDLL_MODE_GET(x) (((x) & 0x00000180) >> 7)
#define CAP_MS_CSR_CFG_UID2SIDLL_MODE_SET(x) (((x) << 7) & 0x00000180)
#define CAP_MS_CSR_CFG_UID2SIDLL_MODE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000180) | ((r) & 0xfffffe7f))
/* Field member: cap_ms_csr::cfg_uid2sidLL.spare                           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 26 */
#define CAP_MS_CSR_CFG_UID2SIDLL_SPARE_MSB 6
#define CAP_MS_CSR_CFG_UID2SIDLL_SPARE_LSB 0
#define CAP_MS_CSR_CFG_UID2SIDLL_SPARE_WIDTH 7
#define CAP_MS_CSR_CFG_UID2SIDLL_SPARE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_SPARE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_SPARE_RESET 0x00
#define CAP_MS_CSR_CFG_UID2SIDLL_SPARE_FIELD_MASK 0x0000007f
#define CAP_MS_CSR_CFG_UID2SIDLL_SPARE_GET(x) ((x) & 0x0000007f)
#define CAP_MS_CSR_CFG_UID2SIDLL_SPARE_SET(x) ((x) & 0x0000007f)
#define CAP_MS_CSR_CFG_UID2SIDLL_SPARE_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Register type: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit0         */
/* Wide Register template: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit0     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_uid2sidLL.csr.pp, line: 10 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_SIZE 0x2
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_BYTE_SIZE 0x8

/* Register type: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_0_2 */
/* Register template: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_0_2 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_uid2sidLL.csr.pp, line: 10 */
/* Field member: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_0_2.msk_31_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 26 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_MSB 31
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_LSB 0
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_WIDTH 32
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_RESET 0x11111100
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_1_2 */
/* Register template: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_1_2 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_uid2sidLL.csr.pp, line: 10 */
/* Field member: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_1_2.msk_39_32 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 26 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_MSB 7
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_LSB 0
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_WIDTH 8
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_RESET 0x11
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_FIELD_MASK 0x000000ff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit1         */
/* Wide Register template: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit1     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_uid2sidLL.csr.pp, line: 16 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_SIZE 0x2
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_BYTE_SIZE 0x8

/* Register type: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_0_2 */
/* Register template: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_0_2 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_uid2sidLL.csr.pp, line: 16 */
/* Field member: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_0_2.msk_31_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 26 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_MSB 31
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_LSB 0
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_WIDTH 32
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_RESET 0x22222200
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_1_2 */
/* Register template: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_1_2 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_uid2sidLL.csr.pp, line: 16 */
/* Field member: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_1_2.msk_39_32 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 26 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_MSB 7
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_LSB 0
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_WIDTH 8
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_RESET 0x22
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_FIELD_MASK 0x000000ff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit2         */
/* Wide Register template: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit2     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_uid2sidLL.csr.pp, line: 22 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_SIZE 0x2
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_BYTE_SIZE 0x8

/* Register type: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_0_2 */
/* Register template: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_0_2 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_uid2sidLL.csr.pp, line: 22 */
/* Field member: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_0_2.msk_31_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 26 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_MSB 31
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_LSB 0
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_WIDTH 32
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_RESET 0x44444400
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_1_2 */
/* Register template: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_1_2 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_uid2sidLL.csr.pp, line: 22 */
/* Field member: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_1_2.msk_39_32 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 26 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_MSB 7
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_LSB 0
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_WIDTH 8
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_RESET 0x44
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_FIELD_MASK 0x000000ff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit3         */
/* Wide Register template: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit3     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_uid2sidLL.csr.pp, line: 28 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_SIZE 0x2
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_BYTE_SIZE 0x8

/* Register type: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_0_2 */
/* Register template: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_0_2 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_uid2sidLL.csr.pp, line: 28 */
/* Field member: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_0_2.msk_31_0 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 26 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_MSB 31
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_LSB 0
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_WIDTH 32
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_RESET 0x88888800
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_1_2 */
/* Register template: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_1_2 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_uid2sidLL.csr.pp, line: 28 */
/* Field member: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_1_2.msk_39_32 */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 26 */
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_MSB 7
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_LSB 0
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_WIDTH 8
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_READ_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_RESET 0x88
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_FIELD_MASK 0x000000ff
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_MS_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_ms_csr::cfg_axi_bw_mon                          */
/* Wide Register template: cap_ms_csr::cfg_axi_bw_mon                      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_axi_bw_mon.csr.pp, line: 1 */
#define CAP_MS_CSR_CFG_AXI_BW_MON_SIZE 0x2
#define CAP_MS_CSR_CFG_AXI_BW_MON_BYTE_SIZE 0x8

/* Register type: cap_ms_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2           */
/* Register template: cap_ms_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_axi_bw_mon.csr.pp, line: 1 */
/* Field member: cap_ms_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2.rcache_msk */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 26 */
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_MSB 31
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_LSB 28
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_WIDTH 4
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_READ_ACCESS 1
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_RESET 0x0
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_FIELD_MASK 0xf0000000
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_SET(x) \
   (((x) << 28) & 0xf0000000)
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: cap_ms_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2.rcache     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 26 */
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSB 27
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_LSB 24
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_WIDTH 4
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_RESET 0xf
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_FIELD_MASK 0x0f000000
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_GET(x) \
   (((x) & 0x0f000000) >> 24)
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_SET(x) \
   (((x) << 24) & 0x0f000000)
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000) | ((r) & 0xf0ffffff))
/* Field member: cap_ms_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2.cycle      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 26 */
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_MSB 23
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_LSB 8
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_WIDTH 16
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_RESET 0x00ff
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_FIELD_MASK 0x00ffff00
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_GET(x) \
   (((x) & 0x00ffff00) >> 8)
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_SET(x) \
   (((x) << 8) & 0x00ffff00)
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00ffff00) | ((r) & 0xff0000ff))
/* Field member: cap_ms_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2.alpha      */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 26 */
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_MSB 7
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_LSB 0
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_WIDTH 8
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_READ_ACCESS 1
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_RESET 0x04
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_FIELD_MASK 0x000000ff
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_GET(x) \
   ((x) & 0x000000ff)
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_SET(x) \
   ((x) & 0x000000ff)
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_ms_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_1_2           */
/* Register template: cap_ms_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_1_2       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_axi_bw_mon.csr.pp, line: 1 */
/* Field member: cap_ms_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_1_2.wcache_msk */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 26 */
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_MSB 7
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_LSB 4
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_WIDTH 4
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_READ_ACCESS 1
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_RESET 0x0
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_FIELD_MASK 0x000000f0
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_SET(x) \
   (((x) << 4) & 0x000000f0)
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_ms_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_1_2.wcache     */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 26 */
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSB 3
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_LSB 0
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_WIDTH 4
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_READ_ACCESS 1
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_WRITE_ACCESS 1
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_RESET 0xf
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_FIELD_MASK 0x0000000f
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_GET(x) \
   ((x) & 0x0000000f)
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_SET(x) \
   ((x) & 0x0000000f)
#define CAP_MS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_ms_csr::sta_axi_bw_mon_rd_latency                    */
/* Register template: cap_ms_csr::sta_axi_bw_mon_rd_latency                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_axi_bw_mon.csr.pp, line: 12 */
/* Field member: cap_ms_csr::sta_axi_bw_mon_rd_latency.avrg                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_MSB 27
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_LSB 14
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_WIDTH 14
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_READ_ACCESS 1
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_FIELD_MASK 0x0fffc000
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_GET(x) \
   (((x) & 0x0fffc000) >> 14)
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_SET(x) \
   (((x) << 14) & 0x0fffc000)
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_MODIFY(r, x) \
   ((((x) << 14) & 0x0fffc000) | ((r) & 0xf0003fff))
/* Field member: cap_ms_csr::sta_axi_bw_mon_rd_latency.maxv                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_MSB 13
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_LSB 0
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_WIDTH 14
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_READ_ACCESS 1
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_FIELD_MASK 0x00003fff
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_GET(x) ((x) & 0x00003fff)
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_SET(x) ((x) & 0x00003fff)
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_MODIFY(r, x) \
   (((x) & 0x00003fff) | ((r) & 0xffffc000))

/* Register type: cap_ms_csr::sta_axi_bw_mon_rd_bandwidth                  */
/* Register template: cap_ms_csr::sta_axi_bw_mon_rd_bandwidth              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_axi_bw_mon.csr.pp, line: 19 */
/* Field member: cap_ms_csr::sta_axi_bw_mon_rd_bandwidth.avrg              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_MSB 31
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_LSB 16
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_WIDTH 16
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_READ_ACCESS 1
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::sta_axi_bw_mon_rd_bandwidth.maxv              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_MSB 15
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_LSB 0
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_WIDTH 16
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_READ_ACCESS 1
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_GET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_SET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::sta_axi_bw_mon_rd_transactions               */
/* Register template: cap_ms_csr::sta_axi_bw_mon_rd_transactions           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_axi_bw_mon.csr.pp, line: 26 */
/* Field member: cap_ms_csr::sta_axi_bw_mon_rd_transactions.dess_rdy       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_MSB 23
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_LSB 8
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_WIDTH 16
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_READ_ACCESS 1
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_FIELD_MASK 0x00ffff00
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_GET(x) \
   (((x) & 0x00ffff00) >> 8)
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_SET(x) \
   (((x) << 8) & 0x00ffff00)
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_MODIFY(r, x) \
   ((((x) << 8) & 0x00ffff00) | ((r) & 0xff0000ff))
/* Field member: cap_ms_csr::sta_axi_bw_mon_rd_transactions.outstanding    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_MSB 7
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_LSB 0
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_WIDTH 8
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_READ_ACCESS 1
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_FIELD_MASK 0x000000ff
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_GET(x) \
   ((x) & 0x000000ff)
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_SET(x) \
   ((x) & 0x000000ff)
#define CAP_MS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_ms_csr::cnt_axi_bw_mon_rd                            */
/* Register template: cap_ms_csr::cnt_axi_bw_mon_rd                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_axi_bw_mon.csr.pp, line: 32 */
/* Field member: cap_ms_csr::cnt_axi_bw_mon_rd.val                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_CNT_AXI_BW_MON_RD_VAL_MSB 31
#define CAP_MS_CSR_CNT_AXI_BW_MON_RD_VAL_LSB 0
#define CAP_MS_CSR_CNT_AXI_BW_MON_RD_VAL_WIDTH 32
#define CAP_MS_CSR_CNT_AXI_BW_MON_RD_VAL_READ_ACCESS 1
#define CAP_MS_CSR_CNT_AXI_BW_MON_RD_VAL_WRITE_ACCESS 1
#define CAP_MS_CSR_CNT_AXI_BW_MON_RD_VAL_RESET 0x00000000
#define CAP_MS_CSR_CNT_AXI_BW_MON_RD_VAL_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_CNT_AXI_BW_MON_RD_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_CNT_AXI_BW_MON_RD_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_CNT_AXI_BW_MON_RD_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_ms_csr::sta_axi_bw_mon_wr_latency                    */
/* Register template: cap_ms_csr::sta_axi_bw_mon_wr_latency                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_axi_bw_mon.csr.pp, line: 39 */
/* Field member: cap_ms_csr::sta_axi_bw_mon_wr_latency.avrg                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_MSB 27
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_LSB 14
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_WIDTH 14
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_READ_ACCESS 1
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_FIELD_MASK 0x0fffc000
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_GET(x) \
   (((x) & 0x0fffc000) >> 14)
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_SET(x) \
   (((x) << 14) & 0x0fffc000)
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_MODIFY(r, x) \
   ((((x) << 14) & 0x0fffc000) | ((r) & 0xf0003fff))
/* Field member: cap_ms_csr::sta_axi_bw_mon_wr_latency.maxv                */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_MSB 13
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_LSB 0
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_WIDTH 14
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_READ_ACCESS 1
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_FIELD_MASK 0x00003fff
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_GET(x) ((x) & 0x00003fff)
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_SET(x) ((x) & 0x00003fff)
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_MODIFY(r, x) \
   (((x) & 0x00003fff) | ((r) & 0xffffc000))

/* Register type: cap_ms_csr::sta_axi_bw_mon_wr_bandwidth                  */
/* Register template: cap_ms_csr::sta_axi_bw_mon_wr_bandwidth              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_axi_bw_mon.csr.pp, line: 46 */
/* Field member: cap_ms_csr::sta_axi_bw_mon_wr_bandwidth.avrg              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_MSB 31
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_LSB 16
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_WIDTH 16
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_READ_ACCESS 1
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_FIELD_MASK 0xffff0000
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ms_csr::sta_axi_bw_mon_wr_bandwidth.maxv              */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_MSB 15
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_LSB 0
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_WIDTH 16
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_READ_ACCESS 1
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_FIELD_MASK 0x0000ffff
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_GET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_SET(x) ((x) & 0x0000ffff)
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ms_csr::sta_axi_bw_mon_wr_transactions               */
/* Register template: cap_ms_csr::sta_axi_bw_mon_wr_transactions           */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_axi_bw_mon.csr.pp, line: 53 */
/* Field member: cap_ms_csr::sta_axi_bw_mon_wr_transactions.dess_rdy       */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_MSB 23
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_LSB 8
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_WIDTH 16
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_READ_ACCESS 1
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_FIELD_MASK 0x00ffff00
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_GET(x) \
   (((x) & 0x00ffff00) >> 8)
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_SET(x) \
   (((x) << 8) & 0x00ffff00)
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_MODIFY(r, x) \
   ((((x) << 8) & 0x00ffff00) | ((r) & 0xff0000ff))
/* Field member: cap_ms_csr::sta_axi_bw_mon_wr_transactions.outstanding    */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_MSB 7
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_LSB 0
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_WIDTH 8
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_READ_ACCESS 1
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_WRITE_ACCESS 0
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_FIELD_MASK 0x000000ff
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_GET(x) \
   ((x) & 0x000000ff)
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_SET(x) \
   ((x) & 0x000000ff)
#define CAP_MS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_ms_csr::cnt_axi_bw_mon_wr                            */
/* Register template: cap_ms_csr::cnt_axi_bw_mon_wr                        */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_axi_bw_mon.csr.pp, line: 59 */
/* Field member: cap_ms_csr::cnt_axi_bw_mon_wr.val                         */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MS_CSR_CNT_AXI_BW_MON_WR_VAL_MSB 31
#define CAP_MS_CSR_CNT_AXI_BW_MON_WR_VAL_LSB 0
#define CAP_MS_CSR_CNT_AXI_BW_MON_WR_VAL_WIDTH 32
#define CAP_MS_CSR_CNT_AXI_BW_MON_WR_VAL_READ_ACCESS 1
#define CAP_MS_CSR_CNT_AXI_BW_MON_WR_VAL_WRITE_ACCESS 1
#define CAP_MS_CSR_CNT_AXI_BW_MON_WR_VAL_RESET 0x00000000
#define CAP_MS_CSR_CNT_AXI_BW_MON_WR_VAL_FIELD_MASK 0xffffffff
#define CAP_MS_CSR_CNT_AXI_BW_MON_WR_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_CNT_AXI_BW_MON_WR_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_MS_CSR_CNT_AXI_BW_MON_WR_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */
#ifndef __ASSEMBLY__

/* Typedef for Wide Register: cap_msr_csr::cfg_flash                       */
/* Source filename: capri/design/ms/src/cap_msr.gcsr, line: 154            */
typedef struct {
   volatile uint32_t cfg_flash_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_flash_1_2; /**< Offset 0x4 (R/W) */
} Cap_msr_csr_cfg_flash, *PTR_Cap_msr_csr_cfg_flash;

/* Typedef for Addressmap: cap_msr_csr                                     */
/* Source filename: capri/design/ms/src/cap_msr.gcsr, line: 159            */
typedef struct {
   volatile uint32_t cfg_nonresettable[0x10]; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_boot; /**< Offset 0x40 (R/W) */
   volatile uint32_t sta_cause; /**< Offset 0x44 (R) */
   volatile uint32_t c2p_clk; /**< Offset 0x48 (R/W) */
   volatile uint32_t cfg_arm; /**< Offset 0x4c (R/W) */
   volatile Cap_msr_csr_cfg_flash cfg_flash; /**< Offset 0x50 (R/W) */
   uint8_t _pad0[0x28];
} Cap_msr_csr, *PTR_Cap_msr_csr;

/* Typedef for Wide Register: cap_msh_csr::sta_esecure_m0                  */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 318            */
typedef struct {
   volatile uint32_t sta_esecure_m0_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_esecure_m0_1_2; /**< Offset 0x4 (R) */
} Cap_msh_csr_sta_esecure_m0, *PTR_Cap_msh_csr_sta_esecure_m0;

/* Typedef for Addressmap: cap_msh_csr                                     */
/* Source filename: capri/design/ms/src/cap_msh.gcsr, line: 341            */
typedef struct {
   volatile uint32_t dci_wdata; /**< Offset 0x0 (R/W) */
   volatile uint32_t dci_req; /**< Offset 0x4 (R/W) */
   volatile uint32_t dci_stat; /**< Offset 0x8 (R) */
   volatile uint32_t dci_grant; /**< Offset 0xc (R) */
   volatile uint32_t cfg_esecure; /**< Offset 0x10 (R/W) */
   volatile uint32_t sta_esecure; /**< Offset 0x14 (R) */
   volatile uint32_t cfg_tamper; /**< Offset 0x18 (R/W) */
   volatile uint32_t sta_tamper; /**< Offset 0x1c (R) */
   volatile uint32_t sta_zeroize; /**< Offset 0x20 (R) */
   volatile uint32_t cfg_esecure_puf_ram; /**< Offset 0x24 (R/W) */
   volatile uint32_t cfg_ms_qbist; /**< Offset 0x28 (R/W) */
   volatile uint32_t sta_ms_qbist; /**< Offset 0x2c (R) */
   volatile uint32_t cfg_esecure_pk_rom; /**< Offset 0x30 (R/W) */
   volatile uint32_t cfg_esecure_sys_rom; /**< Offset 0x34 (R/W) */
   volatile uint32_t cfg_esecure_data_ram; /**< Offset 0x38 (R/W) */
   volatile uint32_t sta_esecure_puf_ram; /**< Offset 0x3c (R) */
   volatile uint32_t sta_esecure_pk_rom; /**< Offset 0x40 (R) */
   volatile uint32_t sta_esecure_sys_rom; /**< Offset 0x44 (R) */
   volatile uint32_t sta_esecure_data_ram; /**< Offset 0x48 (R) */
   volatile uint32_t cfg_esecure_esystem_ram; /**< Offset 0x4c (R/W) */
   volatile uint32_t sta_esecure_esystem_ram; /**< Offset 0x50 (R) */
   volatile uint32_t cfg_esecure_m0; /**< Offset 0x54 (R/W) */
   volatile Cap_msh_csr_sta_esecure_m0 sta_esecure_m0; /**< Offset 0x58 (R) */
   volatile uint32_t cfg_bist_qspi_ram; /**< Offset 0x60 (R/W) */
   volatile uint32_t sta_bist_qspi_ram; /**< Offset 0x64 (R) */
   uint8_t _pad0[0x18];
} Cap_msh_csr, *PTR_Cap_msh_csr;

/* Typedef for Wide Register: cap_ms_csr::dhs_elam_cap_buf::entry          */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 184             */
typedef struct {
   volatile uint32_t entry_0_16; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_16; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_16; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_16; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_16; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_16; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_16; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_16; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_16; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_16; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_16; /**< Offset 0x28 (R/W) */
   uint32_t entry_11_16; /**< Offset 0x2c (R/W) */
   uint32_t entry_12_16; /**< Offset 0x30 (R/W) */
   uint32_t entry_13_16; /**< Offset 0x34 (R/W) */
   uint32_t entry_14_16; /**< Offset 0x38 (R/W) */
   uint32_t entry_15_16; /**< Offset 0x3c (R/W) */
} Cap_ms_csr_dhs_elam_cap_buf_entry, *PTR_Cap_ms_csr_dhs_elam_cap_buf_entry;

/* Typedef for Wide Memory: cap_ms_csr::dhs_elam_cap_buf                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 178             */
typedef struct {
   volatile Cap_ms_csr_dhs_elam_cap_buf_entry entry; /**< Offset 0x0 (R/W) */
} Cap_ms_csr_dhs_elam_cap_buf, *PTR_Cap_ms_csr_dhs_elam_cap_buf;

/* Typedef for Wide Register: cap_ms_csr::cfg_pll_hbm                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 217             */
typedef struct {
   volatile uint32_t cfg_pll_hbm_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_pll_hbm_1_2; /**< Offset 0x4 (R/W) */
} Cap_ms_csr_cfg_pll_hbm, *PTR_Cap_ms_csr_cfg_pll_hbm;

/* Typedef for Memory: cap_ms_csr::dhs_sbus_indir                          */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 337             */
typedef struct {
   volatile uint32_t entry; /**< Offset 0x0 (R/W) */
} Cap_ms_csr_dhs_sbus_indir, *PTR_Cap_ms_csr_dhs_sbus_indir;

/* Typedef for Wide Register: cap_ms_csr::spico                            */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 356             */
typedef struct {
   volatile uint32_t spico_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t spico_1_2; /**< Offset 0x4 (R/W) */
} Cap_ms_csr_spico, *PTR_Cap_ms_csr_spico;

/* Typedef for Wide Register: cap_ms_csr::ms                               */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 376             */
typedef struct {
   volatile uint32_t ms_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t ms_1_2; /**< Offset 0x4 (R) */
} Cap_ms_csr_ms, *PTR_Cap_ms_csr_ms;

/* Typedef for Wide Register: cap_ms_csr::ms_a61                           */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 393             */
typedef struct {
   volatile uint32_t ms_a61_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t ms_a61_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t ms_a61_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t ms_a61_3_4; /**< Offset 0xc (R/W) */
} Cap_ms_csr_ms_a61, *PTR_Cap_ms_csr_ms_a61;

/* Typedef for Wide Register: cap_ms_csr::ms_addr_filter                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 402             */
typedef struct {
   volatile uint32_t ms_addr_filter_0_5; /**< Offset 0x0 (R/W) */
   volatile uint32_t ms_addr_filter_1_5; /**< Offset 0x4 (R/W) */
   volatile uint32_t ms_addr_filter_2_5; /**< Offset 0x8 (R/W) */
   volatile uint32_t ms_addr_filter_3_5; /**< Offset 0xc (R/W) */
   volatile uint32_t ms_addr_filter_4_5; /**< Offset 0x10 (R/W) */
   uint8_t _pad0[0xc];
} Cap_ms_csr_ms_addr_filter, *PTR_Cap_ms_csr_ms_addr_filter;

/* Typedef for Wide Register: cap_ms_csr::ms_security_filter               */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 412             */
typedef struct {
   volatile uint32_t ms_security_filter_0_5; /**< Offset 0x0 (R/W) */
   volatile uint32_t ms_security_filter_1_5; /**< Offset 0x4 (R/W) */
   volatile uint32_t ms_security_filter_2_5; /**< Offset 0x8 (R/W) */
   volatile uint32_t ms_security_filter_3_5; /**< Offset 0xc (R/W) */
   volatile uint32_t ms_security_filter_4_5; /**< Offset 0x10 (R/W) */
   uint8_t _pad0[0xc];
} Cap_ms_csr_ms_security_filter, *PTR_Cap_ms_csr_ms_security_filter;

/* Typedef for Wide Register: cap_ms_csr::ms_prp                           */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 421             */
typedef struct {
   volatile uint32_t ms_prp_0_53; /**< Offset 0x0 (R/W) */
   volatile uint32_t ms_prp_1_53; /**< Offset 0x4 (R/W) */
   volatile uint32_t ms_prp_2_53; /**< Offset 0x8 (R/W) */
   volatile uint32_t ms_prp_3_53; /**< Offset 0xc (R/W) */
   volatile uint32_t ms_prp_4_53; /**< Offset 0x10 (R/W) */
   volatile uint32_t ms_prp_5_53; /**< Offset 0x14 (R/W) */
   volatile uint32_t ms_prp_6_53; /**< Offset 0x18 (R/W) */
   volatile uint32_t ms_prp_7_53; /**< Offset 0x1c (R/W) */
   volatile uint32_t ms_prp_8_53; /**< Offset 0x20 (R/W) */
   volatile uint32_t ms_prp_9_53; /**< Offset 0x24 (R/W) */
   volatile uint32_t ms_prp_10_53; /**< Offset 0x28 (R/W) */
   volatile uint32_t ms_prp_11_53; /**< Offset 0x2c (R/W) */
   volatile uint32_t ms_prp_12_53; /**< Offset 0x30 (R/W) */
   volatile uint32_t ms_prp_13_53; /**< Offset 0x34 (R/W) */
   volatile uint32_t ms_prp_14_53; /**< Offset 0x38 (R/W) */
   volatile uint32_t ms_prp_15_53; /**< Offset 0x3c (R/W) */
   volatile uint32_t ms_prp_16_53; /**< Offset 0x40 (R/W) */
   volatile uint32_t ms_prp_17_53; /**< Offset 0x44 (R/W) */
   volatile uint32_t ms_prp_18_53; /**< Offset 0x48 (R/W) */
   volatile uint32_t ms_prp_19_53; /**< Offset 0x4c (R/W) */
   volatile uint32_t ms_prp_20_53; /**< Offset 0x50 (R/W) */
   volatile uint32_t ms_prp_21_53; /**< Offset 0x54 (R/W) */
   volatile uint32_t ms_prp_22_53; /**< Offset 0x58 (R/W) */
   volatile uint32_t ms_prp_23_53; /**< Offset 0x5c (R/W) */
   volatile uint32_t ms_prp_24_53; /**< Offset 0x60 (R/W) */
   volatile uint32_t ms_prp_25_53; /**< Offset 0x64 (R/W) */
   volatile uint32_t ms_prp_26_53; /**< Offset 0x68 (R/W) */
   volatile uint32_t ms_prp_27_53; /**< Offset 0x6c (R/W) */
   volatile uint32_t ms_prp_28_53; /**< Offset 0x70 (R/W) */
   volatile uint32_t ms_prp_29_53; /**< Offset 0x74 (R/W) */
   volatile uint32_t ms_prp_30_53; /**< Offset 0x78 (R/W) */
   volatile uint32_t ms_prp_31_53; /**< Offset 0x7c (R/W) */
   volatile uint32_t ms_prp_32_53; /**< Offset 0x80 (R/W) */
   volatile uint32_t ms_prp_33_53; /**< Offset 0x84 (R/W) */
   volatile uint32_t ms_prp_34_53; /**< Offset 0x88 (R/W) */
   volatile uint32_t ms_prp_35_53; /**< Offset 0x8c (R/W) */
   volatile uint32_t ms_prp_36_53; /**< Offset 0x90 (R/W) */
   volatile uint32_t ms_prp_37_53; /**< Offset 0x94 (R/W) */
   volatile uint32_t ms_prp_38_53; /**< Offset 0x98 (R/W) */
   volatile uint32_t ms_prp_39_53; /**< Offset 0x9c (R/W) */
   volatile uint32_t ms_prp_40_53; /**< Offset 0xa0 (R/W) */
   volatile uint32_t ms_prp_41_53; /**< Offset 0xa4 (R/W) */
   volatile uint32_t ms_prp_42_53; /**< Offset 0xa8 (R/W) */
   volatile uint32_t ms_prp_43_53; /**< Offset 0xac (R/W) */
   volatile uint32_t ms_prp_44_53; /**< Offset 0xb0 (R/W) */
   volatile uint32_t ms_prp_45_53; /**< Offset 0xb4 (R/W) */
   volatile uint32_t ms_prp_46_53; /**< Offset 0xb8 (R/W) */
   volatile uint32_t ms_prp_47_53; /**< Offset 0xbc (R/W) */
   volatile uint32_t ms_prp_48_53; /**< Offset 0xc0 (R/W) */
   volatile uint32_t ms_prp_49_53; /**< Offset 0xc4 (R/W) */
   volatile uint32_t ms_prp_50_53; /**< Offset 0xc8 (R/W) */
   volatile uint32_t ms_prp_51_53; /**< Offset 0xcc (R/W) */
   volatile uint32_t ms_prp_52_53; /**< Offset 0xd0 (R/W) */
   uint8_t _pad0[0x2c];
} Cap_ms_csr_ms_prp, *PTR_Cap_ms_csr_ms_prp;

/* Typedef for Wide Register: cap_ms_csr::dhs_elam_m::entry                */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 19         */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Cap_ms_csr_dhs_elam_m_entry, *PTR_Cap_ms_csr_dhs_elam_m_entry;

/* Typedef for Wide Memory: cap_ms_csr::dhs_elam_m                         */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 11         */
typedef struct {
   volatile Cap_ms_csr_dhs_elam_m_entry entry[0x5]; /**< Offset 0x0 (R/W) */
} Cap_ms_csr_dhs_elam_m, *PTR_Cap_ms_csr_dhs_elam_m;

/* Typedef for Memory: cap_ms_csr::dhs_elam_eqt                            */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 36         */
typedef struct {
   volatile uint32_t entry[0x4]; /**< Offset 0x0 (R/W) */
} Cap_ms_csr_dhs_elam_eqt, *PTR_Cap_ms_csr_dhs_elam_eqt;

/* Typedef for Wide Register: cap_ms_csr::dhs_elam_branch::entry           */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 60         */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_ms_csr_dhs_elam_branch_entry, *PTR_Cap_ms_csr_dhs_elam_branch_entry;

/* Typedef for Wide Memory: cap_ms_csr::dhs_elam_branch                    */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 52         */
typedef struct {
   volatile Cap_ms_csr_dhs_elam_branch_entry entry[0x18]; /**< Offset 0x0 (R/W) */
} Cap_ms_csr_dhs_elam_branch, *PTR_Cap_ms_csr_dhs_elam_branch;

/* Typedef for Wide Register: cap_ms_csr::dhs_elam_capture_en::entry       */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 94         */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_ms_csr_dhs_elam_capture_en_entry,
  *PTR_Cap_ms_csr_dhs_elam_capture_en_entry;

/* Typedef for Wide Memory: cap_ms_csr::dhs_elam_capture_en                */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 86         */
typedef struct {
   volatile Cap_ms_csr_dhs_elam_capture_en_entry entry[0x4]; /**< Offset 0x0 (R/W) */
} Cap_ms_csr_dhs_elam_capture_en, *PTR_Cap_ms_csr_dhs_elam_capture_en;

/* Typedef for Wide Register: cap_ms_csr::sta_elam                         */
/* Source filename: capri/design/ms/src/cap_ip_elam.gcsr, line: 102        */
typedef struct {
   volatile uint32_t sta_elam_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_elam_1_2; /**< Offset 0x4 (R) */
} Cap_ms_csr_sta_elam, *PTR_Cap_ms_csr_sta_elam;

/* Typedef for Wide Register: cap_ms_csr::cfg_pk_efuse_data                */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 540             */
typedef struct {
   volatile uint32_t cfg_pk_efuse_data_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_pk_efuse_data_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_pk_efuse_data_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_pk_efuse_data_3_4; /**< Offset 0xc (R/W) */
} Cap_ms_csr_cfg_pk_efuse_data, *PTR_Cap_ms_csr_cfg_pk_efuse_data;

/* Typedef for Wide Register: cap_ms_csr::sta_pk_efuse                     */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 583             */
typedef struct {
   volatile uint32_t sta_pk_efuse_0_5; /**< Offset 0x0 (R) */
   volatile uint32_t sta_pk_efuse_1_5; /**< Offset 0x4 (R) */
   volatile uint32_t sta_pk_efuse_2_5; /**< Offset 0x8 (R) */
   volatile uint32_t sta_pk_efuse_3_5; /**< Offset 0xc (R) */
   volatile uint32_t sta_pk_efuse_4_5; /**< Offset 0x10 (R) */
   uint8_t _pad0[0xc];
} Cap_ms_csr_sta_pk_efuse, *PTR_Cap_ms_csr_sta_pk_efuse;

/* Typedef for Wide Register: cap_ms_csr::sta_pk_efuse_val                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 598             */
typedef struct {
   volatile uint32_t sta_pk_efuse_val_0_16; /**< Offset 0x0 (R) */
   volatile uint32_t sta_pk_efuse_val_1_16; /**< Offset 0x4 (R) */
   volatile uint32_t sta_pk_efuse_val_2_16; /**< Offset 0x8 (R) */
   volatile uint32_t sta_pk_efuse_val_3_16; /**< Offset 0xc (R) */
   volatile uint32_t sta_pk_efuse_val_4_16; /**< Offset 0x10 (R) */
   volatile uint32_t sta_pk_efuse_val_5_16; /**< Offset 0x14 (R) */
   volatile uint32_t sta_pk_efuse_val_6_16; /**< Offset 0x18 (R) */
   volatile uint32_t sta_pk_efuse_val_7_16; /**< Offset 0x1c (R) */
   volatile uint32_t sta_pk_efuse_val_8_16; /**< Offset 0x20 (R) */
   volatile uint32_t sta_pk_efuse_val_9_16; /**< Offset 0x24 (R) */
   volatile uint32_t sta_pk_efuse_val_10_16; /**< Offset 0x28 (R) */
   volatile uint32_t sta_pk_efuse_val_11_16; /**< Offset 0x2c (R) */
   volatile uint32_t sta_pk_efuse_val_12_16; /**< Offset 0x30 (R) */
   volatile uint32_t sta_pk_efuse_val_13_16; /**< Offset 0x34 (R) */
   volatile uint32_t sta_pk_efuse_val_14_16; /**< Offset 0x38 (R) */
   volatile uint32_t sta_pk_efuse_val_15_16; /**< Offset 0x3c (R) */
} Cap_ms_csr_sta_pk_efuse_val, *PTR_Cap_ms_csr_sta_pk_efuse_val;

/* Typedef for Wide Register: cap_ms_csr::sta_ds16_efuse                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 624             */
typedef struct {
   volatile uint32_t sta_ds16_efuse_0_5; /**< Offset 0x0 (R) */
   volatile uint32_t sta_ds16_efuse_1_5; /**< Offset 0x4 (R) */
   volatile uint32_t sta_ds16_efuse_2_5; /**< Offset 0x8 (R) */
   volatile uint32_t sta_ds16_efuse_3_5; /**< Offset 0xc (R) */
   volatile uint32_t sta_ds16_efuse_4_5; /**< Offset 0x10 (R) */
   uint8_t _pad0[0xc];
} Cap_ms_csr_sta_ds16_efuse, *PTR_Cap_ms_csr_sta_ds16_efuse;

/* Typedef for Wide Register: cap_ms_csr::sta_ds16_die_id                  */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 636             */
typedef struct {
   volatile uint32_t sta_ds16_die_id_0_4; /**< Offset 0x0 (R) */
   volatile uint32_t sta_ds16_die_id_1_4; /**< Offset 0x4 (R) */
   volatile uint32_t sta_ds16_die_id_2_4; /**< Offset 0x8 (R) */
   volatile uint32_t sta_ds16_die_id_3_4; /**< Offset 0xc (R) */
} Cap_ms_csr_sta_ds16_die_id, *PTR_Cap_ms_csr_sta_ds16_die_id;

/* Typedef for Wide Register: cap_ms_csr::cfg_c2j_tms                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 714             */
typedef struct {
   volatile uint32_t cfg_c2j_tms_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_c2j_tms_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_c2j_tms_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_ms_csr_cfg_c2j_tms, *PTR_Cap_ms_csr_cfg_c2j_tms;

/* Typedef for Wide Register: cap_ms_csr::cfg_c2j_tdi                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 722             */
typedef struct {
   volatile uint32_t cfg_c2j_tdi_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_c2j_tdi_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_c2j_tdi_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_ms_csr_cfg_c2j_tdi, *PTR_Cap_ms_csr_cfg_c2j_tdi;

/* Typedef for Wide Register: cap_ms_csr::sta_c2j_status                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 730             */
typedef struct {
   volatile uint32_t sta_c2j_status_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_c2j_status_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_c2j_status_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_ms_csr_sta_c2j_status, *PTR_Cap_ms_csr_sta_c2j_status;

/* Typedef for Wide Register: cap_ms_csr::sta_sid2uid_pending              */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 837             */
typedef struct {
   volatile uint32_t sta_sid2uid_pending_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_sid2uid_pending_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_sid2uid_pending_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_ms_csr_sta_sid2uid_pending, *PTR_Cap_ms_csr_sta_sid2uid_pending;

/* Typedef for Wide Register: cap_ms_csr::ms_axi                           */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 892             */
typedef struct {
   volatile uint32_t ms_axi_0_16; /**< Offset 0x0 (R/W) */
   volatile uint32_t ms_axi_1_16; /**< Offset 0x4 (R/W) */
   volatile uint32_t ms_axi_2_16; /**< Offset 0x8 (R/W) */
   volatile uint32_t ms_axi_3_16; /**< Offset 0xc (R/W) */
   volatile uint32_t ms_axi_4_16; /**< Offset 0x10 (R/W) */
   volatile uint32_t ms_axi_5_16; /**< Offset 0x14 (R/W) */
   volatile uint32_t ms_axi_6_16; /**< Offset 0x18 (R/W) */
   volatile uint32_t ms_axi_7_16; /**< Offset 0x1c (R/W) */
   volatile uint32_t ms_axi_8_16; /**< Offset 0x20 (R/W) */
   volatile uint32_t ms_axi_9_16; /**< Offset 0x24 (R/W) */
   volatile uint32_t ms_axi_10_16; /**< Offset 0x28 (R/W) */
   volatile uint32_t ms_axi_11_16; /**< Offset 0x2c (R/W) */
   volatile uint32_t ms_axi_12_16; /**< Offset 0x30 (R/W) */
   volatile uint32_t ms_axi_13_16; /**< Offset 0x34 (R/W) */
   volatile uint32_t ms_axi_14_16; /**< Offset 0x38 (R/W) */
   volatile uint32_t ms_axi_15_16; /**< Offset 0x3c (R/W) */
} Cap_ms_csr_ms_axi, *PTR_Cap_ms_csr_ms_axi;

/* Typedef for Group: cap_ms_csr::int_groups                               */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 915             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_ms_csr_int_groups, *PTR_Cap_ms_csr_int_groups;

/* Typedef for Group: cap_ms_csr::int_ms                                   */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 948             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_ms, *PTR_Cap_ms_csr_int_ms;

/* Typedef for Group: cap_ms_csr::int_misc                                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 953             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_misc, *PTR_Cap_ms_csr_int_misc;

/* Typedef for Group: cap_ms_csr::int_esecure                              */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 967             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_esecure, *PTR_Cap_ms_csr_int_esecure;

/* Typedef for Group: cap_ms_csr::int_prp1                                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 968             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_prp1, *PTR_Cap_ms_csr_int_prp1;

/* Typedef for Group: cap_ms_csr::int_prp2                                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 969             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_prp2, *PTR_Cap_ms_csr_int_prp2;

/* Typedef for Group: cap_ms_csr::int_prp3                                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 970             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_prp3, *PTR_Cap_ms_csr_int_prp3;

/* Typedef for Group: cap_ms_csr::int_prp4                                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 971             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_prp4, *PTR_Cap_ms_csr_int_prp4;

/* Typedef for Group: cap_ms_csr::int_prp5                                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 972             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_prp5, *PTR_Cap_ms_csr_int_prp5;

/* Typedef for Group: cap_ms_csr::int_gic0                                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 973             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic0, *PTR_Cap_ms_csr_int_gic0;

/* Typedef for Group: cap_ms_csr::int_gic1                                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 974             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic1, *PTR_Cap_ms_csr_int_gic1;

/* Typedef for Group: cap_ms_csr::int_gic2                                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 975             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic2, *PTR_Cap_ms_csr_int_gic2;

/* Typedef for Group: cap_ms_csr::int_gic3                                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 976             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic3, *PTR_Cap_ms_csr_int_gic3;

/* Typedef for Group: cap_ms_csr::int_gic4                                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 977             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic4, *PTR_Cap_ms_csr_int_gic4;

/* Typedef for Group: cap_ms_csr::int_gic5                                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 978             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic5, *PTR_Cap_ms_csr_int_gic5;

/* Typedef for Group: cap_ms_csr::int_gic6                                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 979             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic6, *PTR_Cap_ms_csr_int_gic6;

/* Typedef for Group: cap_ms_csr::int_gic7                                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 980             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic7, *PTR_Cap_ms_csr_int_gic7;

/* Typedef for Group: cap_ms_csr::int_gic8                                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 981             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic8, *PTR_Cap_ms_csr_int_gic8;

/* Typedef for Group: cap_ms_csr::int_gic9                                 */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 982             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic9, *PTR_Cap_ms_csr_int_gic9;

/* Typedef for Group: cap_ms_csr::int_gic10                                */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 983             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic10, *PTR_Cap_ms_csr_int_gic10;

/* Typedef for Group: cap_ms_csr::int_gic11                                */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 984             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic11, *PTR_Cap_ms_csr_int_gic11;

/* Typedef for Group: cap_ms_csr::int_gic12                                */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 985             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic12, *PTR_Cap_ms_csr_int_gic12;

/* Typedef for Group: cap_ms_csr::int_gic13                                */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 986             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic13, *PTR_Cap_ms_csr_int_gic13;

/* Typedef for Group: cap_ms_csr::int_gic14                                */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 987             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic14, *PTR_Cap_ms_csr_int_gic14;

/* Typedef for Group: cap_ms_csr::int_gic15                                */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 988             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic15, *PTR_Cap_ms_csr_int_gic15;

/* Typedef for Group: cap_ms_csr::int_gic16                                */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 989             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic16, *PTR_Cap_ms_csr_int_gic16;

/* Typedef for Group: cap_ms_csr::int_gic17                                */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 990             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic17, *PTR_Cap_ms_csr_int_gic17;

/* Typedef for Group: cap_ms_csr::int_gic18                                */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 991             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic18, *PTR_Cap_ms_csr_int_gic18;

/* Typedef for Group: cap_ms_csr::int_gic19                                */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 992             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic19, *PTR_Cap_ms_csr_int_gic19;

/* Typedef for Group: cap_ms_csr::int_gic20                                */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 993             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic20, *PTR_Cap_ms_csr_int_gic20;

/* Typedef for Group: cap_ms_csr::int_gic21                                */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 994             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic21, *PTR_Cap_ms_csr_int_gic21;

/* Typedef for Group: cap_ms_csr::int_gic22                                */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 995             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic22, *PTR_Cap_ms_csr_int_gic22;

/* Typedef for Group: cap_ms_csr::int_gic23                                */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 996             */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ms_csr_int_gic23, *PTR_Cap_ms_csr_int_gic23;

/* Typedef for Wide Register: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit0  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_uid2sidLL.csr.pp, line: 10 */
typedef struct {
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit0_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit0_1_2; /**< Offset 0x4 (R/W) */
} Cap_ms_csr_cfg_uid2sidLL_hbm_hash_msk_bit0,
  *PTR_Cap_ms_csr_cfg_uid2sidLL_hbm_hash_msk_bit0;

/* Typedef for Wide Register: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit1  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_uid2sidLL.csr.pp, line: 16 */
typedef struct {
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit1_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit1_1_2; /**< Offset 0x4 (R/W) */
} Cap_ms_csr_cfg_uid2sidLL_hbm_hash_msk_bit1,
  *PTR_Cap_ms_csr_cfg_uid2sidLL_hbm_hash_msk_bit1;

/* Typedef for Wide Register: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit2  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_uid2sidLL.csr.pp, line: 22 */
typedef struct {
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit2_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit2_1_2; /**< Offset 0x4 (R/W) */
} Cap_ms_csr_cfg_uid2sidLL_hbm_hash_msk_bit2,
  *PTR_Cap_ms_csr_cfg_uid2sidLL_hbm_hash_msk_bit2;

/* Typedef for Wide Register: cap_ms_csr::cfg_uid2sidLL_hbm_hash_msk_bit3  */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_uid2sidLL.csr.pp, line: 28 */
typedef struct {
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit3_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit3_1_2; /**< Offset 0x4 (R/W) */
} Cap_ms_csr_cfg_uid2sidLL_hbm_hash_msk_bit3,
  *PTR_Cap_ms_csr_cfg_uid2sidLL_hbm_hash_msk_bit3;

/* Typedef for Wide Register: cap_ms_csr::cfg_axi_bw_mon                   */
/* Source filename: /home/kalyan/pen_haps_v2/capri/design/common/csr_axi_bw_mon.csr.pp, line: 1 */
typedef struct {
   volatile uint32_t cfg_axi_bw_mon_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_axi_bw_mon_1_2; /**< Offset 0x4 (R/W) */
} Cap_ms_csr_cfg_axi_bw_mon, *PTR_Cap_ms_csr_cfg_axi_bw_mon;

/* Typedef for Addressmap: cap_ms_csr                                      */
/* Source filename: capri/design/ms/src/cap_ms.gcsr, line: 1000            */
typedef struct {
   volatile uint32_t base; /**< Offset 0x0 (R/W) */
   volatile uint32_t rdintr; /**< Offset 0x4 (R/W) */
   volatile uint32_t sta_chip; /**< Offset 0x8 (R) */
   volatile uint32_t sta_ver; /**< Offset 0xc (R) */
   volatile uint32_t cfg_esec_dma; /**< Offset 0x10 (R/W) */
   uint8_t _pad0[0x6c];
   Cap_msr_csr msr; /**< Offset 0x80 (R/W) */
   Cap_msh_csr msh; /**< Offset 0x100 (R/W) */
   volatile uint32_t cfg_wdt; /**< Offset 0x180 (R/W) */
   volatile uint32_t sta_apb; /**< Offset 0x184 (R) */
   uint8_t _pad1[0x38];
   Cap_ms_csr_dhs_elam_cap_buf dhs_elam_cap_buf; /**< Offset 0x1c0 (R/W) */
   volatile uint32_t cfg_elam_cap_buf; /**< Offset 0x200 (R/W) */
   volatile uint32_t sta_bist_elam_cap_buf; /**< Offset 0x204 (R) */
   volatile uint32_t cfg_ecc_elam_cap_buf; /**< Offset 0x208 (R/W) */
   volatile uint32_t sta_ecc_elam_cap_buf; /**< Offset 0x20c (R) */
   volatile Cap_ms_csr_cfg_pll_hbm cfg_pll_hbm; /**< Offset 0x210 (R/W) */
   volatile uint32_t cfg_pll_c2p; /**< Offset 0x218 (R/W) */
   volatile uint32_t cfg_clk; /**< Offset 0x21c (R/W) */
   volatile uint32_t sta_pll_cfg; /**< Offset 0x220 (R) */
   volatile uint32_t spare; /**< Offset 0x224 (R/W) */
   volatile uint32_t cfg_rei; /**< Offset 0x228 (R/W) */
   volatile uint32_t sta_rei; /**< Offset 0x22c (R) */
   volatile uint32_t cfg_sbus_result; /**< Offset 0x230 (R/W) */
   volatile uint32_t cfg_sbus_indir; /**< Offset 0x234 (R/W) */
   Cap_ms_csr_dhs_sbus_indir dhs_sbus_indir; /**< Offset 0x238 (R/W) */
   volatile uint32_t sta_sbus_indir; /**< Offset 0x23c (R) */
   volatile Cap_ms_csr_spico spico; /**< Offset 0x240 (R/W) */
   volatile uint32_t pads; /**< Offset 0x248 (R) */
   uint8_t _pad2[0x4];
   volatile Cap_ms_csr_ms ms; /**< Offset 0x250 (R) */
   volatile uint32_t cfg_ms; /**< Offset 0x258 (R/W) */
   uint8_t _pad3[0x4];
   volatile Cap_ms_csr_ms_a61 ms_a61; /**< Offset 0x260 (R/W) */
   uint8_t _pad4[0x10];
   volatile Cap_ms_csr_ms_addr_filter ms_addr_filter; /**< Offset 0x280 (R/W) */
   volatile Cap_ms_csr_ms_security_filter ms_security_filter; /**< Offset 0x2a0 (R/W) */
   uint8_t _pad5[0x40];
   volatile Cap_ms_csr_ms_prp ms_prp; /**< Offset 0x300 (R/W) */
   volatile uint32_t cfg_hbm; /**< Offset 0x400 (R/W) */
   volatile uint32_t cfg_elam_general; /**< Offset 0x404 (R/W) */
   uint8_t _pad6[0x3f8];
   Cap_ms_csr_dhs_elam_m dhs_elam_m; /**< Offset 0x800 (R/W) */
   volatile uint32_t cfg_elam_breakout; /**< Offset 0xc00 (R/W) */
   uint8_t _pad7[0xc];
   Cap_ms_csr_dhs_elam_eqt dhs_elam_eqt; /**< Offset 0xc10 (R/W) */
   uint8_t _pad8[0xe0];
   Cap_ms_csr_dhs_elam_branch dhs_elam_branch; /**< Offset 0xd00 (R/W) */
   volatile uint32_t cfg_elam_control; /**< Offset 0xe00 (R/W) */
   volatile uint32_t cfg_elam_ext_trig; /**< Offset 0xe04 (R/W) */
   uint8_t _pad9[0x18];
   Cap_ms_csr_dhs_elam_capture_en dhs_elam_capture_en; /**< Offset 0xe20 (R/W) */
   volatile Cap_ms_csr_sta_elam sta_elam; /**< Offset 0xe40 (R) */
   volatile uint32_t cfg_arm; /**< Offset 0xe48 (R/W) */
   volatile uint32_t cfg_esec; /**< Offset 0xe4c (R/W) */
   volatile Cap_ms_csr_cfg_pk_efuse_data cfg_pk_efuse_data; /**< Offset 0xe50 (R/W) */
   volatile uint32_t cfg_pk_sw_efuse; /**< Offset 0xe60 (R/W) */
   volatile uint32_t cfg_pk_j2c_efuse; /**< Offset 0xe64 (R/W) */
   volatile uint32_t cfg_pk_efuse_override; /**< Offset 0xe68 (R/W) */
   uint8_t _pad10[0x14];
   volatile Cap_ms_csr_sta_pk_efuse sta_pk_efuse; /**< Offset 0xe80 (R) */
   uint8_t _pad11[0x20];
   volatile Cap_ms_csr_sta_pk_efuse_val sta_pk_efuse_val; /**< Offset 0xec0 (R) */
   volatile uint32_t cfg_ds16_efuse; /**< Offset 0xf00 (R/W) */
   uint8_t _pad12[0x1c];
   volatile Cap_ms_csr_sta_ds16_efuse sta_ds16_efuse; /**< Offset 0xf20 (R) */
   volatile Cap_ms_csr_sta_ds16_die_id sta_ds16_die_id; /**< Offset 0xf40 (R) */
   volatile uint32_t cfg_ecc_disable_qspi_ram; /**< Offset 0xf50 (R/W) */
   volatile uint32_t sta_ecc_qspi_ram; /**< Offset 0xf54 (R) */
   volatile uint32_t cfg_qspi; /**< Offset 0xf58 (R/W) */
   volatile uint32_t cfg_bist_ssram; /**< Offset 0xf5c (R/W) */
   volatile uint32_t sta_bist_ssram; /**< Offset 0xf60 (R) */
   volatile uint32_t sta_ecc_bl2_ram; /**< Offset 0xf64 (R) */
   volatile uint32_t cfg_ecc_disable_bl2_ram; /**< Offset 0xf68 (R/W) */
   volatile uint32_t sta_mem_init_bl2_ram; /**< Offset 0xf6c (R) */
   volatile uint32_t cfg_ssram; /**< Offset 0xf70 (R/W) */
   volatile uint32_t cfg_c2j_general; /**< Offset 0xf74 (R/W) */
   uint8_t _pad13[0x8];
   volatile Cap_ms_csr_cfg_c2j_tms cfg_c2j_tms; /**< Offset 0xf80 (R/W) */
   volatile Cap_ms_csr_cfg_c2j_tdi cfg_c2j_tdi; /**< Offset 0xf90 (R/W) */
   volatile Cap_ms_csr_sta_c2j_status sta_c2j_status; /**< Offset 0xfa0 (R) */
   volatile uint32_t cfg_mdio_general; /**< Offset 0xfb0 (R/W) */
   volatile uint32_t cfg_mdio_access; /**< Offset 0xfb4 (R/W) */
   volatile uint32_t sta_mdio_status; /**< Offset 0xfb8 (R) */
   volatile uint32_t sta_tap_chipid; /**< Offset 0xfbc (R) */
   volatile uint32_t cfg_dci; /**< Offset 0xfc0 (R/W) */
   volatile uint32_t cfg_ms_dap; /**< Offset 0xfc4 (R/W) */
   volatile uint32_t cfg_socket; /**< Offset 0xfc8 (R/W) */
   volatile uint32_t cfg_msem; /**< Offset 0xfcc (R/W) */
   volatile uint32_t cfg_cache_esec; /**< Offset 0xfd0 (R/W) */
   volatile uint32_t cfg_uid2sid; /**< Offset 0xfd4 (R/W) */
   volatile uint32_t cfg_sid2uid; /**< Offset 0xfd8 (R/W) */
   volatile uint32_t sta_sid2uid; /**< Offset 0xfdc (R) */
   volatile Cap_ms_csr_sta_sid2uid_pending sta_sid2uid_pending; /**< Offset 0xfe0 (R) */
   volatile uint32_t sta_rst; /**< Offset 0xff0 (R) */
   volatile uint32_t ms_cfg_debug; /**< Offset 0xff4 (R/W) */
   volatile uint32_t cfg_nx_bist; /**< Offset 0xff8 (R/W) */
   volatile uint32_t sta_nx_bist; /**< Offset 0xffc (R) */
   volatile Cap_ms_csr_ms_axi ms_axi; /**< Offset 0x1000 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0x1040 (R/W) */
   uint8_t _pad14[0xc];
   Cap_ms_csr_int_groups int_groups; /**< Offset 0x1050 (R/W) */
   Cap_ms_csr_int_ms int_ms; /**< Offset 0x1060 (R/W) */
   Cap_ms_csr_int_misc int_misc; /**< Offset 0x1070 (R/W) */
   Cap_ms_csr_int_esecure int_esecure; /**< Offset 0x1080 (R/W) */
   Cap_ms_csr_int_prp1 int_prp1; /**< Offset 0x1090 (R/W) */
   Cap_ms_csr_int_prp2 int_prp2; /**< Offset 0x10a0 (R/W) */
   Cap_ms_csr_int_prp3 int_prp3; /**< Offset 0x10b0 (R/W) */
   Cap_ms_csr_int_prp4 int_prp4; /**< Offset 0x10c0 (R/W) */
   Cap_ms_csr_int_prp5 int_prp5; /**< Offset 0x10d0 (R/W) */
   Cap_ms_csr_int_gic0 int_gic0; /**< Offset 0x10e0 (R/W) */
   Cap_ms_csr_int_gic1 int_gic1; /**< Offset 0x10f0 (R/W) */
   Cap_ms_csr_int_gic2 int_gic2; /**< Offset 0x1100 (R/W) */
   Cap_ms_csr_int_gic3 int_gic3; /**< Offset 0x1110 (R/W) */
   Cap_ms_csr_int_gic4 int_gic4; /**< Offset 0x1120 (R/W) */
   Cap_ms_csr_int_gic5 int_gic5; /**< Offset 0x1130 (R/W) */
   Cap_ms_csr_int_gic6 int_gic6; /**< Offset 0x1140 (R/W) */
   Cap_ms_csr_int_gic7 int_gic7; /**< Offset 0x1150 (R/W) */
   Cap_ms_csr_int_gic8 int_gic8; /**< Offset 0x1160 (R/W) */
   Cap_ms_csr_int_gic9 int_gic9; /**< Offset 0x1170 (R/W) */
   Cap_ms_csr_int_gic10 int_gic10; /**< Offset 0x1180 (R/W) */
   Cap_ms_csr_int_gic11 int_gic11; /**< Offset 0x1190 (R/W) */
   Cap_ms_csr_int_gic12 int_gic12; /**< Offset 0x11a0 (R/W) */
   Cap_ms_csr_int_gic13 int_gic13; /**< Offset 0x11b0 (R/W) */
   Cap_ms_csr_int_gic14 int_gic14; /**< Offset 0x11c0 (R/W) */
   Cap_ms_csr_int_gic15 int_gic15; /**< Offset 0x11d0 (R/W) */
   Cap_ms_csr_int_gic16 int_gic16; /**< Offset 0x11e0 (R/W) */
   Cap_ms_csr_int_gic17 int_gic17; /**< Offset 0x11f0 (R/W) */
   Cap_ms_csr_int_gic18 int_gic18; /**< Offset 0x1200 (R/W) */
   Cap_ms_csr_int_gic19 int_gic19; /**< Offset 0x1210 (R/W) */
   Cap_ms_csr_int_gic20 int_gic20; /**< Offset 0x1220 (R/W) */
   Cap_ms_csr_int_gic21 int_gic21; /**< Offset 0x1230 (R/W) */
   Cap_ms_csr_int_gic22 int_gic22; /**< Offset 0x1240 (R/W) */
   Cap_ms_csr_int_gic23 int_gic23; /**< Offset 0x1250 (R/W) */
   volatile uint32_t cfg_uid2sidLL; /**< Offset 0x1260 (R/W) */
   uint8_t _pad15[0x4];
   volatile Cap_ms_csr_cfg_uid2sidLL_hbm_hash_msk_bit0 cfg_uid2sidLL_hbm_hash_msk_bit0; /**< Offset 0x1268 (R/W) */
   volatile Cap_ms_csr_cfg_uid2sidLL_hbm_hash_msk_bit1 cfg_uid2sidLL_hbm_hash_msk_bit1; /**< Offset 0x1270 (R/W) */
   volatile Cap_ms_csr_cfg_uid2sidLL_hbm_hash_msk_bit2 cfg_uid2sidLL_hbm_hash_msk_bit2; /**< Offset 0x1278 (R/W) */
   volatile Cap_ms_csr_cfg_uid2sidLL_hbm_hash_msk_bit3 cfg_uid2sidLL_hbm_hash_msk_bit3; /**< Offset 0x1280 (R/W) */
   volatile Cap_ms_csr_cfg_axi_bw_mon cfg_axi_bw_mon; /**< Offset 0x1288 (R/W) */
   volatile uint32_t sta_axi_bw_mon_rd_latency; /**< Offset 0x1290 (R) */
   volatile uint32_t sta_axi_bw_mon_rd_bandwidth; /**< Offset 0x1294 (R) */
   volatile uint32_t sta_axi_bw_mon_rd_transactions; /**< Offset 0x1298 (R) */
   volatile uint32_t cnt_axi_bw_mon_rd; /**< Offset 0x129c (R/W) */
   volatile uint32_t sta_axi_bw_mon_wr_latency; /**< Offset 0x12a0 (R) */
   volatile uint32_t sta_axi_bw_mon_wr_bandwidth; /**< Offset 0x12a4 (R) */
   volatile uint32_t sta_axi_bw_mon_wr_transactions; /**< Offset 0x12a8 (R) */
   volatile uint32_t cnt_axi_bw_mon_wr; /**< Offset 0x12ac (R/W) */
   uint8_t _pad16[0xd50];
} Cap_ms_csr, *PTR_Cap_ms_csr;
#endif

#endif
