
*** Running vivado
    with args -log Top_arith.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_arith.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Top_arith.tcl -notrace
Command: synth_design -top Top_arith -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 42656 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 833.426 ; gain = 177.816
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_arith' [D:/Drive_D/ELD2023/Lab6_HW_Approach/Lab6_HW_Approach.srcs/sources_1/new/Top_arith.v:23]
INFO: [Synth 8-6157] synthesizing module 'floating_point_div' [D:/Drive_D/ELD2023/Lab_7_HW_2/Lab_7_HW_2.runs/synth_1/.Xil/Vivado-43792-LAPTOP-B3LEC23P/realtime/floating_point_div_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_div' (1#1) [D:/Drive_D/ELD2023/Lab_7_HW_2/Lab_7_HW_2.runs/synth_1/.Xil/Vivado-43792-LAPTOP-B3LEC23P/realtime/floating_point_div_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'floating_point_log' [D:/Drive_D/ELD2023/Lab_7_HW_2/Lab_7_HW_2.runs/synth_1/.Xil/Vivado-43792-LAPTOP-B3LEC23P/realtime/floating_point_log_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_log' (2#1) [D:/Drive_D/ELD2023/Lab_7_HW_2/Lab_7_HW_2.runs/synth_1/.Xil/Vivado-43792-LAPTOP-B3LEC23P/realtime/floating_point_log_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'floating_point_multiply' [D:/Drive_D/ELD2023/Lab_7_HW_2/Lab_7_HW_2.runs/synth_1/.Xil/Vivado-43792-LAPTOP-B3LEC23P/realtime/floating_point_multiply_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_multiply' (3#1) [D:/Drive_D/ELD2023/Lab_7_HW_2/Lab_7_HW_2.runs/synth_1/.Xil/Vivado-43792-LAPTOP-B3LEC23P/realtime/floating_point_multiply_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'floating_point_sqrt' [D:/Drive_D/ELD2023/Lab_7_HW_2/Lab_7_HW_2.runs/synth_1/.Xil/Vivado-43792-LAPTOP-B3LEC23P/realtime/floating_point_sqrt_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_sqrt' (4#1) [D:/Drive_D/ELD2023/Lab_7_HW_2/Lab_7_HW_2.runs/synth_1/.Xil/Vivado-43792-LAPTOP-B3LEC23P/realtime/floating_point_sqrt_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'floating_point_add' [D:/Drive_D/ELD2023/Lab_7_HW_2/Lab_7_HW_2.runs/synth_1/.Xil/Vivado-43792-LAPTOP-B3LEC23P/realtime/floating_point_add_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_add' (5#1) [D:/Drive_D/ELD2023/Lab_7_HW_2/Lab_7_HW_2.runs/synth_1/.Xil/Vivado-43792-LAPTOP-B3LEC23P/realtime/floating_point_add_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_arith' (6#1) [D:/Drive_D/ELD2023/Lab6_HW_Approach/Lab6_HW_Approach.srcs/sources_1/new/Top_arith.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 897.910 ; gain = 242.301
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Sy_ready with 1st driver pin 'x_by_y/s_axis_b_tready' [D:/Drive_D/ELD2023/Lab6_HW_Approach/Lab6_HW_Approach.srcs/sources_1/new/Top_arith.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Sy_ready with 2nd driver pin 'two_ln_t_by_y/s_axis_b_tready' [D:/Drive_D/ELD2023/Lab6_HW_Approach/Lab6_HW_Approach.srcs/sources_1/new/Top_arith.v:87]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 897.910 ; gain = 242.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 897.910 ; gain = 242.301
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Drive_D/ELD2023/Lab_7_HW_2/Lab_7_HW_2.srcs/sources_1/ip/floating_point_div/floating_point_div/floating_point_div_in_context.xdc] for cell 'x_by_y'
Finished Parsing XDC File [d:/Drive_D/ELD2023/Lab_7_HW_2/Lab_7_HW_2.srcs/sources_1/ip/floating_point_div/floating_point_div/floating_point_div_in_context.xdc] for cell 'x_by_y'
Parsing XDC File [d:/Drive_D/ELD2023/Lab_7_HW_2/Lab_7_HW_2.srcs/sources_1/ip/floating_point_div/floating_point_div/floating_point_div_in_context.xdc] for cell 'two_ln_t_by_y'
Finished Parsing XDC File [d:/Drive_D/ELD2023/Lab_7_HW_2/Lab_7_HW_2.srcs/sources_1/ip/floating_point_div/floating_point_div/floating_point_div_in_context.xdc] for cell 'two_ln_t_by_y'
Parsing XDC File [d:/Drive_D/ELD2023/Lab_7_HW_2/Lab_7_HW_2.srcs/sources_1/ip/floating_point_log/floating_point_log/floating_point_log_in_context.xdc] for cell 'ln_t'
Finished Parsing XDC File [d:/Drive_D/ELD2023/Lab_7_HW_2/Lab_7_HW_2.srcs/sources_1/ip/floating_point_log/floating_point_log/floating_point_log_in_context.xdc] for cell 'ln_t'
Parsing XDC File [d:/Drive_D/ELD2023/Lab_7_HW_2/Lab_7_HW_2.srcs/sources_1/ip/floating_point_multiply/floating_point_multiply/floating_point_multiply_in_context.xdc] for cell 'two_ln_t'
Finished Parsing XDC File [d:/Drive_D/ELD2023/Lab_7_HW_2/Lab_7_HW_2.srcs/sources_1/ip/floating_point_multiply/floating_point_multiply/floating_point_multiply_in_context.xdc] for cell 'two_ln_t'
Parsing XDC File [d:/Drive_D/ELD2023/Lab_7_HW_2/Lab_7_HW_2.srcs/sources_1/ip/floating_point_sqrt/floating_point_sqrt/floating_point_sqrt_in_context.xdc] for cell 'sqrt'
Finished Parsing XDC File [d:/Drive_D/ELD2023/Lab_7_HW_2/Lab_7_HW_2.srcs/sources_1/ip/floating_point_sqrt/floating_point_sqrt/floating_point_sqrt_in_context.xdc] for cell 'sqrt'
Parsing XDC File [d:/Drive_D/ELD2023/Lab_7_HW_2/Lab_7_HW_2.srcs/sources_1/ip/floating_point_add/floating_point_add/floating_point_add_in_context.xdc] for cell 'final'
Finished Parsing XDC File [d:/Drive_D/ELD2023/Lab_7_HW_2/Lab_7_HW_2.srcs/sources_1/ip/floating_point_add/floating_point_add/floating_point_add_in_context.xdc] for cell 'final'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 956.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 956.016 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 956.016 ; gain = 300.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 956.016 ; gain = 300.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for two_ln_t_by_y. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x_by_y. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln_t. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for two_ln_t. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sqrt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for final. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 956.016 ; gain = 300.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 956.016 ; gain = 300.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 956.016 ; gain = 300.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 980.988 ; gain = 325.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 980.988 ; gain = 325.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 990.672 ; gain = 335.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1006.461 ; gain = 350.852
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Sy_ready_OBUF with 1st driver pin 'x_by_y/s_axis_b_tready' [D:/Drive_D/ELD2023/Lab6_HW_Approach/Lab6_HW_Approach.srcs/sources_1/new/Top_arith.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Sy_ready_OBUF with 2nd driver pin 'two_ln_t_by_y/s_axis_b_tready' [D:/Drive_D/ELD2023/Lab6_HW_Approach/Lab6_HW_Approach.srcs/sources_1/new/Top_arith.v:87]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1006.461 ; gain = 350.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1006.461 ; gain = 350.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1006.461 ; gain = 350.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1006.461 ; gain = 350.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1006.461 ; gain = 350.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |floating_point_div      |         2|
|2     |floating_point_log      |         1|
|3     |floating_point_multiply |         1|
|4     |floating_point_sqrt     |         1|
|5     |floating_point_add      |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |floating_point_add      |     1|
|2     |floating_point_div      |     1|
|3     |floating_point_div__2   |     1|
|4     |floating_point_log      |     1|
|5     |floating_point_multiply |     1|
|6     |floating_point_sqrt     |     1|
|7     |IBUF                    |   101|
|8     |OBUF                    |    36|
+------+------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   345|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1006.461 ; gain = 350.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 1006.461 ; gain = 292.746
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1006.461 ; gain = 350.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1023.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 1023.465 ; gain = 611.082
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1023.465 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Drive_D/ELD2023/Lab_7_HW_2/Lab_7_HW_2.runs/synth_1/Top_arith.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_arith_utilization_synth.rpt -pb Top_arith_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  1 16:06:11 2023...
