
TESTDEMO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e2a0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e88  0800e430  0800e430  0000f430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f2b8  0800f2b8  00011120  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f2b8  0800f2b8  000102b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f2c0  0800f2c0  00011120  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f2c0  0800f2c0  000102c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f2c4  0800f2c4  000102c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000120  20000000  0800f2c8  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00011120  2**0
                  CONTENTS
 10 .bss          00000f0c  20000120  20000120  00011120  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000102c  2000102c  00011120  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00011120  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a8f4  00000000  00000000  00011150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004a13  00000000  00000000  0002ba44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015b0  00000000  00000000  00030458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002894f  00000000  00000000  00031a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d44a  00000000  00000000  0005a357  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d45cf  00000000  00000000  000777a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b1  00000000  00000000  0014bd70  2**0
                  CONTENTS, READONLY
 20 .debug_rnglists 00001063  00000000  00000000  0014be21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006408  00000000  00000000  0014ce84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000060  00000000  00000000  0015328c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000120 	.word	0x20000120
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e418 	.word	0x0800e418

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000124 	.word	0x20000124
 80001cc:	0800e418 	.word	0x0800e418

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <_ZN7GpioPinC1EP12GPIO_TypeDeft>:
    bool getState() const;

    GpioPin& operator=(const GpioPin &src);
};

inline GpioPin::GpioPin(GPIO_TypeDef *port, uint16_t pin) {
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	4613      	mov	r3, r2
 80005a8:	80fb      	strh	r3, [r7, #6]
  _port = port;
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	68ba      	ldr	r2, [r7, #8]
 80005ae:	601a      	str	r2, [r3, #0]
  _pin = pin;
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	88fa      	ldrh	r2, [r7, #6]
 80005b4:	809a      	strh	r2, [r3, #4]
}
 80005b6:	68fb      	ldr	r3, [r7, #12]
 80005b8:	4618      	mov	r0, r3
 80005ba:	3714      	adds	r7, #20
 80005bc:	46bd      	mov	sp, r7
 80005be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c2:	4770      	bx	lr

080005c4 <_ZN7GpioPinC1ERKS_>:

inline GpioPin::GpioPin(const GpioPin &src) {
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
 80005cc:	6039      	str	r1, [r7, #0]
  assign(src);
 80005ce:	6839      	ldr	r1, [r7, #0]
 80005d0:	6878      	ldr	r0, [r7, #4]
 80005d2:	f000 f842 	bl	800065a <_ZN7GpioPin6assignERKS_>
}
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	4618      	mov	r0, r3
 80005da:	3708      	adds	r7, #8
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}

080005e0 <_ZNK7GpioPin5resetEv>:

inline void GpioPin::set() const {
  HAL_GPIO_WritePin(_port, _pin, GPIO_PIN_SET);
}

inline void GpioPin::reset() const {
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(_port, _pin, GPIO_PIN_RESET);
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	6818      	ldr	r0, [r3, #0]
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	889b      	ldrh	r3, [r3, #4]
 80005f0:	2200      	movs	r2, #0
 80005f2:	4619      	mov	r1, r3
 80005f4:	f001 feb6 	bl	8002364 <HAL_GPIO_WritePin>
}
 80005f8:	bf00      	nop
 80005fa:	3708      	adds	r7, #8
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}

08000600 <_ZNK7GpioPin8getStateEv>:

inline bool GpioPin::getState() const {
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
  return HAL_GPIO_ReadPin(_port, _pin) == GPIO_PIN_SET;
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	681a      	ldr	r2, [r3, #0]
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	889b      	ldrh	r3, [r3, #4]
 8000610:	4619      	mov	r1, r3
 8000612:	4610      	mov	r0, r2
 8000614:	f001 fe8e 	bl	8002334 <HAL_GPIO_ReadPin>
 8000618:	4603      	mov	r3, r0
 800061a:	2b01      	cmp	r3, #1
 800061c:	bf0c      	ite	eq
 800061e:	2301      	moveq	r3, #1
 8000620:	2300      	movne	r3, #0
 8000622:	b2db      	uxtb	r3, r3
}
 8000624:	4618      	mov	r0, r3
 8000626:	3708      	adds	r7, #8
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}

0800062c <_ZNK7GpioPin8setStateEb>:

inline void GpioPin::setState(bool state) const {
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
 8000634:	460b      	mov	r3, r1
 8000636:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(_port, _pin, state ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	6818      	ldr	r0, [r3, #0]
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	8899      	ldrh	r1, [r3, #4]
 8000640:	78fb      	ldrb	r3, [r7, #3]
 8000642:	2b00      	cmp	r3, #0
 8000644:	d001      	beq.n	800064a <_ZNK7GpioPin8setStateEb+0x1e>
 8000646:	2301      	movs	r3, #1
 8000648:	e000      	b.n	800064c <_ZNK7GpioPin8setStateEb+0x20>
 800064a:	2300      	movs	r3, #0
 800064c:	461a      	mov	r2, r3
 800064e:	f001 fe89 	bl	8002364 <HAL_GPIO_WritePin>
}
 8000652:	bf00      	nop
 8000654:	3708      	adds	r7, #8
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}

0800065a <_ZN7GpioPin6assignERKS_>:
inline GpioPin& GpioPin::operator=(const GpioPin &src) {
  assign(src);
  return *this;
}

inline void GpioPin::assign(const GpioPin &src) {
 800065a:	b480      	push	{r7}
 800065c:	b083      	sub	sp, #12
 800065e:	af00      	add	r7, sp, #0
 8000660:	6078      	str	r0, [r7, #4]
 8000662:	6039      	str	r1, [r7, #0]
  _port = src._port;
 8000664:	683b      	ldr	r3, [r7, #0]
 8000666:	681a      	ldr	r2, [r3, #0]
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	601a      	str	r2, [r3, #0]
  _pin = src._pin;
 800066c:	683b      	ldr	r3, [r7, #0]
 800066e:	889a      	ldrh	r2, [r3, #4]
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	809a      	strh	r2, [r3, #4]
}
 8000674:	bf00      	nop
 8000676:	370c      	adds	r7, #12
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr

08000680 <_ZN3LedC1ERK7GpioPin>:
 */

#pragma once

struct Led: GpioPin {
    Led(const GpioPin &pin) :
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
 8000688:	6039      	str	r1, [r7, #0]
        GpioPin(pin) {
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	6839      	ldr	r1, [r7, #0]
 800068e:	4618      	mov	r0, r3
 8000690:	f7ff ff98 	bl	80005c4 <_ZN7GpioPinC1ERKS_>
    }
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	4618      	mov	r0, r3
 8000698:	3708      	adds	r7, #8
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}

0800069e <_ZNK3Led3offEv>:

    void on() const {
      set();
    }
    void off() const {
 800069e:	b580      	push	{r7, lr}
 80006a0:	b082      	sub	sp, #8
 80006a2:	af00      	add	r7, sp, #0
 80006a4:	6078      	str	r0, [r7, #4]
      reset();
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	4618      	mov	r0, r3
 80006aa:	f7ff ff99 	bl	80005e0 <_ZNK7GpioPin5resetEv>
    }
 80006ae:	bf00      	nop
 80006b0:	3708      	adds	r7, #8
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
	...

080006b8 <_ZN7LiveLedC1Ev>:
 */

#pragma once

struct LiveLed: Led {
    LiveLed() :
 80006b8:	b590      	push	{r4, r7, lr}
 80006ba:	b085      	sub	sp, #20
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
        Led(GpioPin(LD3_GPIO_Port, LD3_Pin)) {
 80006c0:	687c      	ldr	r4, [r7, #4]
 80006c2:	f107 0308 	add.w	r3, r7, #8
 80006c6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80006ca:	4909      	ldr	r1, [pc, #36]	@ (80006f0 <_ZN7LiveLedC1Ev+0x38>)
 80006cc:	4618      	mov	r0, r3
 80006ce:	f7ff ff65 	bl	800059c <_ZN7GpioPinC1EP12GPIO_TypeDeft>
 80006d2:	f107 0308 	add.w	r3, r7, #8
 80006d6:	4619      	mov	r1, r3
 80006d8:	4620      	mov	r0, r4
 80006da:	f7ff ffd1 	bl	8000680 <_ZN3LedC1ERK7GpioPin>

      off();
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	4618      	mov	r0, r3
 80006e2:	f7ff ffdc 	bl	800069e <_ZNK3Led3offEv>
    }
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	4618      	mov	r0, r3
 80006ea:	3714      	adds	r7, #20
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd90      	pop	{r4, r7, pc}
 80006f0:	40020c00 	.word	0x40020c00

080006f4 <_ZN6ButtonC1ERK7GpioPinb>:
  public:
    Button(const GpioPin &pin, bool pressedIsHigh);
    CurrentState getAndClearCurrentState();   // retrieve current state and reset to idle
};

inline Button::Button(const GpioPin &pin, bool pressedIsHigh) :
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	60f8      	str	r0, [r7, #12]
 80006fc:	60b9      	str	r1, [r7, #8]
 80006fe:	4613      	mov	r3, r2
 8000700:	71fb      	strb	r3, [r7, #7]
    GpioPin(pin) {
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	68b9      	ldr	r1, [r7, #8]
 8000706:	4618      	mov	r0, r3
 8000708:	f7ff ff5c 	bl	80005c4 <_ZN7GpioPinC1ERKS_>

  _transitionTime = 0;
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	2200      	movs	r2, #0
 8000710:	60da      	str	r2, [r3, #12]
  _lastButtonReading = false;
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	2200      	movs	r2, #0
 8000716:	721a      	strb	r2, [r3, #8]
  _pressedIsHigh = pressedIsHigh;
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	79fa      	ldrb	r2, [r7, #7]
 800071c:	719a      	strb	r2, [r3, #6]
  _internalState = Idle;
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	2200      	movs	r2, #0
 8000722:	71da      	strb	r2, [r3, #7]
}
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	4618      	mov	r0, r3
 8000728:	3710      	adds	r7, #16
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}

0800072e <_ZN6Button23getAndClearCurrentStateEv>:
 * @return The current state. If the current state is one of the up/down pressed states
 * then that state is returned and then internally reset to none so the application only
 * gets one 'notification' that the button is pressed/released.
 */

inline Button::CurrentState Button::getAndClearCurrentState() {
 800072e:	b580      	push	{r7, lr}
 8000730:	b084      	sub	sp, #16
 8000732:	af00      	add	r7, sp, #0
 8000734:	6078      	str	r0, [r7, #4]

  // read the pin and flip it if this switch reads high when open

  bool buttonReading = getState();
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	4618      	mov	r0, r3
 800073a:	f7ff ff61 	bl	8000600 <_ZNK7GpioPin8getStateEv>
 800073e:	4603      	mov	r3, r0
 8000740:	73fb      	strb	r3, [r7, #15]
  if (!_pressedIsHigh) {
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	799b      	ldrb	r3, [r3, #6]
 8000746:	f083 0301 	eor.w	r3, r3, #1
 800074a:	b2db      	uxtb	r3, r3
 800074c:	2b00      	cmp	r3, #0
 800074e:	d008      	beq.n	8000762 <_ZN6Button23getAndClearCurrentStateEv+0x34>
    buttonReading ^= true;
 8000750:	7bfb      	ldrb	r3, [r7, #15]
 8000752:	f083 0301 	eor.w	r3, r3, #1
 8000756:	b2db      	uxtb	r3, r3
 8000758:	2b00      	cmp	r3, #0
 800075a:	bf14      	ite	ne
 800075c:	2301      	movne	r3, #1
 800075e:	2300      	moveq	r3, #0
 8000760:	73fb      	strb	r3, [r7, #15]
  }

  const uint32_t now = HAL_GetTick();
 8000762:	f000 ff59 	bl	8001618 <HAL_GetTick>
 8000766:	60b8      	str	r0, [r7, #8]

  if (_lastButtonReading == buttonReading) {
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	7a1b      	ldrb	r3, [r3, #8]
 800076c:	7bfa      	ldrb	r2, [r7, #15]
 800076e:	429a      	cmp	r2, r3
 8000770:	d126      	bne.n	80007c0 <_ZN6Button23getAndClearCurrentStateEv+0x92>

    // no change in the button reading, we could be exiting the debounce delay

    switch (_internalState) {
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	79db      	ldrb	r3, [r3, #7]
 8000776:	2b02      	cmp	r3, #2
 8000778:	d010      	beq.n	800079c <_ZN6Button23getAndClearCurrentStateEv+0x6e>
 800077a:	2b02      	cmp	r3, #2
 800077c:	dc1e      	bgt.n	80007bc <_ZN6Button23getAndClearCurrentStateEv+0x8e>
 800077e:	2b00      	cmp	r3, #0
 8000780:	d017      	beq.n	80007b2 <_ZN6Button23getAndClearCurrentStateEv+0x84>
 8000782:	2b01      	cmp	r3, #1
 8000784:	d11a      	bne.n	80007bc <_ZN6Button23getAndClearCurrentStateEv+0x8e>

    case DebounceUpDelay:
      if (now - _transitionTime > DEBOUNCE_UP_DELAY_MILLIS) {
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	68db      	ldr	r3, [r3, #12]
 800078a:	68ba      	ldr	r2, [r7, #8]
 800078c:	1ad3      	subs	r3, r2, r3
 800078e:	2b64      	cmp	r3, #100	@ 0x64
 8000790:	d911      	bls.n	80007b6 <_ZN6Button23getAndClearCurrentStateEv+0x88>
        _internalState = Idle;
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	2200      	movs	r2, #0
 8000796:	71da      	strb	r2, [r3, #7]
        return Up;
 8000798:	2301      	movs	r3, #1
 800079a:	e020      	b.n	80007de <_ZN6Button23getAndClearCurrentStateEv+0xb0>
      }
      break;

    case DebounceDownDelay:
      if (now - _transitionTime > DEBOUNCE_DOWN_DELAY_MILLIS) {
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	68db      	ldr	r3, [r3, #12]
 80007a0:	68ba      	ldr	r2, [r7, #8]
 80007a2:	1ad3      	subs	r3, r2, r3
 80007a4:	2b01      	cmp	r3, #1
 80007a6:	d908      	bls.n	80007ba <_ZN6Button23getAndClearCurrentStateEv+0x8c>
        _internalState = Idle;
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	2200      	movs	r2, #0
 80007ac:	71da      	strb	r2, [r3, #7]
        return Down;
 80007ae:	2302      	movs	r3, #2
 80007b0:	e015      	b.n	80007de <_ZN6Button23getAndClearCurrentStateEv+0xb0>
      }
      break;

    case Idle:
      break;
 80007b2:	bf00      	nop
 80007b4:	e002      	b.n	80007bc <_ZN6Button23getAndClearCurrentStateEv+0x8e>
      break;
 80007b6:	bf00      	nop
 80007b8:	e000      	b.n	80007bc <_ZN6Button23getAndClearCurrentStateEv+0x8e>
      break;
 80007ba:	bf00      	nop
    }

    return None;
 80007bc:	2300      	movs	r3, #0
 80007be:	e00e      	b.n	80007de <_ZN6Button23getAndClearCurrentStateEv+0xb0>

  } else {

    // button reading has changed, this always causes the state to enter the debounce delay

    _transitionTime = now;
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	68ba      	ldr	r2, [r7, #8]
 80007c4:	60da      	str	r2, [r3, #12]
    _lastButtonReading = buttonReading;
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	7bfa      	ldrb	r2, [r7, #15]
 80007ca:	721a      	strb	r2, [r3, #8]
    _internalState = buttonReading ? DebounceDownDelay : DebounceUpDelay;
 80007cc:	7bfb      	ldrb	r3, [r7, #15]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <_ZN6Button23getAndClearCurrentStateEv+0xa8>
 80007d2:	2202      	movs	r2, #2
 80007d4:	e000      	b.n	80007d8 <_ZN6Button23getAndClearCurrentStateEv+0xaa>
 80007d6:	2201      	movs	r2, #1
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	71da      	strb	r2, [r3, #7]

    return None;
 80007dc:	2300      	movs	r3, #0
  }
}
 80007de:	4618      	mov	r0, r3
 80007e0:	3710      	adds	r7, #16
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
	...

080007e8 <_ZN10MuteButtonC1Ev>:

    void run();
    bool isMuted() const;
};

inline MuteButton::MuteButton() :
 80007e8:	b590      	push	{r4, r7, lr}
 80007ea:	b085      	sub	sp, #20
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
    Button(GpioPin(MUTE_GPIO_Port, MUTE_Pin), false) {
 80007f0:	687c      	ldr	r4, [r7, #4]
 80007f2:	f107 0308 	add.w	r3, r7, #8
 80007f6:	2204      	movs	r2, #4
 80007f8:	490a      	ldr	r1, [pc, #40]	@ (8000824 <_ZN10MuteButtonC1Ev+0x3c>)
 80007fa:	4618      	mov	r0, r3
 80007fc:	f7ff fece 	bl	800059c <_ZN7GpioPinC1EP12GPIO_TypeDeft>
 8000800:	f107 0308 	add.w	r3, r7, #8
 8000804:	2200      	movs	r2, #0
 8000806:	4619      	mov	r1, r3
 8000808:	4620      	mov	r0, r4
 800080a:	f7ff ff73 	bl	80006f4 <_ZN6ButtonC1ERK7GpioPinb>

  _muted = false;
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	2200      	movs	r2, #0
 8000812:	741a      	strb	r2, [r3, #16]
  _ignoreNextUp = false;
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	2200      	movs	r2, #0
 8000818:	745a      	strb	r2, [r3, #17]
}
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	4618      	mov	r0, r3
 800081e:	3714      	adds	r7, #20
 8000820:	46bd      	mov	sp, r7
 8000822:	bd90      	pop	{r4, r7, pc}
 8000824:	40020000 	.word	0x40020000

08000828 <_ZN10MuteButton3runEv>:

inline void MuteButton::run() {
 8000828:	b580      	push	{r7, lr}
 800082a:	b084      	sub	sp, #16
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]

  Button::CurrentState state = getAndClearCurrentState();
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	4618      	mov	r0, r3
 8000834:	f7ff ff7b 	bl	800072e <_ZN6Button23getAndClearCurrentStateEv>
 8000838:	4603      	mov	r3, r0
 800083a:	73fb      	strb	r3, [r7, #15]

  // check for idle

  if (state == Button::CurrentState::None) {
 800083c:	7bfb      	ldrb	r3, [r7, #15]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d022      	beq.n	8000888 <_ZN10MuteButton3runEv+0x60>
    return;
  }

  if (state == Down) {
 8000842:	7bfb      	ldrb	r3, [r7, #15]
 8000844:	2b02      	cmp	r3, #2
 8000846:	d10e      	bne.n	8000866 <_ZN10MuteButton3runEv+0x3e>

    if (!_muted) {
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	7c1b      	ldrb	r3, [r3, #16]
 800084c:	b2db      	uxtb	r3, r3
 800084e:	f083 0301 	eor.w	r3, r3, #1
 8000852:	b2db      	uxtb	r3, r3
 8000854:	2b00      	cmp	r3, #0
 8000856:	d018      	beq.n	800088a <_ZN10MuteButton3runEv+0x62>
      _muted = true;
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	2201      	movs	r2, #1
 800085c:	741a      	strb	r2, [r3, #16]
      _ignoreNextUp = true;   // the lifting of the button shouldn't exit mute
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	2201      	movs	r2, #1
 8000862:	745a      	strb	r2, [r3, #17]
 8000864:	e011      	b.n	800088a <_ZN10MuteButton3runEv+0x62>
    }
  }
  else {

    if (_muted) {
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	7c1b      	ldrb	r3, [r3, #16]
 800086a:	b2db      	uxtb	r3, r3
 800086c:	2b00      	cmp	r3, #0
 800086e:	d00c      	beq.n	800088a <_ZN10MuteButton3runEv+0x62>

      if (_ignoreNextUp) {
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	7c5b      	ldrb	r3, [r3, #17]
 8000874:	2b00      	cmp	r3, #0
 8000876:	d003      	beq.n	8000880 <_ZN10MuteButton3runEv+0x58>

        // this is the lifting of the button that went into mute

        _ignoreNextUp = false;
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	2200      	movs	r2, #0
 800087c:	745a      	strb	r2, [r3, #17]
 800087e:	e004      	b.n	800088a <_ZN10MuteButton3runEv+0x62>
      }
      else {
        _muted = false;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	2200      	movs	r2, #0
 8000884:	741a      	strb	r2, [r3, #16]
 8000886:	e000      	b.n	800088a <_ZN10MuteButton3runEv+0x62>
    return;
 8000888:	bf00      	nop
      }
    }
  }
}
 800088a:	3710      	adds	r7, #16
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}

08000890 <_ZNK10MuteButton7isMutedEv>:

inline bool MuteButton::isMuted() const {
 8000890:	b480      	push	{r7}
 8000892:	b083      	sub	sp, #12
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  return _muted;
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	7c1b      	ldrb	r3, [r3, #16]
 800089c:	b2db      	uxtb	r3, r3
}
 800089e:	4618      	mov	r0, r3
 80008a0:	370c      	adds	r7, #12
 80008a2:	46bd      	mov	sp, r7
 80008a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a8:	4770      	bx	lr
	...

080008ac <_ZN13VolumeControlC1Ev>:

/**
 * Constructor
 */

inline VolumeControl::VolumeControl() {
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b084      	sub	sp, #16
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]

  // allocate space required by the SVC library

  _svcPersistent = new uint8_t[svc_persistent_mem_size];  // 1368
 80008b4:	4b35      	ldr	r3, [pc, #212]	@ (800098c <_ZN13VolumeControlC1Ev+0xe0>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4618      	mov	r0, r3
 80008ba:	f00c fceb 	bl	800d294 <_Znaj>
 80008be:	4603      	mov	r3, r0
 80008c0:	461a      	mov	r2, r3
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	601a      	str	r2, [r3, #0]
  _svcScratch = new uint8_t[svc_scratch_mem_size];  // 2880
 80008c6:	4b32      	ldr	r3, [pc, #200]	@ (8000990 <_ZN13VolumeControlC1Ev+0xe4>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4618      	mov	r0, r3
 80008cc:	f00c fce2 	bl	800d294 <_Znaj>
 80008d0:	4603      	mov	r3, r0
 80008d2:	461a      	mov	r2, r3
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	605a      	str	r2, [r3, #4]

  // reset the library

  if (svc_reset(_svcPersistent, _svcScratch) != SVC_ERROR_NONE) {
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	681a      	ldr	r2, [r3, #0]
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	685b      	ldr	r3, [r3, #4]
 80008e0:	4619      	mov	r1, r3
 80008e2:	4610      	mov	r0, r2
 80008e4:	f00a f9a2 	bl	800ac2c <svc_reset>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	bf14      	ite	ne
 80008ee:	2301      	movne	r3, #1
 80008f0:	2300      	moveq	r3, #0
 80008f2:	b2db      	uxtb	r3, r3
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <_ZN13VolumeControlC1Ev+0x50>
    Error_Handler();
 80008f8:	f000 fb58 	bl	8000fac <Error_Handler>

  // set the static parameters. These defaults are from ST's recommendations.

  svc_static_param_t param;

  param.delay_len = 100;
 80008fc:	2364      	movs	r3, #100	@ 0x64
 80008fe:	81bb      	strh	r3, [r7, #12]
  param.joint_stereo = 1;
 8000900:	2301      	movs	r3, #1
 8000902:	81fb      	strh	r3, [r7, #14]

  if (svc_setParam(&param, _svcPersistent) != SVC_ERROR_NONE) {
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	681a      	ldr	r2, [r3, #0]
 8000908:	f107 030c 	add.w	r3, r7, #12
 800090c:	4611      	mov	r1, r2
 800090e:	4618      	mov	r0, r3
 8000910:	f00a fa5c 	bl	800adcc <svc_setParam>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	bf14      	ite	ne
 800091a:	2301      	movne	r3, #1
 800091c:	2300      	moveq	r3, #0
 800091e:	b2db      	uxtb	r3, r3
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <_ZN13VolumeControlC1Ev+0x7c>
    Error_Handler();
 8000924:	f000 fb42 	bl	8000fac <Error_Handler>
  }

  // initialise default dynamic params

  _dynamicParams.mute = 0;
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	2200      	movs	r2, #0
 800092c:	865a      	strh	r2, [r3, #50]	@ 0x32
  _dynamicParams.target_volume_dB = 72;   // max volume
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	2248      	movs	r2, #72	@ 0x48
 8000932:	861a      	strh	r2, [r3, #48]	@ 0x30

  // enable compression, high quality, use timings from ST's sample application

  _dynamicParams.enable_compr = 1;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	2201      	movs	r2, #1
 8000938:	869a      	strh	r2, [r3, #52]	@ 0x34
  _dynamicParams.quality = 1;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	2201      	movs	r2, #1
 800093e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
  _dynamicParams.attack_time = 2103207220;
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	4a13      	ldr	r2, [pc, #76]	@ (8000994 <_ZN13VolumeControlC1Ev+0xe8>)
 8000946:	639a      	str	r2, [r3, #56]	@ 0x38
  _dynamicParams.release_time = 2146924480;
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	4a13      	ldr	r2, [pc, #76]	@ (8000998 <_ZN13VolumeControlC1Ev+0xec>)
 800094c:	63da      	str	r2, [r3, #60]	@ 0x3c

  // buffer constants

  _svcInput.nb_channels = _svcOutput.nb_channels = 2;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	2202      	movs	r2, #2
 8000952:	61da      	str	r2, [r3, #28]
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	69da      	ldr	r2, [r3, #28]
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	609a      	str	r2, [r3, #8]
  _svcInput.nb_bytes_per_Sample = _svcOutput.nb_bytes_per_Sample = 2;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	2202      	movs	r2, #2
 8000960:	621a      	str	r2, [r3, #32]
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	6a1a      	ldr	r2, [r3, #32]
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	60da      	str	r2, [r3, #12]
  _svcInput.mode = _svcOutput.mode = INTERLEAVED;
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	2201      	movs	r2, #1
 800096e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	619a      	str	r2, [r3, #24]

  // set the initial volume

  setVolume(1);
 8000978:	2101      	movs	r1, #1
 800097a:	6878      	ldr	r0, [r7, #4]
 800097c:	f000 f80e 	bl	800099c <_ZN13VolumeControl9setVolumeEs>
}
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	4618      	mov	r0, r3
 8000984:	3710      	adds	r7, #16
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	0800ebcc 	.word	0x0800ebcc
 8000990:	0800ebd0 	.word	0x0800ebd0
 8000994:	7d5c6534 	.word	0x7d5c6534
 8000998:	7ff777c0 	.word	0x7ff777c0

0800099c <_ZN13VolumeControl9setVolumeEs>:
/**
 * Set the volume level. The range is -80db to +36db. Positive values amplify, negative
 * values attenuate. The range is in 0.5dB steps therefore volume parameter range is -160..72
 */

inline void VolumeControl::setVolume(int16_t volume) {
 800099c:	b580      	push	{r7, lr}
 800099e:	b084      	sub	sp, #16
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
 80009a4:	460b      	mov	r3, r1
 80009a6:	807b      	strh	r3, [r7, #2]

  _dynamicParams.target_volume_dB = volume;
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	887a      	ldrh	r2, [r7, #2]
 80009ac:	861a      	strh	r2, [r3, #48]	@ 0x30

  int32_t error = svc_setConfig(&_dynamicParams, _svcPersistent);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4619      	mov	r1, r3
 80009ba:	4610      	mov	r0, r2
 80009bc:	f00a f976 	bl	800acac <svc_setConfig>
 80009c0:	60f8      	str	r0, [r7, #12]
  if (error != SVC_ERROR_NONE) {
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <_ZN13VolumeControl9setVolumeEs+0x30>
    Error_Handler();
 80009c8:	f000 faf0 	bl	8000fac <Error_Handler>
  }
}
 80009cc:	bf00      	nop
 80009ce:	3710      	adds	r7, #16
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}

080009d4 <_ZN16GraphicEqualizerC1Ev>:

extern "C" {
extern greq_dynamic_param_t *pEqualizerParams;
}

inline GraphicEqualizer::GraphicEqualizer() {
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b084      	sub	sp, #16
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]

  // the USB 'C' interface needs access to this

  pEqualizerParams = &_dynamicParam;
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	3330      	adds	r3, #48	@ 0x30
 80009e0:	4a43      	ldr	r2, [pc, #268]	@ (8000af0 <_ZN16GraphicEqualizerC1Ev+0x11c>)
 80009e2:	6013      	str	r3, [r2, #0]

  // allocate space required by the SVC library

  _greqPersistent = new uint8_t[greq_persistent_mem_size];  // 548
 80009e4:	4b43      	ldr	r3, [pc, #268]	@ (8000af4 <_ZN16GraphicEqualizerC1Ev+0x120>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4618      	mov	r0, r3
 80009ea:	f00c fc53 	bl	800d294 <_Znaj>
 80009ee:	4603      	mov	r3, r0
 80009f0:	461a      	mov	r2, r3
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	601a      	str	r2, [r3, #0]
  _greqScratch = new uint8_t[greq_scratch_mem_size];  // 3840
 80009f6:	4b40      	ldr	r3, [pc, #256]	@ (8000af8 <_ZN16GraphicEqualizerC1Ev+0x124>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	4618      	mov	r0, r3
 80009fc:	f00c fc4a 	bl	800d294 <_Znaj>
 8000a00:	4603      	mov	r3, r0
 8000a02:	461a      	mov	r2, r3
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	605a      	str	r2, [r3, #4]

  // reset the library

  if (greq_reset(_greqPersistent, _greqScratch) != GREQ_ERROR_NONE) {
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681a      	ldr	r2, [r3, #0]
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	685b      	ldr	r3, [r3, #4]
 8000a10:	4619      	mov	r1, r3
 8000a12:	4610      	mov	r0, r2
 8000a14:	f00b f88e 	bl	800bb34 <greq_reset>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	bf14      	ite	ne
 8000a1e:	2301      	movne	r3, #1
 8000a20:	2300      	moveq	r3, #0
 8000a22:	b2db      	uxtb	r3, r3
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <_ZN16GraphicEqualizerC1Ev+0x58>
    Error_Handler();
 8000a28:	f000 fac0 	bl	8000fac <Error_Handler>

  greq_static_param_t staticParam;

  // set the number of bands to 10

  staticParam.nb_bands = 10;
 8000a2c:	230a      	movs	r3, #10
 8000a2e:	81bb      	strh	r3, [r7, #12]

  if (greq_setParam(&staticParam, _greqPersistent) != SVC_ERROR_NONE) {
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681a      	ldr	r2, [r3, #0]
 8000a34:	f107 030c 	add.w	r3, r7, #12
 8000a38:	4611      	mov	r1, r2
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f00c f892 	bl	800cb64 <greq_setParam>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	bf14      	ite	ne
 8000a46:	2301      	movne	r3, #1
 8000a48:	2300      	moveq	r3, #0
 8000a4a:	b2db      	uxtb	r3, r3
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d001      	beq.n	8000a54 <_ZN16GraphicEqualizerC1Ev+0x80>
    Error_Handler();
 8000a50:	f000 faac 	bl	8000fac <Error_Handler>
  }

  // buffer constants

  _greqInput.nb_channels = _greqOutput.nb_channels = 2;
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	2202      	movs	r2, #2
 8000a58:	61da      	str	r2, [r3, #28]
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	69da      	ldr	r2, [r3, #28]
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	609a      	str	r2, [r3, #8]
  _greqInput.nb_bytes_per_Sample = _greqOutput.nb_bytes_per_Sample = 2;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	2202      	movs	r2, #2
 8000a66:	621a      	str	r2, [r3, #32]
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	6a1a      	ldr	r2, [r3, #32]
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	60da      	str	r2, [r3, #12]
  _greqInput.mode = _greqOutput.mode = INTERLEAVED;
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	2201      	movs	r2, #1
 8000a74:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	619a      	str	r2, [r3, #24]

  // set the bands

  _dynamicParam.enable = 1;
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	2201      	movs	r2, #1
 8000a82:	861a      	strh	r2, [r3, #48]	@ 0x30
  _dynamicParam.user_gain_per_band_dB[0] = -3;  // 62
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	f64f 72fd 	movw	r2, #65533	@ 0xfffd
 8000a8a:	865a      	strh	r2, [r3, #50]	@ 0x32
  _dynamicParam.user_gain_per_band_dB[1] = -3;  // 115
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	f64f 72fd 	movw	r2, #65533	@ 0xfffd
 8000a92:	869a      	strh	r2, [r3, #52]	@ 0x34
  _dynamicParam.user_gain_per_band_dB[2] = -3;  // 214
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	f64f 72fd 	movw	r2, #65533	@ 0xfffd
 8000a9a:	86da      	strh	r2, [r3, #54]	@ 0x36
  _dynamicParam.user_gain_per_band_dB[3] = 3;   // 399
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	2203      	movs	r2, #3
 8000aa0:	871a      	strh	r2, [r3, #56]	@ 0x38
  _dynamicParam.user_gain_per_band_dB[4] = 3;   // 742
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	2203      	movs	r2, #3
 8000aa6:	875a      	strh	r2, [r3, #58]	@ 0x3a
  _dynamicParam.user_gain_per_band_dB[5] = 3;   // 1380
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	2203      	movs	r2, #3
 8000aac:	879a      	strh	r2, [r3, #60]	@ 0x3c
  _dynamicParam.user_gain_per_band_dB[6] = 3;   // 2567
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	2203      	movs	r2, #3
 8000ab2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  _dynamicParam.user_gain_per_band_dB[7] = 3;   // 4775
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	2203      	movs	r2, #3
 8000ab8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
  _dynamicParam.user_gain_per_band_dB[8] = 3;   // 8882
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2203      	movs	r2, #3
 8000ac0:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
  _dynamicParam.user_gain_per_band_dB[9] = 3;   // 16520
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	2203      	movs	r2, #3
 8000ac8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  _dynamicParam.gain_preset_idx = 0;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	2200      	movs	r2, #0
 8000ad0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  greq_setConfig(&_dynamicParam, _greqPersistent);
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	4619      	mov	r1, r3
 8000ae0:	4610      	mov	r0, r2
 8000ae2:	f00b f8f9 	bl	800bcd8 <greq_setConfig>
}
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3710      	adds	r7, #16
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	20000444 	.word	0x20000444
 8000af4:	0800ee9c 	.word	0x0800ee9c
 8000af8:	0800ee98 	.word	0x0800ee98

08000afc <_ZN5AudioC1ERK10MuteButtonRK7LiveLedR16GraphicEqualizerR13VolumeControl>:

/**
 * Constructor
 */

inline Audio::Audio(const MuteButton &muteButton, const LiveLed &liveLed, GraphicEqualizer &graphicEqualiser,
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b084      	sub	sp, #16
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	60f8      	str	r0, [r7, #12]
 8000b04:	60b9      	str	r1, [r7, #8]
 8000b06:	607a      	str	r2, [r7, #4]
 8000b08:	603b      	str	r3, [r7, #0]
    VolumeControl &volumeControl) :
    _muteButton(muteButton), _liveLed(liveLed), _graphicEqualiser(graphicEqualiser), _volumeControl(volumeControl) {
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	68ba      	ldr	r2, [r7, #8]
 8000b0e:	60da      	str	r2, [r3, #12]
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	687a      	ldr	r2, [r7, #4]
 8000b14:	611a      	str	r2, [r3, #16]
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	683a      	ldr	r2, [r7, #0]
 8000b1a:	615a      	str	r2, [r3, #20]
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	69ba      	ldr	r2, [r7, #24]
 8000b20:	619a      	str	r2, [r3, #24]

  // initialise variables

  Audio::_instance = this;
 8000b22:	4a16      	ldr	r2, [pc, #88]	@ (8000b7c <_ZN5AudioC1ERK10MuteButtonRK7LiveLedR16GraphicEqualizerR13VolumeControl+0x80>)
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	6013      	str	r3, [r2, #0]
  _running = false;
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	771a      	strb	r2, [r3, #28]
  _zeroCounter = 0;
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	2200      	movs	r2, #0
 8000b32:	775a      	strb	r2, [r3, #29]

  // allocate buffers

  _sampleBuffer = new int32_t[MIC_SAMPLES_PER_PACKET * 2];      // 7680 bytes (*2 because samples are 64 bit)
 8000b34:	f44f 50f0 	mov.w	r0, #7680	@ 0x1e00
 8000b38:	f00c fbac 	bl	800d294 <_Znaj>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	461a      	mov	r2, r3
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	601a      	str	r2, [r3, #0]
  _processBuffer = new int16_t[MIC_SAMPLES_PER_PACKET];         // 1920 bytes
 8000b44:	f44f 60f0 	mov.w	r0, #1920	@ 0x780
 8000b48:	f00c fba4 	bl	800d294 <_Znaj>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	461a      	mov	r2, r3
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	605a      	str	r2, [r3, #4]
  _sendBuffer = new int16_t[MIC_SAMPLES_PER_PACKET];            // 1920 bytes
 8000b54:	f44f 60f0 	mov.w	r0, #1920	@ 0x780
 8000b58:	f00c fb9c 	bl	800d294 <_Znaj>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	461a      	mov	r2, r3
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	609a      	str	r2, [r3, #8]

  // set LR to low (it's pulled low anyway)

  HAL_GPIO_WritePin(LR_GPIO_Port, LR_Pin, GPIO_PIN_RESET);
 8000b64:	2200      	movs	r2, #0
 8000b66:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b6a:	4805      	ldr	r0, [pc, #20]	@ (8000b80 <_ZN5AudioC1ERK10MuteButtonRK7LiveLedR16GraphicEqualizerR13VolumeControl+0x84>)
 8000b6c:	f001 fbfa 	bl	8002364 <HAL_GPIO_WritePin>
}
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	4618      	mov	r0, r3
 8000b74:	3710      	adds	r7, #16
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	2000013c 	.word	0x2000013c
 8000b80:	40021000 	.word	0x40021000

08000b84 <_ZNK5Audio6setLedEv>:

/**
 * Light the live LED if we are unmuted (hard and soft)
 */

inline void Audio::setLed() const {
 8000b84:	b590      	push	{r4, r7, lr}
 8000b86:	b083      	sub	sp, #12
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  _liveLed.setState(_running && !_muteButton.isMuted());
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	691b      	ldr	r3, [r3, #16]
 8000b90:	461c      	mov	r4, r3
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	7f1b      	ldrb	r3, [r3, #28]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d00c      	beq.n	8000bb4 <_ZNK5Audio6setLedEv+0x30>
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	68db      	ldr	r3, [r3, #12]
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f7ff fe76 	bl	8000890 <_ZNK10MuteButton7isMutedEv>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	f083 0301 	eor.w	r3, r3, #1
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <_ZNK5Audio6setLedEv+0x30>
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	e000      	b.n	8000bb6 <_ZNK5Audio6setLedEv+0x32>
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	4620      	mov	r0, r4
 8000bba:	f7ff fd37 	bl	800062c <_ZNK7GpioPin8setStateEb>
}
 8000bbe:	bf00      	nop
 8000bc0:	370c      	adds	r7, #12
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd90      	pop	{r4, r7, pc}

08000bc6 <_ZN7ProgramC1Ev>:
    Program();

    void run();
};

inline Program::Program() :
 8000bc6:	b590      	push	{r4, r7, lr}
 8000bc8:	b085      	sub	sp, #20
 8000bca:	af02      	add	r7, sp, #8
 8000bcc:	6078      	str	r0, [r7, #4]
    _audio(_muteButton, _liveLed, _graphicEqualiser, _volumeControl) {
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f7ff fe09 	bl	80007e8 <_ZN10MuteButtonC1Ev>
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	3314      	adds	r3, #20
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f7ff fd6c 	bl	80006b8 <_ZN7LiveLedC1Ev>
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	f103 001c 	add.w	r0, r3, #28
 8000be6:	6879      	ldr	r1, [r7, #4]
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	f103 0214 	add.w	r2, r3, #20
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	f103 043c 	add.w	r4, r3, #60	@ 0x3c
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	3384      	adds	r3, #132	@ 0x84
 8000bf8:	9300      	str	r3, [sp, #0]
 8000bfa:	4623      	mov	r3, r4
 8000bfc:	f7ff ff7e 	bl	8000afc <_ZN5AudioC1ERK10MuteButtonRK7LiveLedR16GraphicEqualizerR13VolumeControl>
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	333c      	adds	r3, #60	@ 0x3c
 8000c04:	4618      	mov	r0, r3
 8000c06:	f7ff fee5 	bl	80009d4 <_ZN16GraphicEqualizerC1Ev>
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	3384      	adds	r3, #132	@ 0x84
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f7ff fe4c 	bl	80008ac <_ZN13VolumeControlC1Ev>
}
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4618      	mov	r0, r3
 8000c18:	370c      	adds	r7, #12
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd90      	pop	{r4, r7, pc}

08000c1e <_ZN7Program3runEv>:

inline void Program::run() {
 8000c1e:	b580      	push	{r7, lr}
 8000c20:	b082      	sub	sp, #8
 8000c22:	af00      	add	r7, sp, #0
 8000c24:	6078      	str	r0, [r7, #4]

  for (;;) {

    // process the mute button

    _muteButton.run();
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f7ff fdfd 	bl	8000828 <_ZN10MuteButton3runEv>
    _audio.setLed();
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	331c      	adds	r3, #28
 8000c32:	4618      	mov	r0, r3
 8000c34:	f7ff ffa6 	bl	8000b84 <_ZNK5Audio6setLedEv>
    _muteButton.run();
 8000c38:	bf00      	nop
 8000c3a:	e7f4      	b.n	8000c26 <_ZN7Program3runEv+0x8>

08000c3c <myMain>:

#include "Application.h"

extern "C" {

void myMain() {
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b0b2      	sub	sp, #200	@ 0xc8
 8000c40:	af00      	add	r7, sp, #0

  Program program;
 8000c42:	463b      	mov	r3, r7
 8000c44:	4618      	mov	r0, r3
 8000c46:	f7ff ffbe 	bl	8000bc6 <_ZN7ProgramC1Ev>
  program.run();
 8000c4a:	463b      	mov	r3, r7
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f7ff ffe6 	bl	8000c1e <_ZN7Program3runEv>
}
 8000c52:	bf00      	nop
 8000c54:	37c8      	adds	r7, #200	@ 0xc8
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}

08000c5a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c5a:	b580      	push	{r7, lr}
 8000c5c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c5e:	f000 fca5 	bl	80015ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c62:	f000 f80d 	bl	8000c80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c66:	f000 f8c3 	bl	8000df0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c6a:	f000 f8a1 	bl	8000db0 <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 8000c6e:	f008 fb7b 	bl	8009368 <MX_USB_DEVICE_Init>
  MX_I2S2_Init();
 8000c72:	f000 f86f 	bl	8000d54 <MX_I2S2_Init>
  /* USER CODE BEGIN 2 */
  myMain();
 8000c76:	f7ff ffe1 	bl	8000c3c <myMain>
 8000c7a:	2300      	movs	r3, #0
//    /* USER CODE END WHILE */
//
//    /* USER CODE BEGIN 3 */
//  }
  /* USER CODE END 3 */
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	bd80      	pop	{r7, pc}

08000c80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b094      	sub	sp, #80	@ 0x50
 8000c84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c86:	f107 0320 	add.w	r3, r7, #32
 8000c8a:	2230      	movs	r2, #48	@ 0x30
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f00c fe6c 	bl	800d96c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c94:	f107 030c 	add.w	r3, r7, #12
 8000c98:	2200      	movs	r2, #0
 8000c9a:	601a      	str	r2, [r3, #0]
 8000c9c:	605a      	str	r2, [r3, #4]
 8000c9e:	609a      	str	r2, [r3, #8]
 8000ca0:	60da      	str	r2, [r3, #12]
 8000ca2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	60bb      	str	r3, [r7, #8]
 8000ca8:	4b28      	ldr	r3, [pc, #160]	@ (8000d4c <SystemClock_Config+0xcc>)
 8000caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cac:	4a27      	ldr	r2, [pc, #156]	@ (8000d4c <SystemClock_Config+0xcc>)
 8000cae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cb2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cb4:	4b25      	ldr	r3, [pc, #148]	@ (8000d4c <SystemClock_Config+0xcc>)
 8000cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cbc:	60bb      	str	r3, [r7, #8]
 8000cbe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	607b      	str	r3, [r7, #4]
 8000cc4:	4b22      	ldr	r3, [pc, #136]	@ (8000d50 <SystemClock_Config+0xd0>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a21      	ldr	r2, [pc, #132]	@ (8000d50 <SystemClock_Config+0xd0>)
 8000cca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cce:	6013      	str	r3, [r2, #0]
 8000cd0:	4b1f      	ldr	r3, [pc, #124]	@ (8000d50 <SystemClock_Config+0xd0>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000cd8:	607b      	str	r3, [r7, #4]
 8000cda:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cdc:	2301      	movs	r3, #1
 8000cde:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ce0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ce4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ce6:	2302      	movs	r3, #2
 8000ce8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cea:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000cf0:	2308      	movs	r3, #8
 8000cf2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000cf4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000cf8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000cfe:	2307      	movs	r3, #7
 8000d00:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d02:	f107 0320 	add.w	r3, r7, #32
 8000d06:	4618      	mov	r0, r3
 8000d08:	f003 fe5c 	bl	80049c4 <HAL_RCC_OscConfig>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000d12:	f000 f94b 	bl	8000fac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d16:	230f      	movs	r3, #15
 8000d18:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d1a:	2302      	movs	r3, #2
 8000d1c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000d22:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000d26:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000d28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d2c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000d2e:	f107 030c 	add.w	r3, r7, #12
 8000d32:	2105      	movs	r1, #5
 8000d34:	4618      	mov	r0, r3
 8000d36:	f004 f8bd 	bl	8004eb4 <HAL_RCC_ClockConfig>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000d40:	f000 f934 	bl	8000fac <Error_Handler>
  }
}
 8000d44:	bf00      	nop
 8000d46:	3750      	adds	r7, #80	@ 0x50
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	40023800 	.word	0x40023800
 8000d50:	40007000 	.word	0x40007000

08000d54 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000d58:	4b13      	ldr	r3, [pc, #76]	@ (8000da8 <MX_I2S2_Init+0x54>)
 8000d5a:	4a14      	ldr	r2, [pc, #80]	@ (8000dac <MX_I2S2_Init+0x58>)
 8000d5c:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8000d5e:	4b12      	ldr	r3, [pc, #72]	@ (8000da8 <MX_I2S2_Init+0x54>)
 8000d60:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000d64:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000d66:	4b10      	ldr	r3, [pc, #64]	@ (8000da8 <MX_I2S2_Init+0x54>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 8000d6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000da8 <MX_I2S2_Init+0x54>)
 8000d6e:	2203      	movs	r2, #3
 8000d70:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000d72:	4b0d      	ldr	r3, [pc, #52]	@ (8000da8 <MX_I2S2_Init+0x54>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8000d78:	4b0b      	ldr	r3, [pc, #44]	@ (8000da8 <MX_I2S2_Init+0x54>)
 8000d7a:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000d7e:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000d80:	4b09      	ldr	r3, [pc, #36]	@ (8000da8 <MX_I2S2_Init+0x54>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000d86:	4b08      	ldr	r3, [pc, #32]	@ (8000da8 <MX_I2S2_Init+0x54>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000d8c:	4b06      	ldr	r3, [pc, #24]	@ (8000da8 <MX_I2S2_Init+0x54>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000d92:	4805      	ldr	r0, [pc, #20]	@ (8000da8 <MX_I2S2_Init+0x54>)
 8000d94:	f001 fb00 	bl	8002398 <HAL_I2S_Init>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 8000d9e:	f000 f905 	bl	8000fac <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000da2:	bf00      	nop
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	20000140 	.word	0x20000140
 8000dac:	40003800 	.word	0x40003800

08000db0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000db6:	2300      	movs	r3, #0
 8000db8:	607b      	str	r3, [r7, #4]
 8000dba:	4b0c      	ldr	r3, [pc, #48]	@ (8000dec <MX_DMA_Init+0x3c>)
 8000dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dbe:	4a0b      	ldr	r2, [pc, #44]	@ (8000dec <MX_DMA_Init+0x3c>)
 8000dc0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000dc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dc6:	4b09      	ldr	r3, [pc, #36]	@ (8000dec <MX_DMA_Init+0x3c>)
 8000dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000dce:	607b      	str	r3, [r7, #4]
 8000dd0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	200e      	movs	r0, #14
 8000dd8:	f000 fd06 	bl	80017e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000ddc:	200e      	movs	r0, #14
 8000dde:	f000 fd1f 	bl	8001820 <HAL_NVIC_EnableIRQ>

}
 8000de2:	bf00      	nop
 8000de4:	3708      	adds	r7, #8
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	40023800 	.word	0x40023800

08000df0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b08c      	sub	sp, #48	@ 0x30
 8000df4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df6:	f107 031c 	add.w	r3, r7, #28
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	601a      	str	r2, [r3, #0]
 8000dfe:	605a      	str	r2, [r3, #4]
 8000e00:	609a      	str	r2, [r3, #8]
 8000e02:	60da      	str	r2, [r3, #12]
 8000e04:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e06:	2300      	movs	r3, #0
 8000e08:	61bb      	str	r3, [r7, #24]
 8000e0a:	4b62      	ldr	r3, [pc, #392]	@ (8000f94 <MX_GPIO_Init+0x1a4>)
 8000e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0e:	4a61      	ldr	r2, [pc, #388]	@ (8000f94 <MX_GPIO_Init+0x1a4>)
 8000e10:	f043 0310 	orr.w	r3, r3, #16
 8000e14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e16:	4b5f      	ldr	r3, [pc, #380]	@ (8000f94 <MX_GPIO_Init+0x1a4>)
 8000e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1a:	f003 0310 	and.w	r3, r3, #16
 8000e1e:	61bb      	str	r3, [r7, #24]
 8000e20:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e22:	2300      	movs	r3, #0
 8000e24:	617b      	str	r3, [r7, #20]
 8000e26:	4b5b      	ldr	r3, [pc, #364]	@ (8000f94 <MX_GPIO_Init+0x1a4>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2a:	4a5a      	ldr	r2, [pc, #360]	@ (8000f94 <MX_GPIO_Init+0x1a4>)
 8000e2c:	f043 0304 	orr.w	r3, r3, #4
 8000e30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e32:	4b58      	ldr	r3, [pc, #352]	@ (8000f94 <MX_GPIO_Init+0x1a4>)
 8000e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e36:	f003 0304 	and.w	r3, r3, #4
 8000e3a:	617b      	str	r3, [r7, #20]
 8000e3c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e3e:	2300      	movs	r3, #0
 8000e40:	613b      	str	r3, [r7, #16]
 8000e42:	4b54      	ldr	r3, [pc, #336]	@ (8000f94 <MX_GPIO_Init+0x1a4>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e46:	4a53      	ldr	r2, [pc, #332]	@ (8000f94 <MX_GPIO_Init+0x1a4>)
 8000e48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e4e:	4b51      	ldr	r3, [pc, #324]	@ (8000f94 <MX_GPIO_Init+0x1a4>)
 8000e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e56:	613b      	str	r3, [r7, #16]
 8000e58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	60fb      	str	r3, [r7, #12]
 8000e5e:	4b4d      	ldr	r3, [pc, #308]	@ (8000f94 <MX_GPIO_Init+0x1a4>)
 8000e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e62:	4a4c      	ldr	r2, [pc, #304]	@ (8000f94 <MX_GPIO_Init+0x1a4>)
 8000e64:	f043 0301 	orr.w	r3, r3, #1
 8000e68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e6a:	4b4a      	ldr	r3, [pc, #296]	@ (8000f94 <MX_GPIO_Init+0x1a4>)
 8000e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6e:	f003 0301 	and.w	r3, r3, #1
 8000e72:	60fb      	str	r3, [r7, #12]
 8000e74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e76:	2300      	movs	r3, #0
 8000e78:	60bb      	str	r3, [r7, #8]
 8000e7a:	4b46      	ldr	r3, [pc, #280]	@ (8000f94 <MX_GPIO_Init+0x1a4>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7e:	4a45      	ldr	r2, [pc, #276]	@ (8000f94 <MX_GPIO_Init+0x1a4>)
 8000e80:	f043 0302 	orr.w	r3, r3, #2
 8000e84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e86:	4b43      	ldr	r3, [pc, #268]	@ (8000f94 <MX_GPIO_Init+0x1a4>)
 8000e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8a:	f003 0302 	and.w	r3, r3, #2
 8000e8e:	60bb      	str	r3, [r7, #8]
 8000e90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e92:	2300      	movs	r3, #0
 8000e94:	607b      	str	r3, [r7, #4]
 8000e96:	4b3f      	ldr	r3, [pc, #252]	@ (8000f94 <MX_GPIO_Init+0x1a4>)
 8000e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e9a:	4a3e      	ldr	r2, [pc, #248]	@ (8000f94 <MX_GPIO_Init+0x1a4>)
 8000e9c:	f043 0308 	orr.w	r3, r3, #8
 8000ea0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ea2:	4b3c      	ldr	r3, [pc, #240]	@ (8000f94 <MX_GPIO_Init+0x1a4>)
 8000ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea6:	f003 0308 	and.w	r3, r3, #8
 8000eaa:	607b      	str	r3, [r7, #4]
 8000eac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000eae:	2201      	movs	r2, #1
 8000eb0:	2101      	movs	r1, #1
 8000eb2:	4839      	ldr	r0, [pc, #228]	@ (8000f98 <MX_GPIO_Init+0x1a8>)
 8000eb4:	f001 fa56 	bl	8002364 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LR_Pin|MUTE_LED_Pin|LINK_LED_Pin, GPIO_PIN_RESET);
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f44f 4148 	mov.w	r1, #51200	@ 0xc800
 8000ebe:	4837      	ldr	r0, [pc, #220]	@ (8000f9c <MX_GPIO_Init+0x1ac>)
 8000ec0:	f001 fa50 	bl	8002364 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000eca:	4835      	ldr	r0, [pc, #212]	@ (8000fa0 <MX_GPIO_Init+0x1b0>)
 8000ecc:	f001 fa4a 	bl	8002364 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000ed0:	2308      	movs	r3, #8
 8000ed2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ed4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ed8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eda:	2300      	movs	r3, #0
 8000edc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ede:	f107 031c 	add.w	r3, r7, #28
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	482d      	ldr	r0, [pc, #180]	@ (8000f9c <MX_GPIO_Init+0x1ac>)
 8000ee6:	f001 f889 	bl	8001ffc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000eea:	2301      	movs	r3, #1
 8000eec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eee:	2301      	movs	r3, #1
 8000ef0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000efa:	f107 031c 	add.w	r3, r7, #28
 8000efe:	4619      	mov	r1, r3
 8000f00:	4825      	ldr	r0, [pc, #148]	@ (8000f98 <MX_GPIO_Init+0x1a8>)
 8000f02:	f001 f87b 	bl	8001ffc <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f06:	2301      	movs	r3, #1
 8000f08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000f0a:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000f0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f10:	2300      	movs	r3, #0
 8000f12:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f14:	f107 031c 	add.w	r3, r7, #28
 8000f18:	4619      	mov	r1, r3
 8000f1a:	4822      	ldr	r0, [pc, #136]	@ (8000fa4 <MX_GPIO_Init+0x1b4>)
 8000f1c:	f001 f86e 	bl	8001ffc <HAL_GPIO_Init>

  /*Configure GPIO pin : MUTE_Pin */
  GPIO_InitStruct.Pin = MUTE_Pin;
 8000f20:	2304      	movs	r3, #4
 8000f22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f24:	2300      	movs	r3, #0
 8000f26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MUTE_GPIO_Port, &GPIO_InitStruct);
 8000f2c:	f107 031c 	add.w	r3, r7, #28
 8000f30:	4619      	mov	r1, r3
 8000f32:	481c      	ldr	r0, [pc, #112]	@ (8000fa4 <MX_GPIO_Init+0x1b4>)
 8000f34:	f001 f862 	bl	8001ffc <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000f38:	2304      	movs	r3, #4
 8000f3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f40:	2300      	movs	r3, #0
 8000f42:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000f44:	f107 031c 	add.w	r3, r7, #28
 8000f48:	4619      	mov	r1, r3
 8000f4a:	4817      	ldr	r0, [pc, #92]	@ (8000fa8 <MX_GPIO_Init+0x1b8>)
 8000f4c:	f001 f856 	bl	8001ffc <HAL_GPIO_Init>

  /*Configure GPIO pins : LR_Pin MUTE_LED_Pin LINK_LED_Pin */
  GPIO_InitStruct.Pin = LR_Pin|MUTE_LED_Pin|LINK_LED_Pin;
 8000f50:	f44f 4348 	mov.w	r3, #51200	@ 0xc800
 8000f54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f56:	2301      	movs	r3, #1
 8000f58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f62:	f107 031c 	add.w	r3, r7, #28
 8000f66:	4619      	mov	r1, r3
 8000f68:	480c      	ldr	r0, [pc, #48]	@ (8000f9c <MX_GPIO_Init+0x1ac>)
 8000f6a:	f001 f847 	bl	8001ffc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
 8000f6e:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000f72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f74:	2301      	movs	r3, #1
 8000f76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f80:	f107 031c 	add.w	r3, r7, #28
 8000f84:	4619      	mov	r1, r3
 8000f86:	4806      	ldr	r0, [pc, #24]	@ (8000fa0 <MX_GPIO_Init+0x1b0>)
 8000f88:	f001 f838 	bl	8001ffc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f8c:	bf00      	nop
 8000f8e:	3730      	adds	r7, #48	@ 0x30
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	40023800 	.word	0x40023800
 8000f98:	40020800 	.word	0x40020800
 8000f9c:	40021000 	.word	0x40021000
 8000fa0:	40020c00 	.word	0x40020c00
 8000fa4:	40020000 	.word	0x40020000
 8000fa8:	40020400 	.word	0x40020400

08000fac <Error_Handler>:

/* USER CODE BEGIN 4 */
__attribute__((optimize("O0"))) void Error_Handler() {
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fb2:	b672      	cpsid	i
}
 8000fb4:	bf00      	nop
  __disable_irq();

  /* Flash the LINK LED at 1Hz if there's a fatal error */

  for (;;) {
    HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fbc:	480e      	ldr	r0, [pc, #56]	@ (8000ff8 <Error_Handler+0x4c>)
 8000fbe:	f001 f9d1 	bl	8002364 <HAL_GPIO_WritePin>
    for (uint32_t i = 0; i < 1000000; i++)
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	607b      	str	r3, [r7, #4]
 8000fc6:	e002      	b.n	8000fce <Error_Handler+0x22>
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	3301      	adds	r3, #1
 8000fcc:	607b      	str	r3, [r7, #4]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a0a      	ldr	r2, [pc, #40]	@ (8000ffc <Error_Handler+0x50>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d9f8      	bls.n	8000fc8 <Error_Handler+0x1c>
      ;
    HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fdc:	4806      	ldr	r0, [pc, #24]	@ (8000ff8 <Error_Handler+0x4c>)
 8000fde:	f001 f9c1 	bl	8002364 <HAL_GPIO_WritePin>
    for (uint32_t i = 0; i < 1000000; i++)
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	603b      	str	r3, [r7, #0]
 8000fe6:	e002      	b.n	8000fee <Error_Handler+0x42>
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	3301      	adds	r3, #1
 8000fec:	603b      	str	r3, [r7, #0]
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	4a02      	ldr	r2, [pc, #8]	@ (8000ffc <Error_Handler+0x50>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d9f8      	bls.n	8000fe8 <Error_Handler+0x3c>
    HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8000ff6:	e7de      	b.n	8000fb6 <Error_Handler+0xa>
 8000ff8:	40020c00 	.word	0x40020c00
 8000ffc:	000f423f 	.word	0x000f423f

08001000 <HAL_I2S_ErrorCallback>:
      ;
  }
}
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s) {
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  Error_Handler();
 8001008:	f7ff ffd0 	bl	8000fac <Error_Handler>
}
 800100c:	bf00      	nop
 800100e:	3708      	adds	r7, #8
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a04      	ldr	r2, [pc, #16]	@ (8001034 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d101      	bne.n	800102a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001026:	f000 fae3 	bl	80015f0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800102a:	bf00      	nop
 800102c:	3708      	adds	r7, #8
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	40000400 	.word	0x40000400

08001038 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800103e:	2300      	movs	r3, #0
 8001040:	607b      	str	r3, [r7, #4]
 8001042:	4b10      	ldr	r3, [pc, #64]	@ (8001084 <HAL_MspInit+0x4c>)
 8001044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001046:	4a0f      	ldr	r2, [pc, #60]	@ (8001084 <HAL_MspInit+0x4c>)
 8001048:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800104c:	6453      	str	r3, [r2, #68]	@ 0x44
 800104e:	4b0d      	ldr	r3, [pc, #52]	@ (8001084 <HAL_MspInit+0x4c>)
 8001050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001052:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001056:	607b      	str	r3, [r7, #4]
 8001058:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800105a:	2300      	movs	r3, #0
 800105c:	603b      	str	r3, [r7, #0]
 800105e:	4b09      	ldr	r3, [pc, #36]	@ (8001084 <HAL_MspInit+0x4c>)
 8001060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001062:	4a08      	ldr	r2, [pc, #32]	@ (8001084 <HAL_MspInit+0x4c>)
 8001064:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001068:	6413      	str	r3, [r2, #64]	@ 0x40
 800106a:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <HAL_MspInit+0x4c>)
 800106c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800106e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001072:	603b      	str	r3, [r7, #0]
 8001074:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001076:	bf00      	nop
 8001078:	370c      	adds	r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	40023800 	.word	0x40023800

08001088 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b08e      	sub	sp, #56	@ 0x38
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001090:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	605a      	str	r2, [r3, #4]
 800109a:	609a      	str	r2, [r3, #8]
 800109c:	60da      	str	r2, [r3, #12]
 800109e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010a0:	f107 0314 	add.w	r3, r7, #20
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	605a      	str	r2, [r3, #4]
 80010aa:	609a      	str	r2, [r3, #8]
 80010ac:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI2)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4a4d      	ldr	r2, [pc, #308]	@ (80011e8 <HAL_I2S_MspInit+0x160>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	f040 8093 	bne.w	80011e0 <HAL_I2S_MspInit+0x158>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80010ba:	2301      	movs	r3, #1
 80010bc:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80010be:	23c0      	movs	r3, #192	@ 0xc0
 80010c0:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80010c2:	2302      	movs	r3, #2
 80010c4:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010c6:	f107 0314 	add.w	r3, r7, #20
 80010ca:	4618      	mov	r0, r3
 80010cc:	f004 f930 	bl	8005330 <HAL_RCCEx_PeriphCLKConfig>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 80010d6:	f7ff ff69 	bl	8000fac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80010da:	2300      	movs	r3, #0
 80010dc:	613b      	str	r3, [r7, #16]
 80010de:	4b43      	ldr	r3, [pc, #268]	@ (80011ec <HAL_I2S_MspInit+0x164>)
 80010e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e2:	4a42      	ldr	r2, [pc, #264]	@ (80011ec <HAL_I2S_MspInit+0x164>)
 80010e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80010ea:	4b40      	ldr	r3, [pc, #256]	@ (80011ec <HAL_I2S_MspInit+0x164>)
 80010ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010f2:	613b      	str	r3, [r7, #16]
 80010f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
 80010fa:	4b3c      	ldr	r3, [pc, #240]	@ (80011ec <HAL_I2S_MspInit+0x164>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fe:	4a3b      	ldr	r2, [pc, #236]	@ (80011ec <HAL_I2S_MspInit+0x164>)
 8001100:	f043 0304 	orr.w	r3, r3, #4
 8001104:	6313      	str	r3, [r2, #48]	@ 0x30
 8001106:	4b39      	ldr	r3, [pc, #228]	@ (80011ec <HAL_I2S_MspInit+0x164>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110a:	f003 0304 	and.w	r3, r3, #4
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	60bb      	str	r3, [r7, #8]
 8001116:	4b35      	ldr	r3, [pc, #212]	@ (80011ec <HAL_I2S_MspInit+0x164>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111a:	4a34      	ldr	r2, [pc, #208]	@ (80011ec <HAL_I2S_MspInit+0x164>)
 800111c:	f043 0302 	orr.w	r3, r3, #2
 8001120:	6313      	str	r3, [r2, #48]	@ 0x30
 8001122:	4b32      	ldr	r3, [pc, #200]	@ (80011ec <HAL_I2S_MspInit+0x164>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001126:	f003 0302 	and.w	r3, r3, #2
 800112a:	60bb      	str	r3, [r7, #8]
 800112c:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800112e:	2308      	movs	r3, #8
 8001130:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001132:	2302      	movs	r3, #2
 8001134:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113a:	2300      	movs	r3, #0
 800113c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800113e:	2305      	movs	r3, #5
 8001140:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001142:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001146:	4619      	mov	r1, r3
 8001148:	4829      	ldr	r0, [pc, #164]	@ (80011f0 <HAL_I2S_MspInit+0x168>)
 800114a:	f000 ff57 	bl	8001ffc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 800114e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001152:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001154:	2302      	movs	r3, #2
 8001156:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001158:	2300      	movs	r3, #0
 800115a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800115c:	2300      	movs	r3, #0
 800115e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001160:	2305      	movs	r3, #5
 8001162:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001164:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001168:	4619      	mov	r1, r3
 800116a:	4822      	ldr	r0, [pc, #136]	@ (80011f4 <HAL_I2S_MspInit+0x16c>)
 800116c:	f000 ff46 	bl	8001ffc <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8001170:	4b21      	ldr	r3, [pc, #132]	@ (80011f8 <HAL_I2S_MspInit+0x170>)
 8001172:	4a22      	ldr	r2, [pc, #136]	@ (80011fc <HAL_I2S_MspInit+0x174>)
 8001174:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8001176:	4b20      	ldr	r3, [pc, #128]	@ (80011f8 <HAL_I2S_MspInit+0x170>)
 8001178:	2200      	movs	r2, #0
 800117a:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800117c:	4b1e      	ldr	r3, [pc, #120]	@ (80011f8 <HAL_I2S_MspInit+0x170>)
 800117e:	2200      	movs	r2, #0
 8001180:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001182:	4b1d      	ldr	r3, [pc, #116]	@ (80011f8 <HAL_I2S_MspInit+0x170>)
 8001184:	2200      	movs	r2, #0
 8001186:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001188:	4b1b      	ldr	r3, [pc, #108]	@ (80011f8 <HAL_I2S_MspInit+0x170>)
 800118a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800118e:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001190:	4b19      	ldr	r3, [pc, #100]	@ (80011f8 <HAL_I2S_MspInit+0x170>)
 8001192:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001196:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001198:	4b17      	ldr	r3, [pc, #92]	@ (80011f8 <HAL_I2S_MspInit+0x170>)
 800119a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800119e:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 80011a0:	4b15      	ldr	r3, [pc, #84]	@ (80011f8 <HAL_I2S_MspInit+0x170>)
 80011a2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011a6:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80011a8:	4b13      	ldr	r3, [pc, #76]	@ (80011f8 <HAL_I2S_MspInit+0x170>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011ae:	4b12      	ldr	r3, [pc, #72]	@ (80011f8 <HAL_I2S_MspInit+0x170>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80011b4:	4810      	ldr	r0, [pc, #64]	@ (80011f8 <HAL_I2S_MspInit+0x170>)
 80011b6:	f000 fb41 	bl	800183c <HAL_DMA_Init>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <HAL_I2S_MspInit+0x13c>
    {
      Error_Handler();
 80011c0:	f7ff fef4 	bl	8000fac <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	4a0c      	ldr	r2, [pc, #48]	@ (80011f8 <HAL_I2S_MspInit+0x170>)
 80011c8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80011ca:	4a0b      	ldr	r2, [pc, #44]	@ (80011f8 <HAL_I2S_MspInit+0x170>)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80011d0:	2200      	movs	r2, #0
 80011d2:	2100      	movs	r1, #0
 80011d4:	2024      	movs	r0, #36	@ 0x24
 80011d6:	f000 fb07 	bl	80017e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80011da:	2024      	movs	r0, #36	@ 0x24
 80011dc:	f000 fb20 	bl	8001820 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80011e0:	bf00      	nop
 80011e2:	3738      	adds	r7, #56	@ 0x38
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40003800 	.word	0x40003800
 80011ec:	40023800 	.word	0x40023800
 80011f0:	40020800 	.word	0x40020800
 80011f4:	40020400 	.word	0x40020400
 80011f8:	20000188 	.word	0x20000188
 80011fc:	40026058 	.word	0x40026058

08001200 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b08e      	sub	sp, #56	@ 0x38
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001208:	2300      	movs	r3, #0
 800120a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800120c:	2300      	movs	r3, #0
 800120e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8001210:	2300      	movs	r3, #0
 8001212:	60fb      	str	r3, [r7, #12]
 8001214:	4b33      	ldr	r3, [pc, #204]	@ (80012e4 <HAL_InitTick+0xe4>)
 8001216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001218:	4a32      	ldr	r2, [pc, #200]	@ (80012e4 <HAL_InitTick+0xe4>)
 800121a:	f043 0302 	orr.w	r3, r3, #2
 800121e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001220:	4b30      	ldr	r3, [pc, #192]	@ (80012e4 <HAL_InitTick+0xe4>)
 8001222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001224:	f003 0302 	and.w	r3, r3, #2
 8001228:	60fb      	str	r3, [r7, #12]
 800122a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800122c:	f107 0210 	add.w	r2, r7, #16
 8001230:	f107 0314 	add.w	r3, r7, #20
 8001234:	4611      	mov	r1, r2
 8001236:	4618      	mov	r0, r3
 8001238:	f004 f848 	bl	80052cc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800123c:	6a3b      	ldr	r3, [r7, #32]
 800123e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001242:	2b00      	cmp	r3, #0
 8001244:	d103      	bne.n	800124e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001246:	f004 f82d 	bl	80052a4 <HAL_RCC_GetPCLK1Freq>
 800124a:	6378      	str	r0, [r7, #52]	@ 0x34
 800124c:	e004      	b.n	8001258 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800124e:	f004 f829 	bl	80052a4 <HAL_RCC_GetPCLK1Freq>
 8001252:	4603      	mov	r3, r0
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001258:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800125a:	4a23      	ldr	r2, [pc, #140]	@ (80012e8 <HAL_InitTick+0xe8>)
 800125c:	fba2 2303 	umull	r2, r3, r2, r3
 8001260:	0c9b      	lsrs	r3, r3, #18
 8001262:	3b01      	subs	r3, #1
 8001264:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8001266:	4b21      	ldr	r3, [pc, #132]	@ (80012ec <HAL_InitTick+0xec>)
 8001268:	4a21      	ldr	r2, [pc, #132]	@ (80012f0 <HAL_InitTick+0xf0>)
 800126a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 800126c:	4b1f      	ldr	r3, [pc, #124]	@ (80012ec <HAL_InitTick+0xec>)
 800126e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001272:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8001274:	4a1d      	ldr	r2, [pc, #116]	@ (80012ec <HAL_InitTick+0xec>)
 8001276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001278:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 800127a:	4b1c      	ldr	r3, [pc, #112]	@ (80012ec <HAL_InitTick+0xec>)
 800127c:	2200      	movs	r2, #0
 800127e:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001280:	4b1a      	ldr	r3, [pc, #104]	@ (80012ec <HAL_InitTick+0xec>)
 8001282:	2200      	movs	r2, #0
 8001284:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001286:	4b19      	ldr	r3, [pc, #100]	@ (80012ec <HAL_InitTick+0xec>)
 8001288:	2200      	movs	r2, #0
 800128a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 800128c:	4817      	ldr	r0, [pc, #92]	@ (80012ec <HAL_InitTick+0xec>)
 800128e:	f004 f991 	bl	80055b4 <HAL_TIM_Base_Init>
 8001292:	4603      	mov	r3, r0
 8001294:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001298:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800129c:	2b00      	cmp	r3, #0
 800129e:	d11b      	bne.n	80012d8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 80012a0:	4812      	ldr	r0, [pc, #72]	@ (80012ec <HAL_InitTick+0xec>)
 80012a2:	f004 f9e1 	bl	8005668 <HAL_TIM_Base_Start_IT>
 80012a6:	4603      	mov	r3, r0
 80012a8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80012ac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d111      	bne.n	80012d8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80012b4:	201d      	movs	r0, #29
 80012b6:	f000 fab3 	bl	8001820 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2b0f      	cmp	r3, #15
 80012be:	d808      	bhi.n	80012d2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 80012c0:	2200      	movs	r2, #0
 80012c2:	6879      	ldr	r1, [r7, #4]
 80012c4:	201d      	movs	r0, #29
 80012c6:	f000 fa8f 	bl	80017e8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012ca:	4a0a      	ldr	r2, [pc, #40]	@ (80012f4 <HAL_InitTick+0xf4>)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6013      	str	r3, [r2, #0]
 80012d0:	e002      	b.n	80012d8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80012d2:	2301      	movs	r3, #1
 80012d4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80012d8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80012dc:	4618      	mov	r0, r3
 80012de:	3738      	adds	r7, #56	@ 0x38
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	40023800 	.word	0x40023800
 80012e8:	431bde83 	.word	0x431bde83
 80012ec:	200001e8 	.word	0x200001e8
 80012f0:	40000400 	.word	0x40000400
 80012f4:	20000004 	.word	0x20000004

080012f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012fc:	bf00      	nop
 80012fe:	e7fd      	b.n	80012fc <NMI_Handler+0x4>

08001300 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001304:	bf00      	nop
 8001306:	e7fd      	b.n	8001304 <HardFault_Handler+0x4>

08001308 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800130c:	bf00      	nop
 800130e:	e7fd      	b.n	800130c <MemManage_Handler+0x4>

08001310 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001314:	bf00      	nop
 8001316:	e7fd      	b.n	8001314 <BusFault_Handler+0x4>

08001318 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800131c:	bf00      	nop
 800131e:	e7fd      	b.n	800131c <UsageFault_Handler+0x4>

08001320 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001324:	bf00      	nop
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr

0800132e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800132e:	b480      	push	{r7}
 8001330:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001332:	bf00      	nop
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr

0800133c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001340:	bf00      	nop
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr

0800134a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800134a:	b480      	push	{r7}
 800134c:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800134e:	bf00      	nop
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr

08001358 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800135c:	4802      	ldr	r0, [pc, #8]	@ (8001368 <DMA1_Stream3_IRQHandler+0x10>)
 800135e:	f000 fbe3 	bl	8001b28 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001362:	bf00      	nop
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	20000188 	.word	0x20000188

0800136c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001370:	4802      	ldr	r0, [pc, #8]	@ (800137c <TIM3_IRQHandler+0x10>)
 8001372:	f004 f9e9 	bl	8005748 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001376:	bf00      	nop
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	200001e8 	.word	0x200001e8

08001380 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s2);
 8001384:	4802      	ldr	r0, [pc, #8]	@ (8001390 <SPI2_IRQHandler+0x10>)
 8001386:	f001 fccf 	bl	8002d28 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	20000140 	.word	0x20000140

08001394 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001398:	4802      	ldr	r0, [pc, #8]	@ (80013a4 <OTG_FS_IRQHandler+0x10>)
 800139a:	f002 f9ef 	bl	800377c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800139e:	bf00      	nop
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	20000990 	.word	0x20000990

080013a8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  return 1;
 80013ac:	2301      	movs	r3, #1
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr

080013b8 <_kill>:

int _kill(int pid, int sig)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80013c2:	f00c fb75 	bl	800dab0 <__errno>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2216      	movs	r2, #22
 80013ca:	601a      	str	r2, [r3, #0]
  return -1;
 80013cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3708      	adds	r7, #8
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <_exit>:

void _exit (int status)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013e0:	f04f 31ff 	mov.w	r1, #4294967295
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f7ff ffe7 	bl	80013b8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80013ea:	bf00      	nop
 80013ec:	e7fd      	b.n	80013ea <_exit+0x12>

080013ee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b086      	sub	sp, #24
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	60f8      	str	r0, [r7, #12]
 80013f6:	60b9      	str	r1, [r7, #8]
 80013f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013fa:	2300      	movs	r3, #0
 80013fc:	617b      	str	r3, [r7, #20]
 80013fe:	e00a      	b.n	8001416 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001400:	f3af 8000 	nop.w
 8001404:	4601      	mov	r1, r0
 8001406:	68bb      	ldr	r3, [r7, #8]
 8001408:	1c5a      	adds	r2, r3, #1
 800140a:	60ba      	str	r2, [r7, #8]
 800140c:	b2ca      	uxtb	r2, r1
 800140e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	3301      	adds	r3, #1
 8001414:	617b      	str	r3, [r7, #20]
 8001416:	697a      	ldr	r2, [r7, #20]
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	429a      	cmp	r2, r3
 800141c:	dbf0      	blt.n	8001400 <_read+0x12>
  }

  return len;
 800141e:	687b      	ldr	r3, [r7, #4]
}
 8001420:	4618      	mov	r0, r3
 8001422:	3718      	adds	r7, #24
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}

08001428 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b086      	sub	sp, #24
 800142c:	af00      	add	r7, sp, #0
 800142e:	60f8      	str	r0, [r7, #12]
 8001430:	60b9      	str	r1, [r7, #8]
 8001432:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001434:	2300      	movs	r3, #0
 8001436:	617b      	str	r3, [r7, #20]
 8001438:	e009      	b.n	800144e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	1c5a      	adds	r2, r3, #1
 800143e:	60ba      	str	r2, [r7, #8]
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	4618      	mov	r0, r3
 8001444:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	3301      	adds	r3, #1
 800144c:	617b      	str	r3, [r7, #20]
 800144e:	697a      	ldr	r2, [r7, #20]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	429a      	cmp	r2, r3
 8001454:	dbf1      	blt.n	800143a <_write+0x12>
  }
  return len;
 8001456:	687b      	ldr	r3, [r7, #4]
}
 8001458:	4618      	mov	r0, r3
 800145a:	3718      	adds	r7, #24
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}

08001460 <_close>:

int _close(int file)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001468:	f04f 33ff 	mov.w	r3, #4294967295
}
 800146c:	4618      	mov	r0, r3
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr

08001478 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001488:	605a      	str	r2, [r3, #4]
  return 0;
 800148a:	2300      	movs	r3, #0
}
 800148c:	4618      	mov	r0, r3
 800148e:	370c      	adds	r7, #12
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr

08001498 <_isatty>:

int _isatty(int file)
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014a0:	2301      	movs	r3, #1
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr

080014ae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014ae:	b480      	push	{r7}
 80014b0:	b085      	sub	sp, #20
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	60f8      	str	r0, [r7, #12]
 80014b6:	60b9      	str	r1, [r7, #8]
 80014b8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014ba:	2300      	movs	r3, #0
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3714      	adds	r7, #20
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr

080014c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b086      	sub	sp, #24
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014d0:	4a14      	ldr	r2, [pc, #80]	@ (8001524 <_sbrk+0x5c>)
 80014d2:	4b15      	ldr	r3, [pc, #84]	@ (8001528 <_sbrk+0x60>)
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014dc:	4b13      	ldr	r3, [pc, #76]	@ (800152c <_sbrk+0x64>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d102      	bne.n	80014ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014e4:	4b11      	ldr	r3, [pc, #68]	@ (800152c <_sbrk+0x64>)
 80014e6:	4a12      	ldr	r2, [pc, #72]	@ (8001530 <_sbrk+0x68>)
 80014e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014ea:	4b10      	ldr	r3, [pc, #64]	@ (800152c <_sbrk+0x64>)
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	4413      	add	r3, r2
 80014f2:	693a      	ldr	r2, [r7, #16]
 80014f4:	429a      	cmp	r2, r3
 80014f6:	d207      	bcs.n	8001508 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014f8:	f00c fada 	bl	800dab0 <__errno>
 80014fc:	4603      	mov	r3, r0
 80014fe:	220c      	movs	r2, #12
 8001500:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001502:	f04f 33ff 	mov.w	r3, #4294967295
 8001506:	e009      	b.n	800151c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001508:	4b08      	ldr	r3, [pc, #32]	@ (800152c <_sbrk+0x64>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800150e:	4b07      	ldr	r3, [pc, #28]	@ (800152c <_sbrk+0x64>)
 8001510:	681a      	ldr	r2, [r3, #0]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4413      	add	r3, r2
 8001516:	4a05      	ldr	r2, [pc, #20]	@ (800152c <_sbrk+0x64>)
 8001518:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800151a:	68fb      	ldr	r3, [r7, #12]
}
 800151c:	4618      	mov	r0, r3
 800151e:	3718      	adds	r7, #24
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	20020000 	.word	0x20020000
 8001528:	00000400 	.word	0x00000400
 800152c:	20000230 	.word	0x20000230
 8001530:	20001030 	.word	0x20001030

08001534 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001538:	4b06      	ldr	r3, [pc, #24]	@ (8001554 <SystemInit+0x20>)
 800153a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800153e:	4a05      	ldr	r2, [pc, #20]	@ (8001554 <SystemInit+0x20>)
 8001540:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001544:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001548:	bf00      	nop
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	e000ed00 	.word	0xe000ed00

08001558 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001558:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001590 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800155c:	f7ff ffea 	bl	8001534 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001560:	480c      	ldr	r0, [pc, #48]	@ (8001594 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001562:	490d      	ldr	r1, [pc, #52]	@ (8001598 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001564:	4a0d      	ldr	r2, [pc, #52]	@ (800159c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001566:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001568:	e002      	b.n	8001570 <LoopCopyDataInit>

0800156a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800156a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800156c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800156e:	3304      	adds	r3, #4

08001570 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001570:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001572:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001574:	d3f9      	bcc.n	800156a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001576:	4a0a      	ldr	r2, [pc, #40]	@ (80015a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001578:	4c0a      	ldr	r4, [pc, #40]	@ (80015a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800157a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800157c:	e001      	b.n	8001582 <LoopFillZerobss>

0800157e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800157e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001580:	3204      	adds	r2, #4

08001582 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001582:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001584:	d3fb      	bcc.n	800157e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001586:	f00c fa99 	bl	800dabc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800158a:	f7ff fb66 	bl	8000c5a <main>
  bx  lr    
 800158e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001590:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001594:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001598:	20000120 	.word	0x20000120
  ldr r2, =_sidata
 800159c:	0800f2c8 	.word	0x0800f2c8
  ldr r2, =_sbss
 80015a0:	20000120 	.word	0x20000120
  ldr r4, =_ebss
 80015a4:	2000102c 	.word	0x2000102c

080015a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015a8:	e7fe      	b.n	80015a8 <ADC_IRQHandler>
	...

080015ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015b0:	4b0e      	ldr	r3, [pc, #56]	@ (80015ec <HAL_Init+0x40>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a0d      	ldr	r2, [pc, #52]	@ (80015ec <HAL_Init+0x40>)
 80015b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015bc:	4b0b      	ldr	r3, [pc, #44]	@ (80015ec <HAL_Init+0x40>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a0a      	ldr	r2, [pc, #40]	@ (80015ec <HAL_Init+0x40>)
 80015c2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015c8:	4b08      	ldr	r3, [pc, #32]	@ (80015ec <HAL_Init+0x40>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a07      	ldr	r2, [pc, #28]	@ (80015ec <HAL_Init+0x40>)
 80015ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015d4:	2003      	movs	r0, #3
 80015d6:	f000 f8fc 	bl	80017d2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015da:	200f      	movs	r0, #15
 80015dc:	f7ff fe10 	bl	8001200 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015e0:	f7ff fd2a 	bl	8001038 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015e4:	2300      	movs	r3, #0
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40023c00 	.word	0x40023c00

080015f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015f4:	4b06      	ldr	r3, [pc, #24]	@ (8001610 <HAL_IncTick+0x20>)
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	461a      	mov	r2, r3
 80015fa:	4b06      	ldr	r3, [pc, #24]	@ (8001614 <HAL_IncTick+0x24>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4413      	add	r3, r2
 8001600:	4a04      	ldr	r2, [pc, #16]	@ (8001614 <HAL_IncTick+0x24>)
 8001602:	6013      	str	r3, [r2, #0]
}
 8001604:	bf00      	nop
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	20000008 	.word	0x20000008
 8001614:	20000234 	.word	0x20000234

08001618 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  return uwTick;
 800161c:	4b03      	ldr	r3, [pc, #12]	@ (800162c <HAL_GetTick+0x14>)
 800161e:	681b      	ldr	r3, [r3, #0]
}
 8001620:	4618      	mov	r0, r3
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	20000234 	.word	0x20000234

08001630 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001638:	f7ff ffee 	bl	8001618 <HAL_GetTick>
 800163c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001648:	d005      	beq.n	8001656 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800164a:	4b0a      	ldr	r3, [pc, #40]	@ (8001674 <HAL_Delay+0x44>)
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	461a      	mov	r2, r3
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	4413      	add	r3, r2
 8001654:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001656:	bf00      	nop
 8001658:	f7ff ffde 	bl	8001618 <HAL_GetTick>
 800165c:	4602      	mov	r2, r0
 800165e:	68bb      	ldr	r3, [r7, #8]
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	429a      	cmp	r2, r3
 8001666:	d8f7      	bhi.n	8001658 <HAL_Delay+0x28>
  {
  }
}
 8001668:	bf00      	nop
 800166a:	bf00      	nop
 800166c:	3710      	adds	r7, #16
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	20000008 	.word	0x20000008

08001678 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001678:	b480      	push	{r7}
 800167a:	b085      	sub	sp, #20
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	f003 0307 	and.w	r3, r3, #7
 8001686:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001688:	4b0c      	ldr	r3, [pc, #48]	@ (80016bc <__NVIC_SetPriorityGrouping+0x44>)
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800168e:	68ba      	ldr	r2, [r7, #8]
 8001690:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001694:	4013      	ands	r3, r2
 8001696:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80016a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016aa:	4a04      	ldr	r2, [pc, #16]	@ (80016bc <__NVIC_SetPriorityGrouping+0x44>)
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	60d3      	str	r3, [r2, #12]
}
 80016b0:	bf00      	nop
 80016b2:	3714      	adds	r7, #20
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	e000ed00 	.word	0xe000ed00

080016c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016c4:	4b04      	ldr	r3, [pc, #16]	@ (80016d8 <__NVIC_GetPriorityGrouping+0x18>)
 80016c6:	68db      	ldr	r3, [r3, #12]
 80016c8:	0a1b      	lsrs	r3, r3, #8
 80016ca:	f003 0307 	and.w	r3, r3, #7
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr
 80016d8:	e000ed00 	.word	0xe000ed00

080016dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016dc:	b480      	push	{r7}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	4603      	mov	r3, r0
 80016e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	db0b      	blt.n	8001706 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ee:	79fb      	ldrb	r3, [r7, #7]
 80016f0:	f003 021f 	and.w	r2, r3, #31
 80016f4:	4907      	ldr	r1, [pc, #28]	@ (8001714 <__NVIC_EnableIRQ+0x38>)
 80016f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fa:	095b      	lsrs	r3, r3, #5
 80016fc:	2001      	movs	r0, #1
 80016fe:	fa00 f202 	lsl.w	r2, r0, r2
 8001702:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001706:	bf00      	nop
 8001708:	370c      	adds	r7, #12
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	e000e100 	.word	0xe000e100

08001718 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	4603      	mov	r3, r0
 8001720:	6039      	str	r1, [r7, #0]
 8001722:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001728:	2b00      	cmp	r3, #0
 800172a:	db0a      	blt.n	8001742 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	b2da      	uxtb	r2, r3
 8001730:	490c      	ldr	r1, [pc, #48]	@ (8001764 <__NVIC_SetPriority+0x4c>)
 8001732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001736:	0112      	lsls	r2, r2, #4
 8001738:	b2d2      	uxtb	r2, r2
 800173a:	440b      	add	r3, r1
 800173c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001740:	e00a      	b.n	8001758 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	b2da      	uxtb	r2, r3
 8001746:	4908      	ldr	r1, [pc, #32]	@ (8001768 <__NVIC_SetPriority+0x50>)
 8001748:	79fb      	ldrb	r3, [r7, #7]
 800174a:	f003 030f 	and.w	r3, r3, #15
 800174e:	3b04      	subs	r3, #4
 8001750:	0112      	lsls	r2, r2, #4
 8001752:	b2d2      	uxtb	r2, r2
 8001754:	440b      	add	r3, r1
 8001756:	761a      	strb	r2, [r3, #24]
}
 8001758:	bf00      	nop
 800175a:	370c      	adds	r7, #12
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr
 8001764:	e000e100 	.word	0xe000e100
 8001768:	e000ed00 	.word	0xe000ed00

0800176c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800176c:	b480      	push	{r7}
 800176e:	b089      	sub	sp, #36	@ 0x24
 8001770:	af00      	add	r7, sp, #0
 8001772:	60f8      	str	r0, [r7, #12]
 8001774:	60b9      	str	r1, [r7, #8]
 8001776:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	f003 0307 	and.w	r3, r3, #7
 800177e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	f1c3 0307 	rsb	r3, r3, #7
 8001786:	2b04      	cmp	r3, #4
 8001788:	bf28      	it	cs
 800178a:	2304      	movcs	r3, #4
 800178c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800178e:	69fb      	ldr	r3, [r7, #28]
 8001790:	3304      	adds	r3, #4
 8001792:	2b06      	cmp	r3, #6
 8001794:	d902      	bls.n	800179c <NVIC_EncodePriority+0x30>
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	3b03      	subs	r3, #3
 800179a:	e000      	b.n	800179e <NVIC_EncodePriority+0x32>
 800179c:	2300      	movs	r3, #0
 800179e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017a0:	f04f 32ff 	mov.w	r2, #4294967295
 80017a4:	69bb      	ldr	r3, [r7, #24]
 80017a6:	fa02 f303 	lsl.w	r3, r2, r3
 80017aa:	43da      	mvns	r2, r3
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	401a      	ands	r2, r3
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017b4:	f04f 31ff 	mov.w	r1, #4294967295
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	fa01 f303 	lsl.w	r3, r1, r3
 80017be:	43d9      	mvns	r1, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017c4:	4313      	orrs	r3, r2
         );
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3724      	adds	r7, #36	@ 0x24
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr

080017d2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017d2:	b580      	push	{r7, lr}
 80017d4:	b082      	sub	sp, #8
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	f7ff ff4c 	bl	8001678 <__NVIC_SetPriorityGrouping>
}
 80017e0:	bf00      	nop
 80017e2:	3708      	adds	r7, #8
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}

080017e8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b086      	sub	sp, #24
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	60b9      	str	r1, [r7, #8]
 80017f2:	607a      	str	r2, [r7, #4]
 80017f4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017f6:	2300      	movs	r3, #0
 80017f8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017fa:	f7ff ff61 	bl	80016c0 <__NVIC_GetPriorityGrouping>
 80017fe:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001800:	687a      	ldr	r2, [r7, #4]
 8001802:	68b9      	ldr	r1, [r7, #8]
 8001804:	6978      	ldr	r0, [r7, #20]
 8001806:	f7ff ffb1 	bl	800176c <NVIC_EncodePriority>
 800180a:	4602      	mov	r2, r0
 800180c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001810:	4611      	mov	r1, r2
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff ff80 	bl	8001718 <__NVIC_SetPriority>
}
 8001818:	bf00      	nop
 800181a:	3718      	adds	r7, #24
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}

08001820 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	4603      	mov	r3, r0
 8001828:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800182a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800182e:	4618      	mov	r0, r3
 8001830:	f7ff ff54 	bl	80016dc <__NVIC_EnableIRQ>
}
 8001834:	bf00      	nop
 8001836:	3708      	adds	r7, #8
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}

0800183c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b086      	sub	sp, #24
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001844:	2300      	movs	r3, #0
 8001846:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001848:	f7ff fee6 	bl	8001618 <HAL_GetTick>
 800184c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d101      	bne.n	8001858 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001854:	2301      	movs	r3, #1
 8001856:	e099      	b.n	800198c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2202      	movs	r2, #2
 800185c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2200      	movs	r2, #0
 8001864:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f022 0201 	bic.w	r2, r2, #1
 8001876:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001878:	e00f      	b.n	800189a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800187a:	f7ff fecd 	bl	8001618 <HAL_GetTick>
 800187e:	4602      	mov	r2, r0
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	1ad3      	subs	r3, r2, r3
 8001884:	2b05      	cmp	r3, #5
 8001886:	d908      	bls.n	800189a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2220      	movs	r2, #32
 800188c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2203      	movs	r2, #3
 8001892:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001896:	2303      	movs	r3, #3
 8001898:	e078      	b.n	800198c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f003 0301 	and.w	r3, r3, #1
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d1e8      	bne.n	800187a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80018b0:	697a      	ldr	r2, [r7, #20]
 80018b2:	4b38      	ldr	r3, [pc, #224]	@ (8001994 <HAL_DMA_Init+0x158>)
 80018b4:	4013      	ands	r3, r2
 80018b6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	685a      	ldr	r2, [r3, #4]
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	691b      	ldr	r3, [r3, #16]
 80018cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	699b      	ldr	r3, [r3, #24]
 80018d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6a1b      	ldr	r3, [r3, #32]
 80018e4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018e6:	697a      	ldr	r2, [r7, #20]
 80018e8:	4313      	orrs	r3, r2
 80018ea:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018f0:	2b04      	cmp	r3, #4
 80018f2:	d107      	bne.n	8001904 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fc:	4313      	orrs	r3, r2
 80018fe:	697a      	ldr	r2, [r7, #20]
 8001900:	4313      	orrs	r3, r2
 8001902:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	697a      	ldr	r2, [r7, #20]
 800190a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	695b      	ldr	r3, [r3, #20]
 8001912:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	f023 0307 	bic.w	r3, r3, #7
 800191a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001920:	697a      	ldr	r2, [r7, #20]
 8001922:	4313      	orrs	r3, r2
 8001924:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800192a:	2b04      	cmp	r3, #4
 800192c:	d117      	bne.n	800195e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001932:	697a      	ldr	r2, [r7, #20]
 8001934:	4313      	orrs	r3, r2
 8001936:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800193c:	2b00      	cmp	r3, #0
 800193e:	d00e      	beq.n	800195e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001940:	6878      	ldr	r0, [r7, #4]
 8001942:	f000 fadf 	bl	8001f04 <DMA_CheckFifoParam>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d008      	beq.n	800195e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2240      	movs	r2, #64	@ 0x40
 8001950:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2201      	movs	r2, #1
 8001956:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800195a:	2301      	movs	r3, #1
 800195c:	e016      	b.n	800198c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	697a      	ldr	r2, [r7, #20]
 8001964:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001966:	6878      	ldr	r0, [r7, #4]
 8001968:	f000 fa96 	bl	8001e98 <DMA_CalcBaseAndBitshift>
 800196c:	4603      	mov	r3, r0
 800196e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001974:	223f      	movs	r2, #63	@ 0x3f
 8001976:	409a      	lsls	r2, r3
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2200      	movs	r2, #0
 8001980:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2201      	movs	r2, #1
 8001986:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800198a:	2300      	movs	r3, #0
}
 800198c:	4618      	mov	r0, r3
 800198e:	3718      	adds	r7, #24
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	f010803f 	.word	0xf010803f

08001998 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b086      	sub	sp, #24
 800199c:	af00      	add	r7, sp, #0
 800199e:	60f8      	str	r0, [r7, #12]
 80019a0:	60b9      	str	r1, [r7, #8]
 80019a2:	607a      	str	r2, [r7, #4]
 80019a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80019a6:	2300      	movs	r3, #0
 80019a8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019ae:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80019b6:	2b01      	cmp	r3, #1
 80019b8:	d101      	bne.n	80019be <HAL_DMA_Start_IT+0x26>
 80019ba:	2302      	movs	r3, #2
 80019bc:	e040      	b.n	8001a40 <HAL_DMA_Start_IT+0xa8>
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	2201      	movs	r2, #1
 80019c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d12f      	bne.n	8001a32 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	2202      	movs	r2, #2
 80019d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	2200      	movs	r2, #0
 80019de:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	687a      	ldr	r2, [r7, #4]
 80019e4:	68b9      	ldr	r1, [r7, #8]
 80019e6:	68f8      	ldr	r0, [r7, #12]
 80019e8:	f000 fa28 	bl	8001e3c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019f0:	223f      	movs	r2, #63	@ 0x3f
 80019f2:	409a      	lsls	r2, r3
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f042 0216 	orr.w	r2, r2, #22
 8001a06:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d007      	beq.n	8001a20 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f042 0208 	orr.w	r2, r2, #8
 8001a1e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f042 0201 	orr.w	r2, r2, #1
 8001a2e:	601a      	str	r2, [r3, #0]
 8001a30:	e005      	b.n	8001a3e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	2200      	movs	r2, #0
 8001a36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001a3a:	2302      	movs	r3, #2
 8001a3c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001a3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3718      	adds	r7, #24
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a54:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001a56:	f7ff fddf 	bl	8001618 <HAL_GetTick>
 8001a5a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	2b02      	cmp	r3, #2
 8001a66:	d008      	beq.n	8001a7a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2280      	movs	r2, #128	@ 0x80
 8001a6c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2200      	movs	r2, #0
 8001a72:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e052      	b.n	8001b20 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f022 0216 	bic.w	r2, r2, #22
 8001a88:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	695a      	ldr	r2, [r3, #20]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001a98:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d103      	bne.n	8001aaa <HAL_DMA_Abort+0x62>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d007      	beq.n	8001aba <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f022 0208 	bic.w	r2, r2, #8
 8001ab8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f022 0201 	bic.w	r2, r2, #1
 8001ac8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001aca:	e013      	b.n	8001af4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001acc:	f7ff fda4 	bl	8001618 <HAL_GetTick>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	2b05      	cmp	r3, #5
 8001ad8:	d90c      	bls.n	8001af4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2220      	movs	r2, #32
 8001ade:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2203      	movs	r2, #3
 8001ae4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2200      	movs	r2, #0
 8001aec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001af0:	2303      	movs	r3, #3
 8001af2:	e015      	b.n	8001b20 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 0301 	and.w	r3, r3, #1
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d1e4      	bne.n	8001acc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b06:	223f      	movs	r2, #63	@ 0x3f
 8001b08:	409a      	lsls	r2, r3
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2201      	movs	r2, #1
 8001b12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001b1e:	2300      	movs	r3, #0
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3710      	adds	r7, #16
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001b30:	2300      	movs	r3, #0
 8001b32:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001b34:	4b8e      	ldr	r3, [pc, #568]	@ (8001d70 <HAL_DMA_IRQHandler+0x248>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a8e      	ldr	r2, [pc, #568]	@ (8001d74 <HAL_DMA_IRQHandler+0x24c>)
 8001b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b3e:	0a9b      	lsrs	r3, r3, #10
 8001b40:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b46:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b52:	2208      	movs	r2, #8
 8001b54:	409a      	lsls	r2, r3
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	4013      	ands	r3, r2
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d01a      	beq.n	8001b94 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f003 0304 	and.w	r3, r3, #4
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d013      	beq.n	8001b94 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f022 0204 	bic.w	r2, r2, #4
 8001b7a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b80:	2208      	movs	r2, #8
 8001b82:	409a      	lsls	r2, r3
 8001b84:	693b      	ldr	r3, [r7, #16]
 8001b86:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b8c:	f043 0201 	orr.w	r2, r3, #1
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b98:	2201      	movs	r2, #1
 8001b9a:	409a      	lsls	r2, r3
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d012      	beq.n	8001bca <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	695b      	ldr	r3, [r3, #20]
 8001baa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d00b      	beq.n	8001bca <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	409a      	lsls	r2, r3
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bc2:	f043 0202 	orr.w	r2, r3, #2
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bce:	2204      	movs	r2, #4
 8001bd0:	409a      	lsls	r2, r3
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d012      	beq.n	8001c00 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 0302 	and.w	r3, r3, #2
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d00b      	beq.n	8001c00 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bec:	2204      	movs	r2, #4
 8001bee:	409a      	lsls	r2, r3
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bf8:	f043 0204 	orr.w	r2, r3, #4
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c04:	2210      	movs	r2, #16
 8001c06:	409a      	lsls	r2, r3
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d043      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 0308 	and.w	r3, r3, #8
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d03c      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c22:	2210      	movs	r2, #16
 8001c24:	409a      	lsls	r2, r3
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d018      	beq.n	8001c6a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d108      	bne.n	8001c58 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d024      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	4798      	blx	r3
 8001c56:	e01f      	b.n	8001c98 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d01b      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	4798      	blx	r3
 8001c68:	e016      	b.n	8001c98 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d107      	bne.n	8001c88 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f022 0208 	bic.w	r2, r2, #8
 8001c86:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d003      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c9c:	2220      	movs	r2, #32
 8001c9e:	409a      	lsls	r2, r3
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	f000 808f 	beq.w	8001dc8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 0310 	and.w	r3, r3, #16
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	f000 8087 	beq.w	8001dc8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cbe:	2220      	movs	r2, #32
 8001cc0:	409a      	lsls	r2, r3
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	2b05      	cmp	r3, #5
 8001cd0:	d136      	bne.n	8001d40 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f022 0216 	bic.w	r2, r2, #22
 8001ce0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	695a      	ldr	r2, [r3, #20]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001cf0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d103      	bne.n	8001d02 <HAL_DMA_IRQHandler+0x1da>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d007      	beq.n	8001d12 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f022 0208 	bic.w	r2, r2, #8
 8001d10:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d16:	223f      	movs	r2, #63	@ 0x3f
 8001d18:	409a      	lsls	r2, r3
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2201      	movs	r2, #1
 8001d22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d07e      	beq.n	8001e34 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	4798      	blx	r3
        }
        return;
 8001d3e:	e079      	b.n	8001e34 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d01d      	beq.n	8001d8a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d10d      	bne.n	8001d78 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d031      	beq.n	8001dc8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	4798      	blx	r3
 8001d6c:	e02c      	b.n	8001dc8 <HAL_DMA_IRQHandler+0x2a0>
 8001d6e:	bf00      	nop
 8001d70:	20000000 	.word	0x20000000
 8001d74:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d023      	beq.n	8001dc8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	4798      	blx	r3
 8001d88:	e01e      	b.n	8001dc8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d10f      	bne.n	8001db8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f022 0210 	bic.w	r2, r2, #16
 8001da6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2201      	movs	r2, #1
 8001dac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2200      	movs	r2, #0
 8001db4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d003      	beq.n	8001dc8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d032      	beq.n	8001e36 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dd4:	f003 0301 	and.w	r3, r3, #1
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d022      	beq.n	8001e22 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2205      	movs	r2, #5
 8001de0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f022 0201 	bic.w	r2, r2, #1
 8001df2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	3301      	adds	r3, #1
 8001df8:	60bb      	str	r3, [r7, #8]
 8001dfa:	697a      	ldr	r2, [r7, #20]
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d307      	bcc.n	8001e10 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f003 0301 	and.w	r3, r3, #1
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d1f2      	bne.n	8001df4 <HAL_DMA_IRQHandler+0x2cc>
 8001e0e:	e000      	b.n	8001e12 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001e10:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2201      	movs	r2, #1
 8001e16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d005      	beq.n	8001e36 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	4798      	blx	r3
 8001e32:	e000      	b.n	8001e36 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001e34:	bf00      	nop
    }
  }
}
 8001e36:	3718      	adds	r7, #24
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}

08001e3c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b085      	sub	sp, #20
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	60f8      	str	r0, [r7, #12]
 8001e44:	60b9      	str	r1, [r7, #8]
 8001e46:	607a      	str	r2, [r7, #4]
 8001e48:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	681a      	ldr	r2, [r3, #0]
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001e58:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	683a      	ldr	r2, [r7, #0]
 8001e60:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	2b40      	cmp	r3, #64	@ 0x40
 8001e68:	d108      	bne.n	8001e7c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	68ba      	ldr	r2, [r7, #8]
 8001e78:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001e7a:	e007      	b.n	8001e8c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	68ba      	ldr	r2, [r7, #8]
 8001e82:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	687a      	ldr	r2, [r7, #4]
 8001e8a:	60da      	str	r2, [r3, #12]
}
 8001e8c:	bf00      	nop
 8001e8e:	3714      	adds	r7, #20
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b085      	sub	sp, #20
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	3b10      	subs	r3, #16
 8001ea8:	4a14      	ldr	r2, [pc, #80]	@ (8001efc <DMA_CalcBaseAndBitshift+0x64>)
 8001eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8001eae:	091b      	lsrs	r3, r3, #4
 8001eb0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001eb2:	4a13      	ldr	r2, [pc, #76]	@ (8001f00 <DMA_CalcBaseAndBitshift+0x68>)
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	4413      	add	r3, r2
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	461a      	mov	r2, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	2b03      	cmp	r3, #3
 8001ec4:	d909      	bls.n	8001eda <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001ece:	f023 0303 	bic.w	r3, r3, #3
 8001ed2:	1d1a      	adds	r2, r3, #4
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	659a      	str	r2, [r3, #88]	@ 0x58
 8001ed8:	e007      	b.n	8001eea <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001ee2:	f023 0303 	bic.w	r3, r3, #3
 8001ee6:	687a      	ldr	r2, [r7, #4]
 8001ee8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	3714      	adds	r7, #20
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	aaaaaaab 	.word	0xaaaaaaab
 8001f00:	0800f1ac 	.word	0x0800f1ac

08001f04 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b085      	sub	sp, #20
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f14:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	699b      	ldr	r3, [r3, #24]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d11f      	bne.n	8001f5e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	2b03      	cmp	r3, #3
 8001f22:	d856      	bhi.n	8001fd2 <DMA_CheckFifoParam+0xce>
 8001f24:	a201      	add	r2, pc, #4	@ (adr r2, 8001f2c <DMA_CheckFifoParam+0x28>)
 8001f26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f2a:	bf00      	nop
 8001f2c:	08001f3d 	.word	0x08001f3d
 8001f30:	08001f4f 	.word	0x08001f4f
 8001f34:	08001f3d 	.word	0x08001f3d
 8001f38:	08001fd3 	.word	0x08001fd3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f40:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d046      	beq.n	8001fd6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f4c:	e043      	b.n	8001fd6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f52:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001f56:	d140      	bne.n	8001fda <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f5c:	e03d      	b.n	8001fda <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	699b      	ldr	r3, [r3, #24]
 8001f62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001f66:	d121      	bne.n	8001fac <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	2b03      	cmp	r3, #3
 8001f6c:	d837      	bhi.n	8001fde <DMA_CheckFifoParam+0xda>
 8001f6e:	a201      	add	r2, pc, #4	@ (adr r2, 8001f74 <DMA_CheckFifoParam+0x70>)
 8001f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f74:	08001f85 	.word	0x08001f85
 8001f78:	08001f8b 	.word	0x08001f8b
 8001f7c:	08001f85 	.word	0x08001f85
 8001f80:	08001f9d 	.word	0x08001f9d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	73fb      	strb	r3, [r7, #15]
      break;
 8001f88:	e030      	b.n	8001fec <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f8e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d025      	beq.n	8001fe2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f9a:	e022      	b.n	8001fe2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fa0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001fa4:	d11f      	bne.n	8001fe6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001faa:	e01c      	b.n	8001fe6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	2b02      	cmp	r3, #2
 8001fb0:	d903      	bls.n	8001fba <DMA_CheckFifoParam+0xb6>
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	2b03      	cmp	r3, #3
 8001fb6:	d003      	beq.n	8001fc0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001fb8:	e018      	b.n	8001fec <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	73fb      	strb	r3, [r7, #15]
      break;
 8001fbe:	e015      	b.n	8001fec <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fc4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d00e      	beq.n	8001fea <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	73fb      	strb	r3, [r7, #15]
      break;
 8001fd0:	e00b      	b.n	8001fea <DMA_CheckFifoParam+0xe6>
      break;
 8001fd2:	bf00      	nop
 8001fd4:	e00a      	b.n	8001fec <DMA_CheckFifoParam+0xe8>
      break;
 8001fd6:	bf00      	nop
 8001fd8:	e008      	b.n	8001fec <DMA_CheckFifoParam+0xe8>
      break;
 8001fda:	bf00      	nop
 8001fdc:	e006      	b.n	8001fec <DMA_CheckFifoParam+0xe8>
      break;
 8001fde:	bf00      	nop
 8001fe0:	e004      	b.n	8001fec <DMA_CheckFifoParam+0xe8>
      break;
 8001fe2:	bf00      	nop
 8001fe4:	e002      	b.n	8001fec <DMA_CheckFifoParam+0xe8>
      break;   
 8001fe6:	bf00      	nop
 8001fe8:	e000      	b.n	8001fec <DMA_CheckFifoParam+0xe8>
      break;
 8001fea:	bf00      	nop
    }
  } 
  
  return status; 
 8001fec:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3714      	adds	r7, #20
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop

08001ffc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b089      	sub	sp, #36	@ 0x24
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002006:	2300      	movs	r3, #0
 8002008:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800200a:	2300      	movs	r3, #0
 800200c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800200e:	2300      	movs	r3, #0
 8002010:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002012:	2300      	movs	r3, #0
 8002014:	61fb      	str	r3, [r7, #28]
 8002016:	e16b      	b.n	80022f0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002018:	2201      	movs	r2, #1
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	fa02 f303 	lsl.w	r3, r2, r3
 8002020:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	697a      	ldr	r2, [r7, #20]
 8002028:	4013      	ands	r3, r2
 800202a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800202c:	693a      	ldr	r2, [r7, #16]
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	429a      	cmp	r2, r3
 8002032:	f040 815a 	bne.w	80022ea <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	f003 0303 	and.w	r3, r3, #3
 800203e:	2b01      	cmp	r3, #1
 8002040:	d005      	beq.n	800204e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800204a:	2b02      	cmp	r3, #2
 800204c:	d130      	bne.n	80020b0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	005b      	lsls	r3, r3, #1
 8002058:	2203      	movs	r2, #3
 800205a:	fa02 f303 	lsl.w	r3, r2, r3
 800205e:	43db      	mvns	r3, r3
 8002060:	69ba      	ldr	r2, [r7, #24]
 8002062:	4013      	ands	r3, r2
 8002064:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	68da      	ldr	r2, [r3, #12]
 800206a:	69fb      	ldr	r3, [r7, #28]
 800206c:	005b      	lsls	r3, r3, #1
 800206e:	fa02 f303 	lsl.w	r3, r2, r3
 8002072:	69ba      	ldr	r2, [r7, #24]
 8002074:	4313      	orrs	r3, r2
 8002076:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	69ba      	ldr	r2, [r7, #24]
 800207c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002084:	2201      	movs	r2, #1
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	fa02 f303 	lsl.w	r3, r2, r3
 800208c:	43db      	mvns	r3, r3
 800208e:	69ba      	ldr	r2, [r7, #24]
 8002090:	4013      	ands	r3, r2
 8002092:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	091b      	lsrs	r3, r3, #4
 800209a:	f003 0201 	and.w	r2, r3, #1
 800209e:	69fb      	ldr	r3, [r7, #28]
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	69ba      	ldr	r2, [r7, #24]
 80020a6:	4313      	orrs	r3, r2
 80020a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	69ba      	ldr	r2, [r7, #24]
 80020ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	f003 0303 	and.w	r3, r3, #3
 80020b8:	2b03      	cmp	r3, #3
 80020ba:	d017      	beq.n	80020ec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	68db      	ldr	r3, [r3, #12]
 80020c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	005b      	lsls	r3, r3, #1
 80020c6:	2203      	movs	r2, #3
 80020c8:	fa02 f303 	lsl.w	r3, r2, r3
 80020cc:	43db      	mvns	r3, r3
 80020ce:	69ba      	ldr	r2, [r7, #24]
 80020d0:	4013      	ands	r3, r2
 80020d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	689a      	ldr	r2, [r3, #8]
 80020d8:	69fb      	ldr	r3, [r7, #28]
 80020da:	005b      	lsls	r3, r3, #1
 80020dc:	fa02 f303 	lsl.w	r3, r2, r3
 80020e0:	69ba      	ldr	r2, [r7, #24]
 80020e2:	4313      	orrs	r3, r2
 80020e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	69ba      	ldr	r2, [r7, #24]
 80020ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f003 0303 	and.w	r3, r3, #3
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d123      	bne.n	8002140 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80020f8:	69fb      	ldr	r3, [r7, #28]
 80020fa:	08da      	lsrs	r2, r3, #3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	3208      	adds	r2, #8
 8002100:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002104:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	f003 0307 	and.w	r3, r3, #7
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	220f      	movs	r2, #15
 8002110:	fa02 f303 	lsl.w	r3, r2, r3
 8002114:	43db      	mvns	r3, r3
 8002116:	69ba      	ldr	r2, [r7, #24]
 8002118:	4013      	ands	r3, r2
 800211a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	691a      	ldr	r2, [r3, #16]
 8002120:	69fb      	ldr	r3, [r7, #28]
 8002122:	f003 0307 	and.w	r3, r3, #7
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	fa02 f303 	lsl.w	r3, r2, r3
 800212c:	69ba      	ldr	r2, [r7, #24]
 800212e:	4313      	orrs	r3, r2
 8002130:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	08da      	lsrs	r2, r3, #3
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	3208      	adds	r2, #8
 800213a:	69b9      	ldr	r1, [r7, #24]
 800213c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	2203      	movs	r2, #3
 800214c:	fa02 f303 	lsl.w	r3, r2, r3
 8002150:	43db      	mvns	r3, r3
 8002152:	69ba      	ldr	r2, [r7, #24]
 8002154:	4013      	ands	r3, r2
 8002156:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f003 0203 	and.w	r2, r3, #3
 8002160:	69fb      	ldr	r3, [r7, #28]
 8002162:	005b      	lsls	r3, r3, #1
 8002164:	fa02 f303 	lsl.w	r3, r2, r3
 8002168:	69ba      	ldr	r2, [r7, #24]
 800216a:	4313      	orrs	r3, r2
 800216c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	69ba      	ldr	r2, [r7, #24]
 8002172:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800217c:	2b00      	cmp	r3, #0
 800217e:	f000 80b4 	beq.w	80022ea <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002182:	2300      	movs	r3, #0
 8002184:	60fb      	str	r3, [r7, #12]
 8002186:	4b60      	ldr	r3, [pc, #384]	@ (8002308 <HAL_GPIO_Init+0x30c>)
 8002188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800218a:	4a5f      	ldr	r2, [pc, #380]	@ (8002308 <HAL_GPIO_Init+0x30c>)
 800218c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002190:	6453      	str	r3, [r2, #68]	@ 0x44
 8002192:	4b5d      	ldr	r3, [pc, #372]	@ (8002308 <HAL_GPIO_Init+0x30c>)
 8002194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002196:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800219a:	60fb      	str	r3, [r7, #12]
 800219c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800219e:	4a5b      	ldr	r2, [pc, #364]	@ (800230c <HAL_GPIO_Init+0x310>)
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	089b      	lsrs	r3, r3, #2
 80021a4:	3302      	adds	r3, #2
 80021a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	f003 0303 	and.w	r3, r3, #3
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	220f      	movs	r2, #15
 80021b6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ba:	43db      	mvns	r3, r3
 80021bc:	69ba      	ldr	r2, [r7, #24]
 80021be:	4013      	ands	r3, r2
 80021c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4a52      	ldr	r2, [pc, #328]	@ (8002310 <HAL_GPIO_Init+0x314>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d02b      	beq.n	8002222 <HAL_GPIO_Init+0x226>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4a51      	ldr	r2, [pc, #324]	@ (8002314 <HAL_GPIO_Init+0x318>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d025      	beq.n	800221e <HAL_GPIO_Init+0x222>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4a50      	ldr	r2, [pc, #320]	@ (8002318 <HAL_GPIO_Init+0x31c>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d01f      	beq.n	800221a <HAL_GPIO_Init+0x21e>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	4a4f      	ldr	r2, [pc, #316]	@ (800231c <HAL_GPIO_Init+0x320>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d019      	beq.n	8002216 <HAL_GPIO_Init+0x21a>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a4e      	ldr	r2, [pc, #312]	@ (8002320 <HAL_GPIO_Init+0x324>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d013      	beq.n	8002212 <HAL_GPIO_Init+0x216>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4a4d      	ldr	r2, [pc, #308]	@ (8002324 <HAL_GPIO_Init+0x328>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d00d      	beq.n	800220e <HAL_GPIO_Init+0x212>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a4c      	ldr	r2, [pc, #304]	@ (8002328 <HAL_GPIO_Init+0x32c>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d007      	beq.n	800220a <HAL_GPIO_Init+0x20e>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4a4b      	ldr	r2, [pc, #300]	@ (800232c <HAL_GPIO_Init+0x330>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d101      	bne.n	8002206 <HAL_GPIO_Init+0x20a>
 8002202:	2307      	movs	r3, #7
 8002204:	e00e      	b.n	8002224 <HAL_GPIO_Init+0x228>
 8002206:	2308      	movs	r3, #8
 8002208:	e00c      	b.n	8002224 <HAL_GPIO_Init+0x228>
 800220a:	2306      	movs	r3, #6
 800220c:	e00a      	b.n	8002224 <HAL_GPIO_Init+0x228>
 800220e:	2305      	movs	r3, #5
 8002210:	e008      	b.n	8002224 <HAL_GPIO_Init+0x228>
 8002212:	2304      	movs	r3, #4
 8002214:	e006      	b.n	8002224 <HAL_GPIO_Init+0x228>
 8002216:	2303      	movs	r3, #3
 8002218:	e004      	b.n	8002224 <HAL_GPIO_Init+0x228>
 800221a:	2302      	movs	r3, #2
 800221c:	e002      	b.n	8002224 <HAL_GPIO_Init+0x228>
 800221e:	2301      	movs	r3, #1
 8002220:	e000      	b.n	8002224 <HAL_GPIO_Init+0x228>
 8002222:	2300      	movs	r3, #0
 8002224:	69fa      	ldr	r2, [r7, #28]
 8002226:	f002 0203 	and.w	r2, r2, #3
 800222a:	0092      	lsls	r2, r2, #2
 800222c:	4093      	lsls	r3, r2
 800222e:	69ba      	ldr	r2, [r7, #24]
 8002230:	4313      	orrs	r3, r2
 8002232:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002234:	4935      	ldr	r1, [pc, #212]	@ (800230c <HAL_GPIO_Init+0x310>)
 8002236:	69fb      	ldr	r3, [r7, #28]
 8002238:	089b      	lsrs	r3, r3, #2
 800223a:	3302      	adds	r3, #2
 800223c:	69ba      	ldr	r2, [r7, #24]
 800223e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002242:	4b3b      	ldr	r3, [pc, #236]	@ (8002330 <HAL_GPIO_Init+0x334>)
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	43db      	mvns	r3, r3
 800224c:	69ba      	ldr	r2, [r7, #24]
 800224e:	4013      	ands	r3, r2
 8002250:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d003      	beq.n	8002266 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800225e:	69ba      	ldr	r2, [r7, #24]
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	4313      	orrs	r3, r2
 8002264:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002266:	4a32      	ldr	r2, [pc, #200]	@ (8002330 <HAL_GPIO_Init+0x334>)
 8002268:	69bb      	ldr	r3, [r7, #24]
 800226a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800226c:	4b30      	ldr	r3, [pc, #192]	@ (8002330 <HAL_GPIO_Init+0x334>)
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	43db      	mvns	r3, r3
 8002276:	69ba      	ldr	r2, [r7, #24]
 8002278:	4013      	ands	r3, r2
 800227a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d003      	beq.n	8002290 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002288:	69ba      	ldr	r2, [r7, #24]
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	4313      	orrs	r3, r2
 800228e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002290:	4a27      	ldr	r2, [pc, #156]	@ (8002330 <HAL_GPIO_Init+0x334>)
 8002292:	69bb      	ldr	r3, [r7, #24]
 8002294:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002296:	4b26      	ldr	r3, [pc, #152]	@ (8002330 <HAL_GPIO_Init+0x334>)
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	43db      	mvns	r3, r3
 80022a0:	69ba      	ldr	r2, [r7, #24]
 80022a2:	4013      	ands	r3, r2
 80022a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d003      	beq.n	80022ba <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80022b2:	69ba      	ldr	r2, [r7, #24]
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	4313      	orrs	r3, r2
 80022b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80022ba:	4a1d      	ldr	r2, [pc, #116]	@ (8002330 <HAL_GPIO_Init+0x334>)
 80022bc:	69bb      	ldr	r3, [r7, #24]
 80022be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002330 <HAL_GPIO_Init+0x334>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	43db      	mvns	r3, r3
 80022ca:	69ba      	ldr	r2, [r7, #24]
 80022cc:	4013      	ands	r3, r2
 80022ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d003      	beq.n	80022e4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80022dc:	69ba      	ldr	r2, [r7, #24]
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80022e4:	4a12      	ldr	r2, [pc, #72]	@ (8002330 <HAL_GPIO_Init+0x334>)
 80022e6:	69bb      	ldr	r3, [r7, #24]
 80022e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	3301      	adds	r3, #1
 80022ee:	61fb      	str	r3, [r7, #28]
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	2b0f      	cmp	r3, #15
 80022f4:	f67f ae90 	bls.w	8002018 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80022f8:	bf00      	nop
 80022fa:	bf00      	nop
 80022fc:	3724      	adds	r7, #36	@ 0x24
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop
 8002308:	40023800 	.word	0x40023800
 800230c:	40013800 	.word	0x40013800
 8002310:	40020000 	.word	0x40020000
 8002314:	40020400 	.word	0x40020400
 8002318:	40020800 	.word	0x40020800
 800231c:	40020c00 	.word	0x40020c00
 8002320:	40021000 	.word	0x40021000
 8002324:	40021400 	.word	0x40021400
 8002328:	40021800 	.word	0x40021800
 800232c:	40021c00 	.word	0x40021c00
 8002330:	40013c00 	.word	0x40013c00

08002334 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002334:	b480      	push	{r7}
 8002336:	b085      	sub	sp, #20
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	460b      	mov	r3, r1
 800233e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	691a      	ldr	r2, [r3, #16]
 8002344:	887b      	ldrh	r3, [r7, #2]
 8002346:	4013      	ands	r3, r2
 8002348:	2b00      	cmp	r3, #0
 800234a:	d002      	beq.n	8002352 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800234c:	2301      	movs	r3, #1
 800234e:	73fb      	strb	r3, [r7, #15]
 8002350:	e001      	b.n	8002356 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002352:	2300      	movs	r3, #0
 8002354:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002356:	7bfb      	ldrb	r3, [r7, #15]
}
 8002358:	4618      	mov	r0, r3
 800235a:	3714      	adds	r7, #20
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr

08002364 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	460b      	mov	r3, r1
 800236e:	807b      	strh	r3, [r7, #2]
 8002370:	4613      	mov	r3, r2
 8002372:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002374:	787b      	ldrb	r3, [r7, #1]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d003      	beq.n	8002382 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800237a:	887a      	ldrh	r2, [r7, #2]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002380:	e003      	b.n	800238a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002382:	887b      	ldrh	r3, [r7, #2]
 8002384:	041a      	lsls	r2, r3, #16
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	619a      	str	r2, [r3, #24]
}
 800238a:	bf00      	nop
 800238c:	370c      	adds	r7, #12
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr
	...

08002398 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b088      	sub	sp, #32
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d101      	bne.n	80023aa <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e128      	b.n	80025fc <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d109      	bne.n	80023ca <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a90      	ldr	r2, [pc, #576]	@ (8002604 <HAL_I2S_Init+0x26c>)
 80023c2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f7fe fe5f 	bl	8001088 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2202      	movs	r2, #2
 80023ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	69db      	ldr	r3, [r3, #28]
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	6812      	ldr	r2, [r2, #0]
 80023dc:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80023e0:	f023 030f 	bic.w	r3, r3, #15
 80023e4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	2202      	movs	r2, #2
 80023ec:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	695b      	ldr	r3, [r3, #20]
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d060      	beq.n	80024b8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	68db      	ldr	r3, [r3, #12]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d102      	bne.n	8002404 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80023fe:	2310      	movs	r3, #16
 8002400:	617b      	str	r3, [r7, #20]
 8002402:	e001      	b.n	8002408 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002404:	2320      	movs	r3, #32
 8002406:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	2b20      	cmp	r3, #32
 800240e:	d802      	bhi.n	8002416 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	005b      	lsls	r3, r3, #1
 8002414:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002416:	2001      	movs	r0, #1
 8002418:	f003 f86c 	bl	80054f4 <HAL_RCCEx_GetPeriphCLKFreq>
 800241c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	691b      	ldr	r3, [r3, #16]
 8002422:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002426:	d125      	bne.n	8002474 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d010      	beq.n	8002452 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	68fa      	ldr	r2, [r7, #12]
 8002436:	fbb2 f2f3 	udiv	r2, r2, r3
 800243a:	4613      	mov	r3, r2
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	4413      	add	r3, r2
 8002440:	005b      	lsls	r3, r3, #1
 8002442:	461a      	mov	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	695b      	ldr	r3, [r3, #20]
 8002448:	fbb2 f3f3 	udiv	r3, r2, r3
 800244c:	3305      	adds	r3, #5
 800244e:	613b      	str	r3, [r7, #16]
 8002450:	e01f      	b.n	8002492 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	00db      	lsls	r3, r3, #3
 8002456:	68fa      	ldr	r2, [r7, #12]
 8002458:	fbb2 f2f3 	udiv	r2, r2, r3
 800245c:	4613      	mov	r3, r2
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	4413      	add	r3, r2
 8002462:	005b      	lsls	r3, r3, #1
 8002464:	461a      	mov	r2, r3
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	695b      	ldr	r3, [r3, #20]
 800246a:	fbb2 f3f3 	udiv	r3, r2, r3
 800246e:	3305      	adds	r3, #5
 8002470:	613b      	str	r3, [r7, #16]
 8002472:	e00e      	b.n	8002492 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002474:	68fa      	ldr	r2, [r7, #12]
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	fbb2 f2f3 	udiv	r2, r2, r3
 800247c:	4613      	mov	r3, r2
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	4413      	add	r3, r2
 8002482:	005b      	lsls	r3, r3, #1
 8002484:	461a      	mov	r2, r3
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	695b      	ldr	r3, [r3, #20]
 800248a:	fbb2 f3f3 	udiv	r3, r2, r3
 800248e:	3305      	adds	r3, #5
 8002490:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	4a5c      	ldr	r2, [pc, #368]	@ (8002608 <HAL_I2S_Init+0x270>)
 8002496:	fba2 2303 	umull	r2, r3, r2, r3
 800249a:	08db      	lsrs	r3, r3, #3
 800249c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	f003 0301 	and.w	r3, r3, #1
 80024a4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80024a6:	693a      	ldr	r2, [r7, #16]
 80024a8:	69bb      	ldr	r3, [r7, #24]
 80024aa:	1ad3      	subs	r3, r2, r3
 80024ac:	085b      	lsrs	r3, r3, #1
 80024ae:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	021b      	lsls	r3, r3, #8
 80024b4:	61bb      	str	r3, [r7, #24]
 80024b6:	e003      	b.n	80024c0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80024b8:	2302      	movs	r3, #2
 80024ba:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80024bc:	2300      	movs	r3, #0
 80024be:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d902      	bls.n	80024cc <HAL_I2S_Init+0x134>
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	2bff      	cmp	r3, #255	@ 0xff
 80024ca:	d907      	bls.n	80024dc <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024d0:	f043 0210 	orr.w	r2, r3, #16
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e08f      	b.n	80025fc <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	691a      	ldr	r2, [r3, #16]
 80024e0:	69bb      	ldr	r3, [r7, #24]
 80024e2:	ea42 0103 	orr.w	r1, r2, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	69fa      	ldr	r2, [r7, #28]
 80024ec:	430a      	orrs	r2, r1
 80024ee:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	69db      	ldr	r3, [r3, #28]
 80024f6:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80024fa:	f023 030f 	bic.w	r3, r3, #15
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	6851      	ldr	r1, [r2, #4]
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	6892      	ldr	r2, [r2, #8]
 8002506:	4311      	orrs	r1, r2
 8002508:	687a      	ldr	r2, [r7, #4]
 800250a:	68d2      	ldr	r2, [r2, #12]
 800250c:	4311      	orrs	r1, r2
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	6992      	ldr	r2, [r2, #24]
 8002512:	430a      	orrs	r2, r1
 8002514:	431a      	orrs	r2, r3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800251e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6a1b      	ldr	r3, [r3, #32]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d161      	bne.n	80025ec <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	4a38      	ldr	r2, [pc, #224]	@ (800260c <HAL_I2S_Init+0x274>)
 800252c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a37      	ldr	r2, [pc, #220]	@ (8002610 <HAL_I2S_Init+0x278>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d101      	bne.n	800253c <HAL_I2S_Init+0x1a4>
 8002538:	4b36      	ldr	r3, [pc, #216]	@ (8002614 <HAL_I2S_Init+0x27c>)
 800253a:	e001      	b.n	8002540 <HAL_I2S_Init+0x1a8>
 800253c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002540:	69db      	ldr	r3, [r3, #28]
 8002542:	687a      	ldr	r2, [r7, #4]
 8002544:	6812      	ldr	r2, [r2, #0]
 8002546:	4932      	ldr	r1, [pc, #200]	@ (8002610 <HAL_I2S_Init+0x278>)
 8002548:	428a      	cmp	r2, r1
 800254a:	d101      	bne.n	8002550 <HAL_I2S_Init+0x1b8>
 800254c:	4a31      	ldr	r2, [pc, #196]	@ (8002614 <HAL_I2S_Init+0x27c>)
 800254e:	e001      	b.n	8002554 <HAL_I2S_Init+0x1bc>
 8002550:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002554:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002558:	f023 030f 	bic.w	r3, r3, #15
 800255c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a2b      	ldr	r2, [pc, #172]	@ (8002610 <HAL_I2S_Init+0x278>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d101      	bne.n	800256c <HAL_I2S_Init+0x1d4>
 8002568:	4b2a      	ldr	r3, [pc, #168]	@ (8002614 <HAL_I2S_Init+0x27c>)
 800256a:	e001      	b.n	8002570 <HAL_I2S_Init+0x1d8>
 800256c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002570:	2202      	movs	r2, #2
 8002572:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a25      	ldr	r2, [pc, #148]	@ (8002610 <HAL_I2S_Init+0x278>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d101      	bne.n	8002582 <HAL_I2S_Init+0x1ea>
 800257e:	4b25      	ldr	r3, [pc, #148]	@ (8002614 <HAL_I2S_Init+0x27c>)
 8002580:	e001      	b.n	8002586 <HAL_I2S_Init+0x1ee>
 8002582:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002586:	69db      	ldr	r3, [r3, #28]
 8002588:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002592:	d003      	beq.n	800259c <HAL_I2S_Init+0x204>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d103      	bne.n	80025a4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800259c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025a0:	613b      	str	r3, [r7, #16]
 80025a2:	e001      	b.n	80025a8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80025a4:	2300      	movs	r3, #0
 80025a6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80025b2:	4313      	orrs	r3, r2
 80025b4:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	68db      	ldr	r3, [r3, #12]
 80025ba:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80025bc:	4313      	orrs	r3, r2
 80025be:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	699b      	ldr	r3, [r3, #24]
 80025c4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80025c6:	4313      	orrs	r3, r2
 80025c8:	b29a      	uxth	r2, r3
 80025ca:	897b      	ldrh	r3, [r7, #10]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80025d4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a0d      	ldr	r2, [pc, #52]	@ (8002610 <HAL_I2S_Init+0x278>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d101      	bne.n	80025e4 <HAL_I2S_Init+0x24c>
 80025e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002614 <HAL_I2S_Init+0x27c>)
 80025e2:	e001      	b.n	80025e8 <HAL_I2S_Init+0x250>
 80025e4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80025e8:	897a      	ldrh	r2, [r7, #10]
 80025ea:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2200      	movs	r2, #0
 80025f0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2201      	movs	r2, #1
 80025f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80025fa:	2300      	movs	r3, #0
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3720      	adds	r7, #32
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	08002eb9 	.word	0x08002eb9
 8002608:	cccccccd 	.word	0xcccccccd
 800260c:	08003041 	.word	0x08003041
 8002610:	40003800 	.word	0x40003800
 8002614:	40003400 	.word	0x40003400

08002618 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b086      	sub	sp, #24
 800261c:	af00      	add	r7, sp, #0
 800261e:	60f8      	str	r0, [r7, #12]
 8002620:	60b9      	str	r1, [r7, #8]
 8002622:	4613      	mov	r3, r2
 8002624:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d002      	beq.n	8002632 <HAL_I2S_Receive_DMA+0x1a>
 800262c:	88fb      	ldrh	r3, [r7, #6]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d101      	bne.n	8002636 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e09d      	b.n	8002772 <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800263c:	b2db      	uxtb	r3, r3
 800263e:	2b01      	cmp	r3, #1
 8002640:	d001      	beq.n	8002646 <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 8002642:	2302      	movs	r3, #2
 8002644:	e095      	b.n	8002772 <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800264c:	b2db      	uxtb	r3, r3
 800264e:	2b01      	cmp	r3, #1
 8002650:	d101      	bne.n	8002656 <HAL_I2S_Receive_DMA+0x3e>
 8002652:	2302      	movs	r3, #2
 8002654:	e08d      	b.n	8002772 <HAL_I2S_Receive_DMA+0x15a>
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	2201      	movs	r2, #1
 800265a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2204      	movs	r2, #4
 8002662:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2200      	movs	r2, #0
 800266a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	68ba      	ldr	r2, [r7, #8]
 8002670:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	69db      	ldr	r3, [r3, #28]
 8002678:	f003 0307 	and.w	r3, r3, #7
 800267c:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	2b03      	cmp	r3, #3
 8002682:	d002      	beq.n	800268a <HAL_I2S_Receive_DMA+0x72>
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	2b05      	cmp	r3, #5
 8002688:	d10a      	bne.n	80026a0 <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 800268a:	88fb      	ldrh	r3, [r7, #6]
 800268c:	005b      	lsls	r3, r3, #1
 800268e:	b29a      	uxth	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 8002694:	88fb      	ldrh	r3, [r7, #6]
 8002696:	005b      	lsls	r3, r3, #1
 8002698:	b29a      	uxth	r2, r3
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	865a      	strh	r2, [r3, #50]	@ 0x32
 800269e:	e005      	b.n	80026ac <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	88fa      	ldrh	r2, [r7, #6]
 80026a4:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	88fa      	ldrh	r2, [r7, #6]
 80026aa:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026b0:	4a32      	ldr	r2, [pc, #200]	@ (800277c <HAL_I2S_Receive_DMA+0x164>)
 80026b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026b8:	4a31      	ldr	r2, [pc, #196]	@ (8002780 <HAL_I2S_Receive_DMA+0x168>)
 80026ba:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026c0:	4a30      	ldr	r2, [pc, #192]	@ (8002784 <HAL_I2S_Receive_DMA+0x16c>)
 80026c2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	69db      	ldr	r3, [r3, #28]
 80026ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80026ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80026d2:	d10a      	bne.n	80026ea <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80026d4:	2300      	movs	r3, #0
 80026d6:	613b      	str	r3, [r7, #16]
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	68db      	ldr	r3, [r3, #12]
 80026de:	613b      	str	r3, [r7, #16]
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	613b      	str	r3, [r7, #16]
 80026e8:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	330c      	adds	r3, #12
 80026f4:	4619      	mov	r1, r3
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026fa:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8002700:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002702:	f7ff f949 	bl	8001998 <HAL_DMA_Start_IT>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	d00f      	beq.n	800272c <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002710:	f043 0208 	orr.w	r2, r3, #8
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	2201      	movs	r2, #1
 800271c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	2200      	movs	r2, #0
 8002724:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e022      	b.n	8002772 <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	2200      	movs	r2, #0
 8002730:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f003 0301 	and.w	r3, r3, #1
 800273e:	2b00      	cmp	r3, #0
 8002740:	d107      	bne.n	8002752 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	685a      	ldr	r2, [r3, #4]
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f042 0201 	orr.w	r2, r2, #1
 8002750:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	69db      	ldr	r3, [r3, #28]
 8002758:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800275c:	2b00      	cmp	r3, #0
 800275e:	d107      	bne.n	8002770 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	69da      	ldr	r2, [r3, #28]
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800276e:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	3718      	adds	r7, #24
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	08002d97 	.word	0x08002d97
 8002780:	08002d55 	.word	0x08002d55
 8002784:	08002db3 	.word	0x08002db3

08002788 <HAL_I2S_DMAPause>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002796:	b2db      	uxtb	r3, r3
 8002798:	2b01      	cmp	r3, #1
 800279a:	d101      	bne.n	80027a0 <HAL_I2S_DMAPause+0x18>
 800279c:	2302      	movs	r3, #2
 800279e:	e04a      	b.n	8002836 <HAL_I2S_DMAPause+0xae>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2201      	movs	r2, #1
 80027a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	2b03      	cmp	r3, #3
 80027b2:	d108      	bne.n	80027c6 <HAL_I2S_DMAPause+0x3e>
  {
    /* Disable the I2S DMA Tx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	685a      	ldr	r2, [r3, #4]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f022 0202 	bic.w	r2, r2, #2
 80027c2:	605a      	str	r2, [r3, #4]
 80027c4:	e032      	b.n	800282c <HAL_I2S_DMAPause+0xa4>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	2b04      	cmp	r3, #4
 80027d0:	d108      	bne.n	80027e4 <HAL_I2S_DMAPause+0x5c>
  {
    /* Disable the I2S DMA Rx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	685a      	ldr	r2, [r3, #4]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f022 0201 	bic.w	r2, r2, #1
 80027e0:	605a      	str	r2, [r3, #4]
 80027e2:	e023      	b.n	800282c <HAL_I2S_DMAPause+0xa4>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	2b05      	cmp	r3, #5
 80027ee:	d11d      	bne.n	800282c <HAL_I2S_DMAPause+0xa4>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	685a      	ldr	r2, [r3, #4]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f022 0203 	bic.w	r2, r2, #3
 80027fe:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a0f      	ldr	r2, [pc, #60]	@ (8002844 <HAL_I2S_DMAPause+0xbc>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d101      	bne.n	800280e <HAL_I2S_DMAPause+0x86>
 800280a:	4b0f      	ldr	r3, [pc, #60]	@ (8002848 <HAL_I2S_DMAPause+0xc0>)
 800280c:	e001      	b.n	8002812 <HAL_I2S_DMAPause+0x8a>
 800280e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002812:	685a      	ldr	r2, [r3, #4]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	490a      	ldr	r1, [pc, #40]	@ (8002844 <HAL_I2S_DMAPause+0xbc>)
 800281a:	428b      	cmp	r3, r1
 800281c:	d101      	bne.n	8002822 <HAL_I2S_DMAPause+0x9a>
 800281e:	4b0a      	ldr	r3, [pc, #40]	@ (8002848 <HAL_I2S_DMAPause+0xc0>)
 8002820:	e001      	b.n	8002826 <HAL_I2S_DMAPause+0x9e>
 8002822:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002826:	f022 0203 	bic.w	r2, r2, #3
 800282a:	605a      	str	r2, [r3, #4]
  {
    /* nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2200      	movs	r2, #0
 8002830:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002834:	2300      	movs	r3, #0
}
 8002836:	4618      	mov	r0, r3
 8002838:	370c      	adds	r7, #12
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop
 8002844:	40003800 	.word	0x40003800
 8002848:	40003400 	.word	0x40003400

0800284c <HAL_I2S_DMAResume>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s)
{
 800284c:	b480      	push	{r7}
 800284e:	b083      	sub	sp, #12
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800285a:	b2db      	uxtb	r3, r3
 800285c:	2b01      	cmp	r3, #1
 800285e:	d101      	bne.n	8002864 <HAL_I2S_DMAResume+0x18>
 8002860:	2302      	movs	r3, #2
 8002862:	e07d      	b.n	8002960 <HAL_I2S_DMAResume+0x114>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2201      	movs	r2, #1
 8002868:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002872:	b2db      	uxtb	r3, r3
 8002874:	2b03      	cmp	r3, #3
 8002876:	d108      	bne.n	800288a <HAL_I2S_DMAResume+0x3e>
  {
    /* Enable the I2S DMA Tx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	685a      	ldr	r2, [r3, #4]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f042 0202 	orr.w	r2, r2, #2
 8002886:	605a      	str	r2, [r3, #4]
 8002888:	e056      	b.n	8002938 <HAL_I2S_DMAResume+0xec>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002890:	b2db      	uxtb	r3, r3
 8002892:	2b04      	cmp	r3, #4
 8002894:	d108      	bne.n	80028a8 <HAL_I2S_DMAResume+0x5c>
  {
    /* Enable the I2S DMA Rx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	685a      	ldr	r2, [r3, #4]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f042 0201 	orr.w	r2, r2, #1
 80028a4:	605a      	str	r2, [r3, #4]
 80028a6:	e047      	b.n	8002938 <HAL_I2S_DMAResume+0xec>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	2b05      	cmp	r3, #5
 80028b2:	d141      	bne.n	8002938 <HAL_I2S_DMAResume+0xec>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    SET_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	685a      	ldr	r2, [r3, #4]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f042 0203 	orr.w	r2, r2, #3
 80028c2:	605a      	str	r2, [r3, #4]
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a28      	ldr	r2, [pc, #160]	@ (800296c <HAL_I2S_DMAResume+0x120>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d101      	bne.n	80028d2 <HAL_I2S_DMAResume+0x86>
 80028ce:	4b28      	ldr	r3, [pc, #160]	@ (8002970 <HAL_I2S_DMAResume+0x124>)
 80028d0:	e001      	b.n	80028d6 <HAL_I2S_DMAResume+0x8a>
 80028d2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80028d6:	685a      	ldr	r2, [r3, #4]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4923      	ldr	r1, [pc, #140]	@ (800296c <HAL_I2S_DMAResume+0x120>)
 80028de:	428b      	cmp	r3, r1
 80028e0:	d101      	bne.n	80028e6 <HAL_I2S_DMAResume+0x9a>
 80028e2:	4b23      	ldr	r3, [pc, #140]	@ (8002970 <HAL_I2S_DMAResume+0x124>)
 80028e4:	e001      	b.n	80028ea <HAL_I2S_DMAResume+0x9e>
 80028e6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80028ea:	f042 0203 	orr.w	r2, r2, #3
 80028ee:	605a      	str	r2, [r3, #4]

    /* If the I2Sext peripheral is still not enabled, enable it */
    if ((I2SxEXT(hi2s->Instance)->I2SCFGR & SPI_I2SCFGR_I2SE) == 0U)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a1d      	ldr	r2, [pc, #116]	@ (800296c <HAL_I2S_DMAResume+0x120>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d101      	bne.n	80028fe <HAL_I2S_DMAResume+0xb2>
 80028fa:	4b1d      	ldr	r3, [pc, #116]	@ (8002970 <HAL_I2S_DMAResume+0x124>)
 80028fc:	e001      	b.n	8002902 <HAL_I2S_DMAResume+0xb6>
 80028fe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002902:	69db      	ldr	r3, [r3, #28]
 8002904:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002908:	2b00      	cmp	r3, #0
 800290a:	d115      	bne.n	8002938 <HAL_I2S_DMAResume+0xec>
    {
      /* Enable I2Sext peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a16      	ldr	r2, [pc, #88]	@ (800296c <HAL_I2S_DMAResume+0x120>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d101      	bne.n	800291a <HAL_I2S_DMAResume+0xce>
 8002916:	4b16      	ldr	r3, [pc, #88]	@ (8002970 <HAL_I2S_DMAResume+0x124>)
 8002918:	e001      	b.n	800291e <HAL_I2S_DMAResume+0xd2>
 800291a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800291e:	69da      	ldr	r2, [r3, #28]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4911      	ldr	r1, [pc, #68]	@ (800296c <HAL_I2S_DMAResume+0x120>)
 8002926:	428b      	cmp	r3, r1
 8002928:	d101      	bne.n	800292e <HAL_I2S_DMAResume+0xe2>
 800292a:	4b11      	ldr	r3, [pc, #68]	@ (8002970 <HAL_I2S_DMAResume+0x124>)
 800292c:	e001      	b.n	8002932 <HAL_I2S_DMAResume+0xe6>
 800292e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002932:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002936:	61da      	str	r2, [r3, #28]
  {
    /* nothing to do */
  }

  /* If the I2S peripheral is still not enabled, enable it */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	69db      	ldr	r3, [r3, #28]
 800293e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002942:	2b00      	cmp	r3, #0
 8002944:	d107      	bne.n	8002956 <HAL_I2S_DMAResume+0x10a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	69da      	ldr	r2, [r3, #28]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002954:	61da      	str	r2, [r3, #28]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2200      	movs	r2, #0
 800295a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800295e:	2300      	movs	r3, #0
}
 8002960:	4618      	mov	r0, r3
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr
 800296c:	40003800 	.word	0x40003800
 8002970:	40003400 	.word	0x40003400

08002974 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b088      	sub	sp, #32
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 800297c:	2300      	movs	r3, #0
 800297e:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002988:	d004      	beq.n	8002994 <HAL_I2S_DMAStop+0x20>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	2b00      	cmp	r3, #0
 8002990:	f040 80d1 	bne.w	8002b36 <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002998:	2b00      	cmp	r3, #0
 800299a:	d00f      	beq.n	80029bc <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029a0:	4618      	mov	r0, r3
 80029a2:	f7ff f851 	bl	8001a48 <HAL_DMA_Abort>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d007      	beq.n	80029bc <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029b0:	f043 0208 	orr.w	r2, r3, #8
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 80029bc:	2364      	movs	r3, #100	@ 0x64
 80029be:	2201      	movs	r2, #1
 80029c0:	2102      	movs	r1, #2
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f000 fb02 	bl	8002fcc <I2S_WaitFlagStateUntilTimeout>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d00b      	beq.n	80029e6 <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029d2:	f043 0201 	orr.w	r2, r3, #1
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2201      	movs	r2, #1
 80029de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 80029e6:	2364      	movs	r3, #100	@ 0x64
 80029e8:	2200      	movs	r2, #0
 80029ea:	2180      	movs	r1, #128	@ 0x80
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f000 faed 	bl	8002fcc <I2S_WaitFlagStateUntilTimeout>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d00b      	beq.n	8002a10 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029fc:	f043 0201 	orr.w	r2, r3, #1
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	69da      	ldr	r2, [r3, #28]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a1e:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002a20:	2300      	movs	r3, #0
 8002a22:	617b      	str	r3, [r7, #20]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	617b      	str	r3, [r7, #20]
 8002a2c:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	685a      	ldr	r2, [r3, #4]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f022 0202 	bic.w	r2, r2, #2
 8002a3c:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	2b05      	cmp	r3, #5
 8002a48:	f040 8165 	bne.w	8002d16 <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d00f      	beq.n	8002a74 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f7fe fff5 	bl	8001a48 <HAL_DMA_Abort>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d007      	beq.n	8002a74 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a68:	f043 0208 	orr.w	r2, r3, #8
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a8a      	ldr	r2, [pc, #552]	@ (8002ca4 <HAL_I2S_DMAStop+0x330>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d101      	bne.n	8002a82 <HAL_I2S_DMAStop+0x10e>
 8002a7e:	4b8a      	ldr	r3, [pc, #552]	@ (8002ca8 <HAL_I2S_DMAStop+0x334>)
 8002a80:	e001      	b.n	8002a86 <HAL_I2S_DMAStop+0x112>
 8002a82:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002a86:	69da      	ldr	r2, [r3, #28]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4985      	ldr	r1, [pc, #532]	@ (8002ca4 <HAL_I2S_DMAStop+0x330>)
 8002a8e:	428b      	cmp	r3, r1
 8002a90:	d101      	bne.n	8002a96 <HAL_I2S_DMAStop+0x122>
 8002a92:	4b85      	ldr	r3, [pc, #532]	@ (8002ca8 <HAL_I2S_DMAStop+0x334>)
 8002a94:	e001      	b.n	8002a9a <HAL_I2S_DMAStop+0x126>
 8002a96:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002a9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a9e:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	613b      	str	r3, [r7, #16]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a7e      	ldr	r2, [pc, #504]	@ (8002ca4 <HAL_I2S_DMAStop+0x330>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d101      	bne.n	8002ab2 <HAL_I2S_DMAStop+0x13e>
 8002aae:	4b7e      	ldr	r3, [pc, #504]	@ (8002ca8 <HAL_I2S_DMAStop+0x334>)
 8002ab0:	e001      	b.n	8002ab6 <HAL_I2S_DMAStop+0x142>
 8002ab2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	613b      	str	r3, [r7, #16]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a79      	ldr	r2, [pc, #484]	@ (8002ca4 <HAL_I2S_DMAStop+0x330>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d101      	bne.n	8002ac8 <HAL_I2S_DMAStop+0x154>
 8002ac4:	4b78      	ldr	r3, [pc, #480]	@ (8002ca8 <HAL_I2S_DMAStop+0x334>)
 8002ac6:	e001      	b.n	8002acc <HAL_I2S_DMAStop+0x158>
 8002ac8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	613b      	str	r3, [r7, #16]
 8002ad0:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a73      	ldr	r2, [pc, #460]	@ (8002ca4 <HAL_I2S_DMAStop+0x330>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d101      	bne.n	8002ae0 <HAL_I2S_DMAStop+0x16c>
 8002adc:	4b72      	ldr	r3, [pc, #456]	@ (8002ca8 <HAL_I2S_DMAStop+0x334>)
 8002ade:	e001      	b.n	8002ae4 <HAL_I2S_DMAStop+0x170>
 8002ae0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002ae4:	685a      	ldr	r2, [r3, #4]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	496e      	ldr	r1, [pc, #440]	@ (8002ca4 <HAL_I2S_DMAStop+0x330>)
 8002aec:	428b      	cmp	r3, r1
 8002aee:	d101      	bne.n	8002af4 <HAL_I2S_DMAStop+0x180>
 8002af0:	4b6d      	ldr	r3, [pc, #436]	@ (8002ca8 <HAL_I2S_DMAStop+0x334>)
 8002af2:	e001      	b.n	8002af8 <HAL_I2S_DMAStop+0x184>
 8002af4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002af8:	f022 0201 	bic.w	r2, r2, #1
 8002afc:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d10c      	bne.n	8002b20 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b0a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2201      	movs	r2, #1
 8002b16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        errorcode = HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8002b1e:	e0fa      	b.n	8002d16 <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a5f      	ldr	r2, [pc, #380]	@ (8002ca4 <HAL_I2S_DMAStop+0x330>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d101      	bne.n	8002b2e <HAL_I2S_DMAStop+0x1ba>
 8002b2a:	4b5f      	ldr	r3, [pc, #380]	@ (8002ca8 <HAL_I2S_DMAStop+0x334>)
 8002b2c:	e001      	b.n	8002b32 <HAL_I2S_DMAStop+0x1be>
 8002b2e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b32:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8002b34:	e0ef      	b.n	8002d16 <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002b3e:	d005      	beq.n	8002b4c <HAL_I2S_DMAStop+0x1d8>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b48:	f040 80e5 	bne.w	8002d16 <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d00f      	beq.n	8002b74 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f7fe ff75 	bl	8001a48 <HAL_DMA_Abort>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d007      	beq.n	8002b74 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b68:	f043 0208 	orr.w	r2, r3, #8
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	2b05      	cmp	r3, #5
 8002b7e:	f040 809a 	bne.w	8002cb6 <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d00f      	beq.n	8002baa <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f7fe ff5a 	bl	8001a48 <HAL_DMA_Abort>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d007      	beq.n	8002baa <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b9e:	f043 0208 	orr.w	r2, r3, #8
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 8002baa:	f7fe fd35 	bl	8001618 <HAL_GetTick>
 8002bae:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8002bb0:	e012      	b.n	8002bd8 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8002bb2:	f7fe fd31 	bl	8001618 <HAL_GetTick>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	69bb      	ldr	r3, [r7, #24]
 8002bba:	1ad3      	subs	r3, r2, r3
 8002bbc:	2b64      	cmp	r3, #100	@ 0x64
 8002bbe:	d90b      	bls.n	8002bd8 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bc4:	f043 0201 	orr.w	r2, r3, #1
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a31      	ldr	r2, [pc, #196]	@ (8002ca4 <HAL_I2S_DMAStop+0x330>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d101      	bne.n	8002be6 <HAL_I2S_DMAStop+0x272>
 8002be2:	4b31      	ldr	r3, [pc, #196]	@ (8002ca8 <HAL_I2S_DMAStop+0x334>)
 8002be4:	e001      	b.n	8002bea <HAL_I2S_DMAStop+0x276>
 8002be6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	f003 0302 	and.w	r3, r3, #2
 8002bf0:	2b02      	cmp	r3, #2
 8002bf2:	d1de      	bne.n	8002bb2 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8002bf4:	e012      	b.n	8002c1c <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8002bf6:	f7fe fd0f 	bl	8001618 <HAL_GetTick>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	69bb      	ldr	r3, [r7, #24]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	2b64      	cmp	r3, #100	@ 0x64
 8002c02:	d90b      	bls.n	8002c1c <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c08:	f043 0201 	orr.w	r2, r3, #1
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2201      	movs	r2, #1
 8002c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a20      	ldr	r2, [pc, #128]	@ (8002ca4 <HAL_I2S_DMAStop+0x330>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d101      	bne.n	8002c2a <HAL_I2S_DMAStop+0x2b6>
 8002c26:	4b20      	ldr	r3, [pc, #128]	@ (8002ca8 <HAL_I2S_DMAStop+0x334>)
 8002c28:	e001      	b.n	8002c2e <HAL_I2S_DMAStop+0x2ba>
 8002c2a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c34:	2b80      	cmp	r3, #128	@ 0x80
 8002c36:	d0de      	beq.n	8002bf6 <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a19      	ldr	r2, [pc, #100]	@ (8002ca4 <HAL_I2S_DMAStop+0x330>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d101      	bne.n	8002c46 <HAL_I2S_DMAStop+0x2d2>
 8002c42:	4b19      	ldr	r3, [pc, #100]	@ (8002ca8 <HAL_I2S_DMAStop+0x334>)
 8002c44:	e001      	b.n	8002c4a <HAL_I2S_DMAStop+0x2d6>
 8002c46:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c4a:	69da      	ldr	r2, [r3, #28]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4914      	ldr	r1, [pc, #80]	@ (8002ca4 <HAL_I2S_DMAStop+0x330>)
 8002c52:	428b      	cmp	r3, r1
 8002c54:	d101      	bne.n	8002c5a <HAL_I2S_DMAStop+0x2e6>
 8002c56:	4b14      	ldr	r3, [pc, #80]	@ (8002ca8 <HAL_I2S_DMAStop+0x334>)
 8002c58:	e001      	b.n	8002c5e <HAL_I2S_DMAStop+0x2ea>
 8002c5a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c5e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c62:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 8002c64:	2300      	movs	r3, #0
 8002c66:	60fb      	str	r3, [r7, #12]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a0d      	ldr	r2, [pc, #52]	@ (8002ca4 <HAL_I2S_DMAStop+0x330>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d101      	bne.n	8002c76 <HAL_I2S_DMAStop+0x302>
 8002c72:	4b0d      	ldr	r3, [pc, #52]	@ (8002ca8 <HAL_I2S_DMAStop+0x334>)
 8002c74:	e001      	b.n	8002c7a <HAL_I2S_DMAStop+0x306>
 8002c76:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	60fb      	str	r3, [r7, #12]
 8002c7e:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a07      	ldr	r2, [pc, #28]	@ (8002ca4 <HAL_I2S_DMAStop+0x330>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d101      	bne.n	8002c8e <HAL_I2S_DMAStop+0x31a>
 8002c8a:	4b07      	ldr	r3, [pc, #28]	@ (8002ca8 <HAL_I2S_DMAStop+0x334>)
 8002c8c:	e001      	b.n	8002c92 <HAL_I2S_DMAStop+0x31e>
 8002c8e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c92:	685a      	ldr	r2, [r3, #4]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4902      	ldr	r1, [pc, #8]	@ (8002ca4 <HAL_I2S_DMAStop+0x330>)
 8002c9a:	428b      	cmp	r3, r1
 8002c9c:	d106      	bne.n	8002cac <HAL_I2S_DMAStop+0x338>
 8002c9e:	4b02      	ldr	r3, [pc, #8]	@ (8002ca8 <HAL_I2S_DMAStop+0x334>)
 8002ca0:	e006      	b.n	8002cb0 <HAL_I2S_DMAStop+0x33c>
 8002ca2:	bf00      	nop
 8002ca4:	40003800 	.word	0x40003800
 8002ca8:	40003400 	.word	0x40003400
 8002cac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002cb0:	f022 0202 	bic.w	r2, r2, #2
 8002cb4:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	69da      	ldr	r2, [r3, #28]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002cc4:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	60bb      	str	r3, [r7, #8]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	60bb      	str	r3, [r7, #8]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	60bb      	str	r3, [r7, #8]
 8002cda:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	685a      	ldr	r2, [r3, #4]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f022 0201 	bic.w	r2, r2, #1
 8002cea:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002cf4:	d10c      	bne.n	8002d10 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cfa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2201      	movs	r2, #1
 8002d06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode = HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	77fb      	strb	r3, [r7, #31]
 8002d0e:	e002      	b.n	8002d16 <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2201      	movs	r2, #1
 8002d1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return errorcode;
 8002d1e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3720      	adds	r7, #32
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}

08002d28 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	4798      	blx	r3
}
 8002d38:	bf00      	nop
 8002d3a:	3708      	adds	r7, #8
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002d48:	bf00      	nop
 8002d4a:	370c      	adds	r7, #12
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr

08002d54 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d60:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	69db      	ldr	r3, [r3, #28]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d10e      	bne.n	8002d88 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	685a      	ldr	r2, [r3, #4]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f022 0201 	bic.w	r2, r2, #1
 8002d78:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2201      	movs	r2, #1
 8002d84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8002d88:	68f8      	ldr	r0, [r7, #12]
 8002d8a:	f006 fda1 	bl	80098d0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002d8e:	bf00      	nop
 8002d90:	3710      	adds	r7, #16
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}

08002d96 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002d96:	b580      	push	{r7, lr}
 8002d98:	b084      	sub	sp, #16
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002da2:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8002da4:	68f8      	ldr	r0, [r7, #12]
 8002da6:	f006 fd83 	bl	80098b0 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002daa:	bf00      	nop
 8002dac:	3710      	adds	r7, #16
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}

08002db2 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8002db2:	b580      	push	{r7, lr}
 8002db4:	b084      	sub	sp, #16
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dbe:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	685a      	ldr	r2, [r3, #4]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f022 0203 	bic.w	r2, r2, #3
 8002dce:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2201      	movs	r2, #1
 8002de0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002de8:	f043 0208 	orr.w	r2, r3, #8
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8002df0:	68f8      	ldr	r0, [r7, #12]
 8002df2:	f7fe f905 	bl	8001000 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002df6:	bf00      	nop
 8002df8:	3710      	adds	r7, #16
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}

08002dfe <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002dfe:	b580      	push	{r7, lr}
 8002e00:	b082      	sub	sp, #8
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0a:	881a      	ldrh	r2, [r3, #0]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e16:	1c9a      	adds	r2, r3, #2
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e20:	b29b      	uxth	r3, r3
 8002e22:	3b01      	subs	r3, #1
 8002e24:	b29a      	uxth	r2, r3
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e2e:	b29b      	uxth	r3, r3
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d10e      	bne.n	8002e52 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	685a      	ldr	r2, [r3, #4]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002e42:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2201      	movs	r2, #1
 8002e48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	f7ff ff77 	bl	8002d40 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002e52:	bf00      	nop
 8002e54:	3708      	adds	r7, #8
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}

08002e5a <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002e5a:	b580      	push	{r7, lr}
 8002e5c:	b082      	sub	sp, #8
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	68da      	ldr	r2, [r3, #12]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e6c:	b292      	uxth	r2, r2
 8002e6e:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e74:	1c9a      	adds	r2, r3, #2
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002e7e:	b29b      	uxth	r3, r3
 8002e80:	3b01      	subs	r3, #1
 8002e82:	b29a      	uxth	r2, r3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002e8c:	b29b      	uxth	r3, r3
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d10e      	bne.n	8002eb0 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	685a      	ldr	r2, [r3, #4]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002ea0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f006 fd10 	bl	80098d0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002eb0:	bf00      	nop
 8002eb2:	3708      	adds	r7, #8
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}

08002eb8 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b086      	sub	sp, #24
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ece:	b2db      	uxtb	r3, r3
 8002ed0:	2b04      	cmp	r3, #4
 8002ed2:	d13a      	bne.n	8002f4a <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	f003 0301 	and.w	r3, r3, #1
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d109      	bne.n	8002ef2 <I2S_IRQHandler+0x3a>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ee8:	2b40      	cmp	r3, #64	@ 0x40
 8002eea:	d102      	bne.n	8002ef2 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002eec:	6878      	ldr	r0, [r7, #4]
 8002eee:	f7ff ffb4 	bl	8002e5a <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ef8:	2b40      	cmp	r3, #64	@ 0x40
 8002efa:	d126      	bne.n	8002f4a <I2S_IRQHandler+0x92>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f003 0320 	and.w	r3, r3, #32
 8002f06:	2b20      	cmp	r3, #32
 8002f08:	d11f      	bne.n	8002f4a <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	685a      	ldr	r2, [r3, #4]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002f18:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	613b      	str	r3, [r7, #16]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	613b      	str	r3, [r7, #16]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	613b      	str	r3, [r7, #16]
 8002f2e:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2201      	movs	r2, #1
 8002f34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f3c:	f043 0202 	orr.w	r2, r3, #2
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	f7fe f85b 	bl	8001000 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	2b03      	cmp	r3, #3
 8002f54:	d136      	bne.n	8002fc4 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	f003 0302 	and.w	r3, r3, #2
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	d109      	bne.n	8002f74 <I2S_IRQHandler+0xbc>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f6a:	2b80      	cmp	r3, #128	@ 0x80
 8002f6c:	d102      	bne.n	8002f74 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f7ff ff45 	bl	8002dfe <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	f003 0308 	and.w	r3, r3, #8
 8002f7a:	2b08      	cmp	r3, #8
 8002f7c:	d122      	bne.n	8002fc4 <I2S_IRQHandler+0x10c>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f003 0320 	and.w	r3, r3, #32
 8002f88:	2b20      	cmp	r3, #32
 8002f8a:	d11b      	bne.n	8002fc4 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	685a      	ldr	r2, [r3, #4]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002f9a:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	60fb      	str	r3, [r7, #12]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	60fb      	str	r3, [r7, #12]
 8002fa8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2201      	movs	r2, #1
 8002fae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fb6:	f043 0204 	orr.w	r2, r3, #4
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	f7fe f81e 	bl	8001000 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002fc4:	bf00      	nop
 8002fc6:	3718      	adds	r7, #24
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b086      	sub	sp, #24
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	60f8      	str	r0, [r7, #12]
 8002fd4:	60b9      	str	r1, [r7, #8]
 8002fd6:	603b      	str	r3, [r7, #0]
 8002fd8:	4613      	mov	r3, r2
 8002fda:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8002fdc:	f7fe fb1c 	bl	8001618 <HAL_GetTick>
 8002fe0:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8002fe2:	e018      	b.n	8003016 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fea:	d014      	beq.n	8003016 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8002fec:	f7fe fb14 	bl	8001618 <HAL_GetTick>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	683a      	ldr	r2, [r7, #0]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d902      	bls.n	8003002 <I2S_WaitFlagStateUntilTimeout+0x36>
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d109      	bne.n	8003016 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2201      	movs	r2, #1
 8003006:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2200      	movs	r2, #0
 800300e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e00f      	b.n	8003036 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	689a      	ldr	r2, [r3, #8]
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	4013      	ands	r3, r2
 8003020:	68ba      	ldr	r2, [r7, #8]
 8003022:	429a      	cmp	r2, r3
 8003024:	bf0c      	ite	eq
 8003026:	2301      	moveq	r3, #1
 8003028:	2300      	movne	r3, #0
 800302a:	b2db      	uxtb	r3, r3
 800302c:	461a      	mov	r2, r3
 800302e:	79fb      	ldrb	r3, [r7, #7]
 8003030:	429a      	cmp	r2, r3
 8003032:	d1d7      	bne.n	8002fe4 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8003034:	2300      	movs	r3, #0
}
 8003036:	4618      	mov	r0, r3
 8003038:	3718      	adds	r7, #24
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
	...

08003040 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b088      	sub	sp, #32
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a92      	ldr	r2, [pc, #584]	@ (80032a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d101      	bne.n	800305e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800305a:	4b92      	ldr	r3, [pc, #584]	@ (80032a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800305c:	e001      	b.n	8003062 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800305e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a8b      	ldr	r2, [pc, #556]	@ (80032a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d101      	bne.n	800307c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003078:	4b8a      	ldr	r3, [pc, #552]	@ (80032a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800307a:	e001      	b.n	8003080 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800307c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800308c:	d004      	beq.n	8003098 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	2b00      	cmp	r3, #0
 8003094:	f040 8099 	bne.w	80031ca <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003098:	69fb      	ldr	r3, [r7, #28]
 800309a:	f003 0302 	and.w	r3, r3, #2
 800309e:	2b02      	cmp	r3, #2
 80030a0:	d107      	bne.n	80030b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d002      	beq.n	80030b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f000 f925 	bl	80032fc <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80030b2:	69bb      	ldr	r3, [r7, #24]
 80030b4:	f003 0301 	and.w	r3, r3, #1
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d107      	bne.n	80030cc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d002      	beq.n	80030cc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f000 f9c8 	bl	800345c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80030cc:	69bb      	ldr	r3, [r7, #24]
 80030ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030d2:	2b40      	cmp	r3, #64	@ 0x40
 80030d4:	d13a      	bne.n	800314c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	f003 0320 	and.w	r3, r3, #32
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d035      	beq.n	800314c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a6e      	ldr	r2, [pc, #440]	@ (80032a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d101      	bne.n	80030ee <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80030ea:	4b6e      	ldr	r3, [pc, #440]	@ (80032a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80030ec:	e001      	b.n	80030f2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80030ee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80030f2:	685a      	ldr	r2, [r3, #4]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4969      	ldr	r1, [pc, #420]	@ (80032a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80030fa:	428b      	cmp	r3, r1
 80030fc:	d101      	bne.n	8003102 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80030fe:	4b69      	ldr	r3, [pc, #420]	@ (80032a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003100:	e001      	b.n	8003106 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003102:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003106:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800310a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	685a      	ldr	r2, [r3, #4]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800311a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800311c:	2300      	movs	r3, #0
 800311e:	60fb      	str	r3, [r7, #12]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	68db      	ldr	r3, [r3, #12]
 8003126:	60fb      	str	r3, [r7, #12]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	60fb      	str	r3, [r7, #12]
 8003130:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2201      	movs	r2, #1
 8003136:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800313e:	f043 0202 	orr.w	r2, r3, #2
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f7fd ff5a 	bl	8001000 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800314c:	69fb      	ldr	r3, [r7, #28]
 800314e:	f003 0308 	and.w	r3, r3, #8
 8003152:	2b08      	cmp	r3, #8
 8003154:	f040 80c3 	bne.w	80032de <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	f003 0320 	and.w	r3, r3, #32
 800315e:	2b00      	cmp	r3, #0
 8003160:	f000 80bd 	beq.w	80032de <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	685a      	ldr	r2, [r3, #4]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003172:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a49      	ldr	r2, [pc, #292]	@ (80032a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d101      	bne.n	8003182 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800317e:	4b49      	ldr	r3, [pc, #292]	@ (80032a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003180:	e001      	b.n	8003186 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003182:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003186:	685a      	ldr	r2, [r3, #4]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4944      	ldr	r1, [pc, #272]	@ (80032a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800318e:	428b      	cmp	r3, r1
 8003190:	d101      	bne.n	8003196 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003192:	4b44      	ldr	r3, [pc, #272]	@ (80032a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003194:	e001      	b.n	800319a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003196:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800319a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800319e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80031a0:	2300      	movs	r3, #0
 80031a2:	60bb      	str	r3, [r7, #8]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	60bb      	str	r3, [r7, #8]
 80031ac:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2201      	movs	r2, #1
 80031b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ba:	f043 0204 	orr.w	r2, r3, #4
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f7fd ff1c 	bl	8001000 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80031c8:	e089      	b.n	80032de <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80031ca:	69bb      	ldr	r3, [r7, #24]
 80031cc:	f003 0302 	and.w	r3, r3, #2
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	d107      	bne.n	80031e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d002      	beq.n	80031e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f000 f8be 	bl	8003360 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	f003 0301 	and.w	r3, r3, #1
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d107      	bne.n	80031fe <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d002      	beq.n	80031fe <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80031f8:	6878      	ldr	r0, [r7, #4]
 80031fa:	f000 f8fd 	bl	80033f8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80031fe:	69fb      	ldr	r3, [r7, #28]
 8003200:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003204:	2b40      	cmp	r3, #64	@ 0x40
 8003206:	d12f      	bne.n	8003268 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	f003 0320 	and.w	r3, r3, #32
 800320e:	2b00      	cmp	r3, #0
 8003210:	d02a      	beq.n	8003268 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	685a      	ldr	r2, [r3, #4]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003220:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a1e      	ldr	r2, [pc, #120]	@ (80032a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d101      	bne.n	8003230 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800322c:	4b1d      	ldr	r3, [pc, #116]	@ (80032a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800322e:	e001      	b.n	8003234 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003230:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003234:	685a      	ldr	r2, [r3, #4]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4919      	ldr	r1, [pc, #100]	@ (80032a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800323c:	428b      	cmp	r3, r1
 800323e:	d101      	bne.n	8003244 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003240:	4b18      	ldr	r3, [pc, #96]	@ (80032a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003242:	e001      	b.n	8003248 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003244:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003248:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800324c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2201      	movs	r2, #1
 8003252:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800325a:	f043 0202 	orr.w	r2, r3, #2
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f7fd fecc 	bl	8001000 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003268:	69bb      	ldr	r3, [r7, #24]
 800326a:	f003 0308 	and.w	r3, r3, #8
 800326e:	2b08      	cmp	r3, #8
 8003270:	d136      	bne.n	80032e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	f003 0320 	and.w	r3, r3, #32
 8003278:	2b00      	cmp	r3, #0
 800327a:	d031      	beq.n	80032e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a07      	ldr	r2, [pc, #28]	@ (80032a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d101      	bne.n	800328a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003286:	4b07      	ldr	r3, [pc, #28]	@ (80032a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003288:	e001      	b.n	800328e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800328a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800328e:	685a      	ldr	r2, [r3, #4]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4902      	ldr	r1, [pc, #8]	@ (80032a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003296:	428b      	cmp	r3, r1
 8003298:	d106      	bne.n	80032a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800329a:	4b02      	ldr	r3, [pc, #8]	@ (80032a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800329c:	e006      	b.n	80032ac <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800329e:	bf00      	nop
 80032a0:	40003800 	.word	0x40003800
 80032a4:	40003400 	.word	0x40003400
 80032a8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80032ac:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80032b0:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	685a      	ldr	r2, [r3, #4]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80032c0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2201      	movs	r2, #1
 80032c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ce:	f043 0204 	orr.w	r2, r3, #4
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f7fd fe92 	bl	8001000 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80032dc:	e000      	b.n	80032e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80032de:	bf00      	nop
}
 80032e0:	bf00      	nop
 80032e2:	3720      	adds	r7, #32
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80032f0:	bf00      	nop
 80032f2:	370c      	adds	r7, #12
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr

080032fc <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b082      	sub	sp, #8
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003308:	1c99      	adds	r1, r3, #2
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	6251      	str	r1, [r2, #36]	@ 0x24
 800330e:	881a      	ldrh	r2, [r3, #0]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800331a:	b29b      	uxth	r3, r3
 800331c:	3b01      	subs	r3, #1
 800331e:	b29a      	uxth	r2, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003328:	b29b      	uxth	r3, r3
 800332a:	2b00      	cmp	r3, #0
 800332c:	d113      	bne.n	8003356 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	685a      	ldr	r2, [r3, #4]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800333c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003342:	b29b      	uxth	r3, r3
 8003344:	2b00      	cmp	r3, #0
 8003346:	d106      	bne.n	8003356 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003350:	6878      	ldr	r0, [r7, #4]
 8003352:	f7ff ffc9 	bl	80032e8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003356:	bf00      	nop
 8003358:	3708      	adds	r7, #8
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
	...

08003360 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800336c:	1c99      	adds	r1, r3, #2
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	6251      	str	r1, [r2, #36]	@ 0x24
 8003372:	8819      	ldrh	r1, [r3, #0]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a1d      	ldr	r2, [pc, #116]	@ (80033f0 <I2SEx_TxISR_I2SExt+0x90>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d101      	bne.n	8003382 <I2SEx_TxISR_I2SExt+0x22>
 800337e:	4b1d      	ldr	r3, [pc, #116]	@ (80033f4 <I2SEx_TxISR_I2SExt+0x94>)
 8003380:	e001      	b.n	8003386 <I2SEx_TxISR_I2SExt+0x26>
 8003382:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003386:	460a      	mov	r2, r1
 8003388:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800338e:	b29b      	uxth	r3, r3
 8003390:	3b01      	subs	r3, #1
 8003392:	b29a      	uxth	r2, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800339c:	b29b      	uxth	r3, r3
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d121      	bne.n	80033e6 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a12      	ldr	r2, [pc, #72]	@ (80033f0 <I2SEx_TxISR_I2SExt+0x90>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d101      	bne.n	80033b0 <I2SEx_TxISR_I2SExt+0x50>
 80033ac:	4b11      	ldr	r3, [pc, #68]	@ (80033f4 <I2SEx_TxISR_I2SExt+0x94>)
 80033ae:	e001      	b.n	80033b4 <I2SEx_TxISR_I2SExt+0x54>
 80033b0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80033b4:	685a      	ldr	r2, [r3, #4]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	490d      	ldr	r1, [pc, #52]	@ (80033f0 <I2SEx_TxISR_I2SExt+0x90>)
 80033bc:	428b      	cmp	r3, r1
 80033be:	d101      	bne.n	80033c4 <I2SEx_TxISR_I2SExt+0x64>
 80033c0:	4b0c      	ldr	r3, [pc, #48]	@ (80033f4 <I2SEx_TxISR_I2SExt+0x94>)
 80033c2:	e001      	b.n	80033c8 <I2SEx_TxISR_I2SExt+0x68>
 80033c4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80033c8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80033cc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d106      	bne.n	80033e6 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2201      	movs	r2, #1
 80033dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	f7ff ff81 	bl	80032e8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80033e6:	bf00      	nop
 80033e8:	3708      	adds	r7, #8
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	40003800 	.word	0x40003800
 80033f4:	40003400 	.word	0x40003400

080033f8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	68d8      	ldr	r0, [r3, #12]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800340a:	1c99      	adds	r1, r3, #2
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003410:	b282      	uxth	r2, r0
 8003412:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003418:	b29b      	uxth	r3, r3
 800341a:	3b01      	subs	r3, #1
 800341c:	b29a      	uxth	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003426:	b29b      	uxth	r3, r3
 8003428:	2b00      	cmp	r3, #0
 800342a:	d113      	bne.n	8003454 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	685a      	ldr	r2, [r3, #4]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800343a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003440:	b29b      	uxth	r3, r3
 8003442:	2b00      	cmp	r3, #0
 8003444:	d106      	bne.n	8003454 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2201      	movs	r2, #1
 800344a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f7ff ff4a 	bl	80032e8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003454:	bf00      	nop
 8003456:	3708      	adds	r7, #8
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}

0800345c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b082      	sub	sp, #8
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a20      	ldr	r2, [pc, #128]	@ (80034ec <I2SEx_RxISR_I2SExt+0x90>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d101      	bne.n	8003472 <I2SEx_RxISR_I2SExt+0x16>
 800346e:	4b20      	ldr	r3, [pc, #128]	@ (80034f0 <I2SEx_RxISR_I2SExt+0x94>)
 8003470:	e001      	b.n	8003476 <I2SEx_RxISR_I2SExt+0x1a>
 8003472:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003476:	68d8      	ldr	r0, [r3, #12]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800347c:	1c99      	adds	r1, r3, #2
 800347e:	687a      	ldr	r2, [r7, #4]
 8003480:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003482:	b282      	uxth	r2, r0
 8003484:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800348a:	b29b      	uxth	r3, r3
 800348c:	3b01      	subs	r3, #1
 800348e:	b29a      	uxth	r2, r3
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003498:	b29b      	uxth	r3, r3
 800349a:	2b00      	cmp	r3, #0
 800349c:	d121      	bne.n	80034e2 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a12      	ldr	r2, [pc, #72]	@ (80034ec <I2SEx_RxISR_I2SExt+0x90>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d101      	bne.n	80034ac <I2SEx_RxISR_I2SExt+0x50>
 80034a8:	4b11      	ldr	r3, [pc, #68]	@ (80034f0 <I2SEx_RxISR_I2SExt+0x94>)
 80034aa:	e001      	b.n	80034b0 <I2SEx_RxISR_I2SExt+0x54>
 80034ac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80034b0:	685a      	ldr	r2, [r3, #4]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	490d      	ldr	r1, [pc, #52]	@ (80034ec <I2SEx_RxISR_I2SExt+0x90>)
 80034b8:	428b      	cmp	r3, r1
 80034ba:	d101      	bne.n	80034c0 <I2SEx_RxISR_I2SExt+0x64>
 80034bc:	4b0c      	ldr	r3, [pc, #48]	@ (80034f0 <I2SEx_RxISR_I2SExt+0x94>)
 80034be:	e001      	b.n	80034c4 <I2SEx_RxISR_I2SExt+0x68>
 80034c0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80034c4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80034c8:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d106      	bne.n	80034e2 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2201      	movs	r2, #1
 80034d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f7ff ff03 	bl	80032e8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80034e2:	bf00      	nop
 80034e4:	3708      	adds	r7, #8
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	40003800 	.word	0x40003800
 80034f0:	40003400 	.word	0x40003400

080034f4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b086      	sub	sp, #24
 80034f8:	af02      	add	r7, sp, #8
 80034fa:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d101      	bne.n	8003506 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e101      	b.n	800370a <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003512:	b2db      	uxtb	r3, r3
 8003514:	2b00      	cmp	r3, #0
 8003516:	d106      	bne.n	8003526 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	f006 faf5 	bl	8009b10 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2203      	movs	r2, #3
 800352a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003534:	d102      	bne.n	800353c <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4618      	mov	r0, r3
 8003542:	f002 fbea 	bl	8005d1a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6818      	ldr	r0, [r3, #0]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	7c1a      	ldrb	r2, [r3, #16]
 800354e:	f88d 2000 	strb.w	r2, [sp]
 8003552:	3304      	adds	r3, #4
 8003554:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003556:	f002 fac9 	bl	8005aec <USB_CoreInit>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d005      	beq.n	800356c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2202      	movs	r2, #2
 8003564:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e0ce      	b.n	800370a <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2100      	movs	r1, #0
 8003572:	4618      	mov	r0, r3
 8003574:	f002 fbe2 	bl	8005d3c <USB_SetCurrentMode>
 8003578:	4603      	mov	r3, r0
 800357a:	2b00      	cmp	r3, #0
 800357c:	d005      	beq.n	800358a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2202      	movs	r2, #2
 8003582:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e0bf      	b.n	800370a <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800358a:	2300      	movs	r3, #0
 800358c:	73fb      	strb	r3, [r7, #15]
 800358e:	e04a      	b.n	8003626 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003590:	7bfa      	ldrb	r2, [r7, #15]
 8003592:	6879      	ldr	r1, [r7, #4]
 8003594:	4613      	mov	r3, r2
 8003596:	00db      	lsls	r3, r3, #3
 8003598:	4413      	add	r3, r2
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	440b      	add	r3, r1
 800359e:	3315      	adds	r3, #21
 80035a0:	2201      	movs	r2, #1
 80035a2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80035a4:	7bfa      	ldrb	r2, [r7, #15]
 80035a6:	6879      	ldr	r1, [r7, #4]
 80035a8:	4613      	mov	r3, r2
 80035aa:	00db      	lsls	r3, r3, #3
 80035ac:	4413      	add	r3, r2
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	440b      	add	r3, r1
 80035b2:	3314      	adds	r3, #20
 80035b4:	7bfa      	ldrb	r2, [r7, #15]
 80035b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80035b8:	7bfa      	ldrb	r2, [r7, #15]
 80035ba:	7bfb      	ldrb	r3, [r7, #15]
 80035bc:	b298      	uxth	r0, r3
 80035be:	6879      	ldr	r1, [r7, #4]
 80035c0:	4613      	mov	r3, r2
 80035c2:	00db      	lsls	r3, r3, #3
 80035c4:	4413      	add	r3, r2
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	440b      	add	r3, r1
 80035ca:	332e      	adds	r3, #46	@ 0x2e
 80035cc:	4602      	mov	r2, r0
 80035ce:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80035d0:	7bfa      	ldrb	r2, [r7, #15]
 80035d2:	6879      	ldr	r1, [r7, #4]
 80035d4:	4613      	mov	r3, r2
 80035d6:	00db      	lsls	r3, r3, #3
 80035d8:	4413      	add	r3, r2
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	440b      	add	r3, r1
 80035de:	3318      	adds	r3, #24
 80035e0:	2200      	movs	r2, #0
 80035e2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80035e4:	7bfa      	ldrb	r2, [r7, #15]
 80035e6:	6879      	ldr	r1, [r7, #4]
 80035e8:	4613      	mov	r3, r2
 80035ea:	00db      	lsls	r3, r3, #3
 80035ec:	4413      	add	r3, r2
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	440b      	add	r3, r1
 80035f2:	331c      	adds	r3, #28
 80035f4:	2200      	movs	r2, #0
 80035f6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80035f8:	7bfa      	ldrb	r2, [r7, #15]
 80035fa:	6879      	ldr	r1, [r7, #4]
 80035fc:	4613      	mov	r3, r2
 80035fe:	00db      	lsls	r3, r3, #3
 8003600:	4413      	add	r3, r2
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	440b      	add	r3, r1
 8003606:	3320      	adds	r3, #32
 8003608:	2200      	movs	r2, #0
 800360a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800360c:	7bfa      	ldrb	r2, [r7, #15]
 800360e:	6879      	ldr	r1, [r7, #4]
 8003610:	4613      	mov	r3, r2
 8003612:	00db      	lsls	r3, r3, #3
 8003614:	4413      	add	r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	440b      	add	r3, r1
 800361a:	3324      	adds	r3, #36	@ 0x24
 800361c:	2200      	movs	r2, #0
 800361e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003620:	7bfb      	ldrb	r3, [r7, #15]
 8003622:	3301      	adds	r3, #1
 8003624:	73fb      	strb	r3, [r7, #15]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	791b      	ldrb	r3, [r3, #4]
 800362a:	7bfa      	ldrb	r2, [r7, #15]
 800362c:	429a      	cmp	r2, r3
 800362e:	d3af      	bcc.n	8003590 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003630:	2300      	movs	r3, #0
 8003632:	73fb      	strb	r3, [r7, #15]
 8003634:	e044      	b.n	80036c0 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003636:	7bfa      	ldrb	r2, [r7, #15]
 8003638:	6879      	ldr	r1, [r7, #4]
 800363a:	4613      	mov	r3, r2
 800363c:	00db      	lsls	r3, r3, #3
 800363e:	4413      	add	r3, r2
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	440b      	add	r3, r1
 8003644:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003648:	2200      	movs	r2, #0
 800364a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800364c:	7bfa      	ldrb	r2, [r7, #15]
 800364e:	6879      	ldr	r1, [r7, #4]
 8003650:	4613      	mov	r3, r2
 8003652:	00db      	lsls	r3, r3, #3
 8003654:	4413      	add	r3, r2
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	440b      	add	r3, r1
 800365a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800365e:	7bfa      	ldrb	r2, [r7, #15]
 8003660:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003662:	7bfa      	ldrb	r2, [r7, #15]
 8003664:	6879      	ldr	r1, [r7, #4]
 8003666:	4613      	mov	r3, r2
 8003668:	00db      	lsls	r3, r3, #3
 800366a:	4413      	add	r3, r2
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	440b      	add	r3, r1
 8003670:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003674:	2200      	movs	r2, #0
 8003676:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003678:	7bfa      	ldrb	r2, [r7, #15]
 800367a:	6879      	ldr	r1, [r7, #4]
 800367c:	4613      	mov	r3, r2
 800367e:	00db      	lsls	r3, r3, #3
 8003680:	4413      	add	r3, r2
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	440b      	add	r3, r1
 8003686:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800368a:	2200      	movs	r2, #0
 800368c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800368e:	7bfa      	ldrb	r2, [r7, #15]
 8003690:	6879      	ldr	r1, [r7, #4]
 8003692:	4613      	mov	r3, r2
 8003694:	00db      	lsls	r3, r3, #3
 8003696:	4413      	add	r3, r2
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	440b      	add	r3, r1
 800369c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80036a0:	2200      	movs	r2, #0
 80036a2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80036a4:	7bfa      	ldrb	r2, [r7, #15]
 80036a6:	6879      	ldr	r1, [r7, #4]
 80036a8:	4613      	mov	r3, r2
 80036aa:	00db      	lsls	r3, r3, #3
 80036ac:	4413      	add	r3, r2
 80036ae:	009b      	lsls	r3, r3, #2
 80036b0:	440b      	add	r3, r1
 80036b2:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80036b6:	2200      	movs	r2, #0
 80036b8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036ba:	7bfb      	ldrb	r3, [r7, #15]
 80036bc:	3301      	adds	r3, #1
 80036be:	73fb      	strb	r3, [r7, #15]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	791b      	ldrb	r3, [r3, #4]
 80036c4:	7bfa      	ldrb	r2, [r7, #15]
 80036c6:	429a      	cmp	r2, r3
 80036c8:	d3b5      	bcc.n	8003636 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6818      	ldr	r0, [r3, #0]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	7c1a      	ldrb	r2, [r3, #16]
 80036d2:	f88d 2000 	strb.w	r2, [sp]
 80036d6:	3304      	adds	r3, #4
 80036d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80036da:	f002 fb7b 	bl	8005dd4 <USB_DevInit>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d005      	beq.n	80036f0 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2202      	movs	r2, #2
 80036e8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e00c      	b.n	800370a <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2201      	movs	r2, #1
 80036fa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4618      	mov	r0, r3
 8003704:	f003 fbc5 	bl	8006e92 <USB_DevDisconnect>

  return HAL_OK;
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	3710      	adds	r7, #16
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}

08003712 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003712:	b580      	push	{r7, lr}
 8003714:	b084      	sub	sp, #16
 8003716:	af00      	add	r7, sp, #0
 8003718:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003726:	2b01      	cmp	r3, #1
 8003728:	d101      	bne.n	800372e <HAL_PCD_Start+0x1c>
 800372a:	2302      	movs	r3, #2
 800372c:	e022      	b.n	8003774 <HAL_PCD_Start+0x62>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2201      	movs	r2, #1
 8003732:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800373e:	2b00      	cmp	r3, #0
 8003740:	d009      	beq.n	8003756 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003746:	2b01      	cmp	r3, #1
 8003748:	d105      	bne.n	8003756 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800374e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4618      	mov	r0, r3
 800375c:	f002 facc 	bl	8005cf8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4618      	mov	r0, r3
 8003766:	f003 fb73 	bl	8006e50 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003772:	2300      	movs	r3, #0
}
 8003774:	4618      	mov	r0, r3
 8003776:	3710      	adds	r7, #16
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}

0800377c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800377c:	b590      	push	{r4, r7, lr}
 800377e:	b08d      	sub	sp, #52	@ 0x34
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800378a:	6a3b      	ldr	r3, [r7, #32]
 800378c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4618      	mov	r0, r3
 8003794:	f003 fc31 	bl	8006ffa <USB_GetMode>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	f040 848c 	bne.w	80040b8 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4618      	mov	r0, r3
 80037a6:	f003 fb95 	bl	8006ed4 <USB_ReadInterrupts>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	f000 8482 	beq.w	80040b6 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	0a1b      	lsrs	r3, r3, #8
 80037bc:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4618      	mov	r0, r3
 80037cc:	f003 fb82 	bl	8006ed4 <USB_ReadInterrupts>
 80037d0:	4603      	mov	r3, r0
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b02      	cmp	r3, #2
 80037d8:	d107      	bne.n	80037ea <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	695a      	ldr	r2, [r3, #20]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f002 0202 	and.w	r2, r2, #2
 80037e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4618      	mov	r0, r3
 80037f0:	f003 fb70 	bl	8006ed4 <USB_ReadInterrupts>
 80037f4:	4603      	mov	r3, r0
 80037f6:	f003 0310 	and.w	r3, r3, #16
 80037fa:	2b10      	cmp	r3, #16
 80037fc:	d161      	bne.n	80038c2 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	699a      	ldr	r2, [r3, #24]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f022 0210 	bic.w	r2, r2, #16
 800380c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800380e:	6a3b      	ldr	r3, [r7, #32]
 8003810:	6a1b      	ldr	r3, [r3, #32]
 8003812:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003814:	69bb      	ldr	r3, [r7, #24]
 8003816:	f003 020f 	and.w	r2, r3, #15
 800381a:	4613      	mov	r3, r2
 800381c:	00db      	lsls	r3, r3, #3
 800381e:	4413      	add	r3, r2
 8003820:	009b      	lsls	r3, r3, #2
 8003822:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003826:	687a      	ldr	r2, [r7, #4]
 8003828:	4413      	add	r3, r2
 800382a:	3304      	adds	r3, #4
 800382c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800382e:	69bb      	ldr	r3, [r7, #24]
 8003830:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003834:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003838:	d124      	bne.n	8003884 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800383a:	69ba      	ldr	r2, [r7, #24]
 800383c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003840:	4013      	ands	r3, r2
 8003842:	2b00      	cmp	r3, #0
 8003844:	d035      	beq.n	80038b2 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800384a:	69bb      	ldr	r3, [r7, #24]
 800384c:	091b      	lsrs	r3, r3, #4
 800384e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003850:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003854:	b29b      	uxth	r3, r3
 8003856:	461a      	mov	r2, r3
 8003858:	6a38      	ldr	r0, [r7, #32]
 800385a:	f003 f9a7 	bl	8006bac <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	68da      	ldr	r2, [r3, #12]
 8003862:	69bb      	ldr	r3, [r7, #24]
 8003864:	091b      	lsrs	r3, r3, #4
 8003866:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800386a:	441a      	add	r2, r3
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	695a      	ldr	r2, [r3, #20]
 8003874:	69bb      	ldr	r3, [r7, #24]
 8003876:	091b      	lsrs	r3, r3, #4
 8003878:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800387c:	441a      	add	r2, r3
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	615a      	str	r2, [r3, #20]
 8003882:	e016      	b.n	80038b2 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003884:	69bb      	ldr	r3, [r7, #24]
 8003886:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800388a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800388e:	d110      	bne.n	80038b2 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003896:	2208      	movs	r2, #8
 8003898:	4619      	mov	r1, r3
 800389a:	6a38      	ldr	r0, [r7, #32]
 800389c:	f003 f986 	bl	8006bac <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	695a      	ldr	r2, [r3, #20]
 80038a4:	69bb      	ldr	r3, [r7, #24]
 80038a6:	091b      	lsrs	r3, r3, #4
 80038a8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80038ac:	441a      	add	r2, r3
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	699a      	ldr	r2, [r3, #24]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f042 0210 	orr.w	r2, r2, #16
 80038c0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4618      	mov	r0, r3
 80038c8:	f003 fb04 	bl	8006ed4 <USB_ReadInterrupts>
 80038cc:	4603      	mov	r3, r0
 80038ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038d2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80038d6:	f040 80a7 	bne.w	8003a28 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80038da:	2300      	movs	r3, #0
 80038dc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4618      	mov	r0, r3
 80038e4:	f003 fb09 	bl	8006efa <USB_ReadDevAllOutEpInterrupt>
 80038e8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80038ea:	e099      	b.n	8003a20 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80038ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ee:	f003 0301 	and.w	r3, r3, #1
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	f000 808e 	beq.w	8003a14 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038fe:	b2d2      	uxtb	r2, r2
 8003900:	4611      	mov	r1, r2
 8003902:	4618      	mov	r0, r3
 8003904:	f003 fb2d 	bl	8006f62 <USB_ReadDevOutEPInterrupt>
 8003908:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	f003 0301 	and.w	r3, r3, #1
 8003910:	2b00      	cmp	r3, #0
 8003912:	d00c      	beq.n	800392e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003916:	015a      	lsls	r2, r3, #5
 8003918:	69fb      	ldr	r3, [r7, #28]
 800391a:	4413      	add	r3, r2
 800391c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003920:	461a      	mov	r2, r3
 8003922:	2301      	movs	r3, #1
 8003924:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003926:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f000 feb9 	bl	80046a0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	f003 0308 	and.w	r3, r3, #8
 8003934:	2b00      	cmp	r3, #0
 8003936:	d00c      	beq.n	8003952 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800393a:	015a      	lsls	r2, r3, #5
 800393c:	69fb      	ldr	r3, [r7, #28]
 800393e:	4413      	add	r3, r2
 8003940:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003944:	461a      	mov	r2, r3
 8003946:	2308      	movs	r3, #8
 8003948:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800394a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f000 ff8f 	bl	8004870 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	f003 0310 	and.w	r3, r3, #16
 8003958:	2b00      	cmp	r3, #0
 800395a:	d008      	beq.n	800396e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800395c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800395e:	015a      	lsls	r2, r3, #5
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	4413      	add	r3, r2
 8003964:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003968:	461a      	mov	r2, r3
 800396a:	2310      	movs	r3, #16
 800396c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	f003 0302 	and.w	r3, r3, #2
 8003974:	2b00      	cmp	r3, #0
 8003976:	d030      	beq.n	80039da <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003978:	6a3b      	ldr	r3, [r7, #32]
 800397a:	695b      	ldr	r3, [r3, #20]
 800397c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003980:	2b80      	cmp	r3, #128	@ 0x80
 8003982:	d109      	bne.n	8003998 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	69fa      	ldr	r2, [r7, #28]
 800398e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003992:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003996:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003998:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800399a:	4613      	mov	r3, r2
 800399c:	00db      	lsls	r3, r3, #3
 800399e:	4413      	add	r3, r2
 80039a0:	009b      	lsls	r3, r3, #2
 80039a2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80039a6:	687a      	ldr	r2, [r7, #4]
 80039a8:	4413      	add	r3, r2
 80039aa:	3304      	adds	r3, #4
 80039ac:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	78db      	ldrb	r3, [r3, #3]
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d108      	bne.n	80039c8 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	2200      	movs	r2, #0
 80039ba:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80039bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	4619      	mov	r1, r3
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f006 f9aa 	bl	8009d1c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80039c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ca:	015a      	lsls	r2, r3, #5
 80039cc:	69fb      	ldr	r3, [r7, #28]
 80039ce:	4413      	add	r3, r2
 80039d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80039d4:	461a      	mov	r2, r3
 80039d6:	2302      	movs	r3, #2
 80039d8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	f003 0320 	and.w	r3, r3, #32
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d008      	beq.n	80039f6 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80039e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e6:	015a      	lsls	r2, r3, #5
 80039e8:	69fb      	ldr	r3, [r7, #28]
 80039ea:	4413      	add	r3, r2
 80039ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80039f0:	461a      	mov	r2, r3
 80039f2:	2320      	movs	r3, #32
 80039f4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d009      	beq.n	8003a14 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a02:	015a      	lsls	r2, r3, #5
 8003a04:	69fb      	ldr	r3, [r7, #28]
 8003a06:	4413      	add	r3, r2
 8003a08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003a12:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a16:	3301      	adds	r3, #1
 8003a18:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a1c:	085b      	lsrs	r3, r3, #1
 8003a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	f47f af62 	bne.w	80038ec <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f003 fa51 	bl	8006ed4 <USB_ReadInterrupts>
 8003a32:	4603      	mov	r3, r0
 8003a34:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a38:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003a3c:	f040 80db 	bne.w	8003bf6 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4618      	mov	r0, r3
 8003a46:	f003 fa72 	bl	8006f2e <USB_ReadDevAllInEpInterrupt>
 8003a4a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003a50:	e0cd      	b.n	8003bee <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a54:	f003 0301 	and.w	r3, r3, #1
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	f000 80c2 	beq.w	8003be2 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a64:	b2d2      	uxtb	r2, r2
 8003a66:	4611      	mov	r1, r2
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f003 fa98 	bl	8006f9e <USB_ReadDevInEPInterrupt>
 8003a6e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	f003 0301 	and.w	r3, r3, #1
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d057      	beq.n	8003b2a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a7c:	f003 030f 	and.w	r3, r3, #15
 8003a80:	2201      	movs	r2, #1
 8003a82:	fa02 f303 	lsl.w	r3, r2, r3
 8003a86:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a8e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	43db      	mvns	r3, r3
 8003a94:	69f9      	ldr	r1, [r7, #28]
 8003a96:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aa0:	015a      	lsls	r2, r3, #5
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	4413      	add	r3, r2
 8003aa6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003aaa:	461a      	mov	r2, r3
 8003aac:	2301      	movs	r3, #1
 8003aae:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	799b      	ldrb	r3, [r3, #6]
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d132      	bne.n	8003b1e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003ab8:	6879      	ldr	r1, [r7, #4]
 8003aba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003abc:	4613      	mov	r3, r2
 8003abe:	00db      	lsls	r3, r3, #3
 8003ac0:	4413      	add	r3, r2
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	440b      	add	r3, r1
 8003ac6:	3320      	adds	r3, #32
 8003ac8:	6819      	ldr	r1, [r3, #0]
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ace:	4613      	mov	r3, r2
 8003ad0:	00db      	lsls	r3, r3, #3
 8003ad2:	4413      	add	r3, r2
 8003ad4:	009b      	lsls	r3, r3, #2
 8003ad6:	4403      	add	r3, r0
 8003ad8:	331c      	adds	r3, #28
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4419      	add	r1, r3
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ae2:	4613      	mov	r3, r2
 8003ae4:	00db      	lsls	r3, r3, #3
 8003ae6:	4413      	add	r3, r2
 8003ae8:	009b      	lsls	r3, r3, #2
 8003aea:	4403      	add	r3, r0
 8003aec:	3320      	adds	r3, #32
 8003aee:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d113      	bne.n	8003b1e <HAL_PCD_IRQHandler+0x3a2>
 8003af6:	6879      	ldr	r1, [r7, #4]
 8003af8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003afa:	4613      	mov	r3, r2
 8003afc:	00db      	lsls	r3, r3, #3
 8003afe:	4413      	add	r3, r2
 8003b00:	009b      	lsls	r3, r3, #2
 8003b02:	440b      	add	r3, r1
 8003b04:	3324      	adds	r3, #36	@ 0x24
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d108      	bne.n	8003b1e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6818      	ldr	r0, [r3, #0]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003b16:	461a      	mov	r2, r3
 8003b18:	2101      	movs	r1, #1
 8003b1a:	f003 fa9f 	bl	800705c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	4619      	mov	r1, r3
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	f006 f874 	bl	8009c12 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	f003 0308 	and.w	r3, r3, #8
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d008      	beq.n	8003b46 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b36:	015a      	lsls	r2, r3, #5
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	4413      	add	r3, r2
 8003b3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003b40:	461a      	mov	r2, r3
 8003b42:	2308      	movs	r3, #8
 8003b44:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	f003 0310 	and.w	r3, r3, #16
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d008      	beq.n	8003b62 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b52:	015a      	lsls	r2, r3, #5
 8003b54:	69fb      	ldr	r3, [r7, #28]
 8003b56:	4413      	add	r3, r2
 8003b58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	2310      	movs	r3, #16
 8003b60:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d008      	beq.n	8003b7e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b6e:	015a      	lsls	r2, r3, #5
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	4413      	add	r3, r2
 8003b74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003b78:	461a      	mov	r2, r3
 8003b7a:	2340      	movs	r3, #64	@ 0x40
 8003b7c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	f003 0302 	and.w	r3, r3, #2
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d023      	beq.n	8003bd0 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003b88:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003b8a:	6a38      	ldr	r0, [r7, #32]
 8003b8c:	f002 fa86 	bl	800609c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003b90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b92:	4613      	mov	r3, r2
 8003b94:	00db      	lsls	r3, r3, #3
 8003b96:	4413      	add	r3, r2
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	3310      	adds	r3, #16
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	4413      	add	r3, r2
 8003ba0:	3304      	adds	r3, #4
 8003ba2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	78db      	ldrb	r3, [r3, #3]
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d108      	bne.n	8003bbe <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	4619      	mov	r1, r3
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	f006 f8c1 	bl	8009d40 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bc0:	015a      	lsls	r2, r3, #5
 8003bc2:	69fb      	ldr	r3, [r7, #28]
 8003bc4:	4413      	add	r3, r2
 8003bc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003bca:	461a      	mov	r2, r3
 8003bcc:	2302      	movs	r3, #2
 8003bce:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d003      	beq.n	8003be2 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003bda:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003bdc:	6878      	ldr	r0, [r7, #4]
 8003bde:	f000 fcd2 	bl	8004586 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be4:	3301      	adds	r3, #1
 8003be6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bea:	085b      	lsrs	r3, r3, #1
 8003bec:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	f47f af2e 	bne.w	8003a52 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f003 f96a 	bl	8006ed4 <USB_ReadInterrupts>
 8003c00:	4603      	mov	r3, r0
 8003c02:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003c06:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c0a:	d122      	bne.n	8003c52 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003c0c:	69fb      	ldr	r3, [r7, #28]
 8003c0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	69fa      	ldr	r2, [r7, #28]
 8003c16:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003c1a:	f023 0301 	bic.w	r3, r3, #1
 8003c1e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d108      	bne.n	8003c3c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003c32:	2100      	movs	r1, #0
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f000 feb9 	bl	80049ac <HAL_PCDEx_LPM_Callback>
 8003c3a:	e002      	b.n	8003c42 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f006 f85f 	bl	8009d00 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	695a      	ldr	r2, [r3, #20]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003c50:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4618      	mov	r0, r3
 8003c58:	f003 f93c 	bl	8006ed4 <USB_ReadInterrupts>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c66:	d112      	bne.n	8003c8e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003c68:	69fb      	ldr	r3, [r7, #28]
 8003c6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	f003 0301 	and.w	r3, r3, #1
 8003c74:	2b01      	cmp	r3, #1
 8003c76:	d102      	bne.n	8003c7e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f006 f81b 	bl	8009cb4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	695a      	ldr	r2, [r3, #20]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003c8c:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4618      	mov	r0, r3
 8003c94:	f003 f91e 	bl	8006ed4 <USB_ReadInterrupts>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ca2:	f040 80b7 	bne.w	8003e14 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	69fa      	ldr	r2, [r7, #28]
 8003cb0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003cb4:	f023 0301 	bic.w	r3, r3, #1
 8003cb8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	2110      	movs	r1, #16
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f002 f9eb 	bl	800609c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cca:	e046      	b.n	8003d5a <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003ccc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cce:	015a      	lsls	r2, r3, #5
 8003cd0:	69fb      	ldr	r3, [r7, #28]
 8003cd2:	4413      	add	r3, r2
 8003cd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003cd8:	461a      	mov	r2, r3
 8003cda:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003cde:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ce2:	015a      	lsls	r2, r3, #5
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	4413      	add	r3, r2
 8003ce8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003cf0:	0151      	lsls	r1, r2, #5
 8003cf2:	69fa      	ldr	r2, [r7, #28]
 8003cf4:	440a      	add	r2, r1
 8003cf6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003cfa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003cfe:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003d00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d02:	015a      	lsls	r2, r3, #5
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	4413      	add	r3, r2
 8003d08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d0c:	461a      	mov	r2, r3
 8003d0e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003d12:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003d14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d16:	015a      	lsls	r2, r3, #5
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	4413      	add	r3, r2
 8003d1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d24:	0151      	lsls	r1, r2, #5
 8003d26:	69fa      	ldr	r2, [r7, #28]
 8003d28:	440a      	add	r2, r1
 8003d2a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003d2e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003d32:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d36:	015a      	lsls	r2, r3, #5
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	4413      	add	r3, r2
 8003d3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d44:	0151      	lsls	r1, r2, #5
 8003d46:	69fa      	ldr	r2, [r7, #28]
 8003d48:	440a      	add	r2, r1
 8003d4a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003d4e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003d52:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d56:	3301      	adds	r3, #1
 8003d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	791b      	ldrb	r3, [r3, #4]
 8003d5e:	461a      	mov	r2, r3
 8003d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d3b2      	bcc.n	8003ccc <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003d66:	69fb      	ldr	r3, [r7, #28]
 8003d68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d6c:	69db      	ldr	r3, [r3, #28]
 8003d6e:	69fa      	ldr	r2, [r7, #28]
 8003d70:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003d74:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003d78:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	7bdb      	ldrb	r3, [r3, #15]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d016      	beq.n	8003db0 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d8c:	69fa      	ldr	r2, [r7, #28]
 8003d8e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003d92:	f043 030b 	orr.w	r3, r3, #11
 8003d96:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003da0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003da2:	69fa      	ldr	r2, [r7, #28]
 8003da4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003da8:	f043 030b 	orr.w	r3, r3, #11
 8003dac:	6453      	str	r3, [r2, #68]	@ 0x44
 8003dae:	e015      	b.n	8003ddc <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003db0:	69fb      	ldr	r3, [r7, #28]
 8003db2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003db6:	695b      	ldr	r3, [r3, #20]
 8003db8:	69fa      	ldr	r2, [r7, #28]
 8003dba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003dbe:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003dc2:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8003dc6:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003dc8:	69fb      	ldr	r3, [r7, #28]
 8003dca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003dce:	691b      	ldr	r3, [r3, #16]
 8003dd0:	69fa      	ldr	r2, [r7, #28]
 8003dd2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003dd6:	f043 030b 	orr.w	r3, r3, #11
 8003dda:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	69fa      	ldr	r2, [r7, #28]
 8003de6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003dea:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8003dee:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6818      	ldr	r0, [r3, #0]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003dfe:	461a      	mov	r2, r3
 8003e00:	f003 f92c 	bl	800705c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	695a      	ldr	r2, [r3, #20]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003e12:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f003 f85b 	bl	8006ed4 <USB_ReadInterrupts>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e28:	d123      	bne.n	8003e72 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f003 f8f1 	bl	8007016 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f002 f9a8 	bl	800618e <USB_GetDevSpeed>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	461a      	mov	r2, r3
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681c      	ldr	r4, [r3, #0]
 8003e4a:	f001 fa1f 	bl	800528c <HAL_RCC_GetHCLKFreq>
 8003e4e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003e54:	461a      	mov	r2, r3
 8003e56:	4620      	mov	r0, r4
 8003e58:	f001 feac 	bl	8005bb4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003e5c:	6878      	ldr	r0, [r7, #4]
 8003e5e:	f005 ff00 	bl	8009c62 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	695a      	ldr	r2, [r3, #20]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003e70:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4618      	mov	r0, r3
 8003e78:	f003 f82c 	bl	8006ed4 <USB_ReadInterrupts>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	f003 0308 	and.w	r3, r3, #8
 8003e82:	2b08      	cmp	r3, #8
 8003e84:	d10a      	bne.n	8003e9c <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	f005 fedd 	bl	8009c46 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	695a      	ldr	r2, [r3, #20]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f002 0208 	and.w	r2, r2, #8
 8003e9a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f003 f817 	bl	8006ed4 <USB_ReadInterrupts>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eac:	2b80      	cmp	r3, #128	@ 0x80
 8003eae:	d123      	bne.n	8003ef8 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003eb0:	6a3b      	ldr	r3, [r7, #32]
 8003eb2:	699b      	ldr	r3, [r3, #24]
 8003eb4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003eb8:	6a3b      	ldr	r3, [r7, #32]
 8003eba:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ec0:	e014      	b.n	8003eec <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003ec2:	6879      	ldr	r1, [r7, #4]
 8003ec4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	00db      	lsls	r3, r3, #3
 8003eca:	4413      	add	r3, r2
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	440b      	add	r3, r1
 8003ed0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003ed4:	781b      	ldrb	r3, [r3, #0]
 8003ed6:	2b01      	cmp	r3, #1
 8003ed8:	d105      	bne.n	8003ee6 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	4619      	mov	r1, r3
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	f000 faf2 	bl	80044ca <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee8:	3301      	adds	r3, #1
 8003eea:	627b      	str	r3, [r7, #36]	@ 0x24
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	791b      	ldrb	r3, [r3, #4]
 8003ef0:	461a      	mov	r2, r3
 8003ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d3e4      	bcc.n	8003ec2 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4618      	mov	r0, r3
 8003efe:	f002 ffe9 	bl	8006ed4 <USB_ReadInterrupts>
 8003f02:	4603      	mov	r3, r0
 8003f04:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f08:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f0c:	d13c      	bne.n	8003f88 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003f0e:	2301      	movs	r3, #1
 8003f10:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f12:	e02b      	b.n	8003f6c <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f16:	015a      	lsls	r2, r3, #5
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	4413      	add	r3, r2
 8003f1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003f24:	6879      	ldr	r1, [r7, #4]
 8003f26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f28:	4613      	mov	r3, r2
 8003f2a:	00db      	lsls	r3, r3, #3
 8003f2c:	4413      	add	r3, r2
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	440b      	add	r3, r1
 8003f32:	3318      	adds	r3, #24
 8003f34:	781b      	ldrb	r3, [r3, #0]
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d115      	bne.n	8003f66 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003f3a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	da12      	bge.n	8003f66 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003f40:	6879      	ldr	r1, [r7, #4]
 8003f42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f44:	4613      	mov	r3, r2
 8003f46:	00db      	lsls	r3, r3, #3
 8003f48:	4413      	add	r3, r2
 8003f4a:	009b      	lsls	r3, r3, #2
 8003f4c:	440b      	add	r3, r1
 8003f4e:	3317      	adds	r3, #23
 8003f50:	2201      	movs	r2, #1
 8003f52:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f56:	b2db      	uxtb	r3, r3
 8003f58:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	4619      	mov	r1, r3
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f000 fab2 	bl	80044ca <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f68:	3301      	adds	r3, #1
 8003f6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	791b      	ldrb	r3, [r3, #4]
 8003f70:	461a      	mov	r2, r3
 8003f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d3cd      	bcc.n	8003f14 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	695a      	ldr	r2, [r3, #20]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003f86:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f002 ffa1 	bl	8006ed4 <USB_ReadInterrupts>
 8003f92:	4603      	mov	r3, r0
 8003f94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f98:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003f9c:	d156      	bne.n	800404c <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fa2:	e045      	b.n	8004030 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa6:	015a      	lsls	r2, r3, #5
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	4413      	add	r3, r2
 8003fac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003fb4:	6879      	ldr	r1, [r7, #4]
 8003fb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fb8:	4613      	mov	r3, r2
 8003fba:	00db      	lsls	r3, r3, #3
 8003fbc:	4413      	add	r3, r2
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	440b      	add	r3, r1
 8003fc2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003fc6:	781b      	ldrb	r3, [r3, #0]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d12e      	bne.n	800402a <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003fcc:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	da2b      	bge.n	800402a <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8003fd2:	69bb      	ldr	r3, [r7, #24]
 8003fd4:	0c1a      	lsrs	r2, r3, #16
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003fdc:	4053      	eors	r3, r2
 8003fde:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d121      	bne.n	800402a <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003fe6:	6879      	ldr	r1, [r7, #4]
 8003fe8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fea:	4613      	mov	r3, r2
 8003fec:	00db      	lsls	r3, r3, #3
 8003fee:	4413      	add	r3, r2
 8003ff0:	009b      	lsls	r3, r3, #2
 8003ff2:	440b      	add	r3, r1
 8003ff4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003ffc:	6a3b      	ldr	r3, [r7, #32]
 8003ffe:	699b      	ldr	r3, [r3, #24]
 8004000:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004004:	6a3b      	ldr	r3, [r7, #32]
 8004006:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004008:	6a3b      	ldr	r3, [r7, #32]
 800400a:	695b      	ldr	r3, [r3, #20]
 800400c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004010:	2b00      	cmp	r3, #0
 8004012:	d10a      	bne.n	800402a <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	69fa      	ldr	r2, [r7, #28]
 800401e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004022:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004026:	6053      	str	r3, [r2, #4]
            break;
 8004028:	e008      	b.n	800403c <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800402a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402c:	3301      	adds	r3, #1
 800402e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	791b      	ldrb	r3, [r3, #4]
 8004034:	461a      	mov	r2, r3
 8004036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004038:	4293      	cmp	r3, r2
 800403a:	d3b3      	bcc.n	8003fa4 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	695a      	ldr	r2, [r3, #20]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800404a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4618      	mov	r0, r3
 8004052:	f002 ff3f 	bl	8006ed4 <USB_ReadInterrupts>
 8004056:	4603      	mov	r3, r0
 8004058:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800405c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004060:	d10a      	bne.n	8004078 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f005 fe7e 	bl	8009d64 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	695a      	ldr	r2, [r3, #20]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004076:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4618      	mov	r0, r3
 800407e:	f002 ff29 	bl	8006ed4 <USB_ReadInterrupts>
 8004082:	4603      	mov	r3, r0
 8004084:	f003 0304 	and.w	r3, r3, #4
 8004088:	2b04      	cmp	r3, #4
 800408a:	d115      	bne.n	80040b8 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	f003 0304 	and.w	r3, r3, #4
 800409a:	2b00      	cmp	r3, #0
 800409c:	d002      	beq.n	80040a4 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f005 fe6e 	bl	8009d80 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	6859      	ldr	r1, [r3, #4]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	69ba      	ldr	r2, [r7, #24]
 80040b0:	430a      	orrs	r2, r1
 80040b2:	605a      	str	r2, [r3, #4]
 80040b4:	e000      	b.n	80040b8 <HAL_PCD_IRQHandler+0x93c>
      return;
 80040b6:	bf00      	nop
    }
  }
}
 80040b8:	3734      	adds	r7, #52	@ 0x34
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd90      	pop	{r4, r7, pc}

080040be <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80040be:	b580      	push	{r7, lr}
 80040c0:	b082      	sub	sp, #8
 80040c2:	af00      	add	r7, sp, #0
 80040c4:	6078      	str	r0, [r7, #4]
 80040c6:	460b      	mov	r3, r1
 80040c8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d101      	bne.n	80040d8 <HAL_PCD_SetAddress+0x1a>
 80040d4:	2302      	movs	r3, #2
 80040d6:	e012      	b.n	80040fe <HAL_PCD_SetAddress+0x40>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	78fa      	ldrb	r2, [r7, #3]
 80040e4:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	78fa      	ldrb	r2, [r7, #3]
 80040ec:	4611      	mov	r1, r2
 80040ee:	4618      	mov	r0, r3
 80040f0:	f002 fe88 	bl	8006e04 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80040fc:	2300      	movs	r3, #0
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3708      	adds	r7, #8
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}

08004106 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004106:	b580      	push	{r7, lr}
 8004108:	b084      	sub	sp, #16
 800410a:	af00      	add	r7, sp, #0
 800410c:	6078      	str	r0, [r7, #4]
 800410e:	4608      	mov	r0, r1
 8004110:	4611      	mov	r1, r2
 8004112:	461a      	mov	r2, r3
 8004114:	4603      	mov	r3, r0
 8004116:	70fb      	strb	r3, [r7, #3]
 8004118:	460b      	mov	r3, r1
 800411a:	803b      	strh	r3, [r7, #0]
 800411c:	4613      	mov	r3, r2
 800411e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004120:	2300      	movs	r3, #0
 8004122:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004124:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004128:	2b00      	cmp	r3, #0
 800412a:	da0f      	bge.n	800414c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800412c:	78fb      	ldrb	r3, [r7, #3]
 800412e:	f003 020f 	and.w	r2, r3, #15
 8004132:	4613      	mov	r3, r2
 8004134:	00db      	lsls	r3, r3, #3
 8004136:	4413      	add	r3, r2
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	3310      	adds	r3, #16
 800413c:	687a      	ldr	r2, [r7, #4]
 800413e:	4413      	add	r3, r2
 8004140:	3304      	adds	r3, #4
 8004142:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2201      	movs	r2, #1
 8004148:	705a      	strb	r2, [r3, #1]
 800414a:	e00f      	b.n	800416c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800414c:	78fb      	ldrb	r3, [r7, #3]
 800414e:	f003 020f 	and.w	r2, r3, #15
 8004152:	4613      	mov	r3, r2
 8004154:	00db      	lsls	r3, r3, #3
 8004156:	4413      	add	r3, r2
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800415e:	687a      	ldr	r2, [r7, #4]
 8004160:	4413      	add	r3, r2
 8004162:	3304      	adds	r3, #4
 8004164:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2200      	movs	r2, #0
 800416a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800416c:	78fb      	ldrb	r3, [r7, #3]
 800416e:	f003 030f 	and.w	r3, r3, #15
 8004172:	b2da      	uxtb	r2, r3
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004178:	883b      	ldrh	r3, [r7, #0]
 800417a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	78ba      	ldrb	r2, [r7, #2]
 8004186:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	785b      	ldrb	r3, [r3, #1]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d004      	beq.n	800419a <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	781b      	ldrb	r3, [r3, #0]
 8004194:	461a      	mov	r2, r3
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800419a:	78bb      	ldrb	r3, [r7, #2]
 800419c:	2b02      	cmp	r3, #2
 800419e:	d102      	bne.n	80041a6 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2200      	movs	r2, #0
 80041a4:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d101      	bne.n	80041b4 <HAL_PCD_EP_Open+0xae>
 80041b0:	2302      	movs	r3, #2
 80041b2:	e00e      	b.n	80041d2 <HAL_PCD_EP_Open+0xcc>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2201      	movs	r2, #1
 80041b8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	68f9      	ldr	r1, [r7, #12]
 80041c2:	4618      	mov	r0, r3
 80041c4:	f002 f808 	bl	80061d8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2200      	movs	r2, #0
 80041cc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80041d0:	7afb      	ldrb	r3, [r7, #11]
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3710      	adds	r7, #16
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}

080041da <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80041da:	b580      	push	{r7, lr}
 80041dc:	b084      	sub	sp, #16
 80041de:	af00      	add	r7, sp, #0
 80041e0:	6078      	str	r0, [r7, #4]
 80041e2:	460b      	mov	r3, r1
 80041e4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80041e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	da0f      	bge.n	800420e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041ee:	78fb      	ldrb	r3, [r7, #3]
 80041f0:	f003 020f 	and.w	r2, r3, #15
 80041f4:	4613      	mov	r3, r2
 80041f6:	00db      	lsls	r3, r3, #3
 80041f8:	4413      	add	r3, r2
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	3310      	adds	r3, #16
 80041fe:	687a      	ldr	r2, [r7, #4]
 8004200:	4413      	add	r3, r2
 8004202:	3304      	adds	r3, #4
 8004204:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2201      	movs	r2, #1
 800420a:	705a      	strb	r2, [r3, #1]
 800420c:	e00f      	b.n	800422e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800420e:	78fb      	ldrb	r3, [r7, #3]
 8004210:	f003 020f 	and.w	r2, r3, #15
 8004214:	4613      	mov	r3, r2
 8004216:	00db      	lsls	r3, r3, #3
 8004218:	4413      	add	r3, r2
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004220:	687a      	ldr	r2, [r7, #4]
 8004222:	4413      	add	r3, r2
 8004224:	3304      	adds	r3, #4
 8004226:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2200      	movs	r2, #0
 800422c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800422e:	78fb      	ldrb	r3, [r7, #3]
 8004230:	f003 030f 	and.w	r3, r3, #15
 8004234:	b2da      	uxtb	r2, r3
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004240:	2b01      	cmp	r3, #1
 8004242:	d101      	bne.n	8004248 <HAL_PCD_EP_Close+0x6e>
 8004244:	2302      	movs	r3, #2
 8004246:	e00e      	b.n	8004266 <HAL_PCD_EP_Close+0x8c>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	68f9      	ldr	r1, [r7, #12]
 8004256:	4618      	mov	r0, r3
 8004258:	f002 f846 	bl	80062e8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004264:	2300      	movs	r3, #0
}
 8004266:	4618      	mov	r0, r3
 8004268:	3710      	adds	r7, #16
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}

0800426e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800426e:	b580      	push	{r7, lr}
 8004270:	b086      	sub	sp, #24
 8004272:	af00      	add	r7, sp, #0
 8004274:	60f8      	str	r0, [r7, #12]
 8004276:	607a      	str	r2, [r7, #4]
 8004278:	603b      	str	r3, [r7, #0]
 800427a:	460b      	mov	r3, r1
 800427c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800427e:	7afb      	ldrb	r3, [r7, #11]
 8004280:	f003 020f 	and.w	r2, r3, #15
 8004284:	4613      	mov	r3, r2
 8004286:	00db      	lsls	r3, r3, #3
 8004288:	4413      	add	r3, r2
 800428a:	009b      	lsls	r3, r3, #2
 800428c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004290:	68fa      	ldr	r2, [r7, #12]
 8004292:	4413      	add	r3, r2
 8004294:	3304      	adds	r3, #4
 8004296:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	683a      	ldr	r2, [r7, #0]
 80042a2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	2200      	movs	r2, #0
 80042a8:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	2200      	movs	r2, #0
 80042ae:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80042b0:	7afb      	ldrb	r3, [r7, #11]
 80042b2:	f003 030f 	and.w	r3, r3, #15
 80042b6:	b2da      	uxtb	r2, r3
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	799b      	ldrb	r3, [r3, #6]
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d102      	bne.n	80042ca <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80042c4:	687a      	ldr	r2, [r7, #4]
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	6818      	ldr	r0, [r3, #0]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	799b      	ldrb	r3, [r3, #6]
 80042d2:	461a      	mov	r2, r3
 80042d4:	6979      	ldr	r1, [r7, #20]
 80042d6:	f002 f8e3 	bl	80064a0 <USB_EPStartXfer>

  return HAL_OK;
 80042da:	2300      	movs	r3, #0
}
 80042dc:	4618      	mov	r0, r3
 80042de:	3718      	adds	r7, #24
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}

080042e4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b086      	sub	sp, #24
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	60f8      	str	r0, [r7, #12]
 80042ec:	607a      	str	r2, [r7, #4]
 80042ee:	603b      	str	r3, [r7, #0]
 80042f0:	460b      	mov	r3, r1
 80042f2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042f4:	7afb      	ldrb	r3, [r7, #11]
 80042f6:	f003 020f 	and.w	r2, r3, #15
 80042fa:	4613      	mov	r3, r2
 80042fc:	00db      	lsls	r3, r3, #3
 80042fe:	4413      	add	r3, r2
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	3310      	adds	r3, #16
 8004304:	68fa      	ldr	r2, [r7, #12]
 8004306:	4413      	add	r3, r2
 8004308:	3304      	adds	r3, #4
 800430a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	683a      	ldr	r2, [r7, #0]
 8004316:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	2200      	movs	r2, #0
 800431c:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	2201      	movs	r2, #1
 8004322:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004324:	7afb      	ldrb	r3, [r7, #11]
 8004326:	f003 030f 	and.w	r3, r3, #15
 800432a:	b2da      	uxtb	r2, r3
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	799b      	ldrb	r3, [r3, #6]
 8004334:	2b01      	cmp	r3, #1
 8004336:	d102      	bne.n	800433e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004338:	687a      	ldr	r2, [r7, #4]
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	6818      	ldr	r0, [r3, #0]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	799b      	ldrb	r3, [r3, #6]
 8004346:	461a      	mov	r2, r3
 8004348:	6979      	ldr	r1, [r7, #20]
 800434a:	f002 f8a9 	bl	80064a0 <USB_EPStartXfer>

  return HAL_OK;
 800434e:	2300      	movs	r3, #0
}
 8004350:	4618      	mov	r0, r3
 8004352:	3718      	adds	r7, #24
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}

08004358 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
 8004360:	460b      	mov	r3, r1
 8004362:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004364:	78fb      	ldrb	r3, [r7, #3]
 8004366:	f003 030f 	and.w	r3, r3, #15
 800436a:	687a      	ldr	r2, [r7, #4]
 800436c:	7912      	ldrb	r2, [r2, #4]
 800436e:	4293      	cmp	r3, r2
 8004370:	d901      	bls.n	8004376 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	e04f      	b.n	8004416 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004376:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800437a:	2b00      	cmp	r3, #0
 800437c:	da0f      	bge.n	800439e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800437e:	78fb      	ldrb	r3, [r7, #3]
 8004380:	f003 020f 	and.w	r2, r3, #15
 8004384:	4613      	mov	r3, r2
 8004386:	00db      	lsls	r3, r3, #3
 8004388:	4413      	add	r3, r2
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	3310      	adds	r3, #16
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	4413      	add	r3, r2
 8004392:	3304      	adds	r3, #4
 8004394:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2201      	movs	r2, #1
 800439a:	705a      	strb	r2, [r3, #1]
 800439c:	e00d      	b.n	80043ba <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800439e:	78fa      	ldrb	r2, [r7, #3]
 80043a0:	4613      	mov	r3, r2
 80043a2:	00db      	lsls	r3, r3, #3
 80043a4:	4413      	add	r3, r2
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	4413      	add	r3, r2
 80043b0:	3304      	adds	r3, #4
 80043b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2200      	movs	r2, #0
 80043b8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2201      	movs	r2, #1
 80043be:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80043c0:	78fb      	ldrb	r3, [r7, #3]
 80043c2:	f003 030f 	and.w	r3, r3, #15
 80043c6:	b2da      	uxtb	r2, r3
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d101      	bne.n	80043da <HAL_PCD_EP_SetStall+0x82>
 80043d6:	2302      	movs	r3, #2
 80043d8:	e01d      	b.n	8004416 <HAL_PCD_EP_SetStall+0xbe>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	68f9      	ldr	r1, [r7, #12]
 80043e8:	4618      	mov	r0, r3
 80043ea:	f002 fc37 	bl	8006c5c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80043ee:	78fb      	ldrb	r3, [r7, #3]
 80043f0:	f003 030f 	and.w	r3, r3, #15
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d109      	bne.n	800440c <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6818      	ldr	r0, [r3, #0]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	7999      	ldrb	r1, [r3, #6]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004406:	461a      	mov	r2, r3
 8004408:	f002 fe28 	bl	800705c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004414:	2300      	movs	r3, #0
}
 8004416:	4618      	mov	r0, r3
 8004418:	3710      	adds	r7, #16
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}

0800441e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800441e:	b580      	push	{r7, lr}
 8004420:	b084      	sub	sp, #16
 8004422:	af00      	add	r7, sp, #0
 8004424:	6078      	str	r0, [r7, #4]
 8004426:	460b      	mov	r3, r1
 8004428:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800442a:	78fb      	ldrb	r3, [r7, #3]
 800442c:	f003 030f 	and.w	r3, r3, #15
 8004430:	687a      	ldr	r2, [r7, #4]
 8004432:	7912      	ldrb	r2, [r2, #4]
 8004434:	4293      	cmp	r3, r2
 8004436:	d901      	bls.n	800443c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e042      	b.n	80044c2 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800443c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004440:	2b00      	cmp	r3, #0
 8004442:	da0f      	bge.n	8004464 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004444:	78fb      	ldrb	r3, [r7, #3]
 8004446:	f003 020f 	and.w	r2, r3, #15
 800444a:	4613      	mov	r3, r2
 800444c:	00db      	lsls	r3, r3, #3
 800444e:	4413      	add	r3, r2
 8004450:	009b      	lsls	r3, r3, #2
 8004452:	3310      	adds	r3, #16
 8004454:	687a      	ldr	r2, [r7, #4]
 8004456:	4413      	add	r3, r2
 8004458:	3304      	adds	r3, #4
 800445a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2201      	movs	r2, #1
 8004460:	705a      	strb	r2, [r3, #1]
 8004462:	e00f      	b.n	8004484 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004464:	78fb      	ldrb	r3, [r7, #3]
 8004466:	f003 020f 	and.w	r2, r3, #15
 800446a:	4613      	mov	r3, r2
 800446c:	00db      	lsls	r3, r3, #3
 800446e:	4413      	add	r3, r2
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	4413      	add	r3, r2
 800447a:	3304      	adds	r3, #4
 800447c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2200      	movs	r2, #0
 8004488:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800448a:	78fb      	ldrb	r3, [r7, #3]
 800448c:	f003 030f 	and.w	r3, r3, #15
 8004490:	b2da      	uxtb	r2, r3
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800449c:	2b01      	cmp	r3, #1
 800449e:	d101      	bne.n	80044a4 <HAL_PCD_EP_ClrStall+0x86>
 80044a0:	2302      	movs	r3, #2
 80044a2:	e00e      	b.n	80044c2 <HAL_PCD_EP_ClrStall+0xa4>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2201      	movs	r2, #1
 80044a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	68f9      	ldr	r1, [r7, #12]
 80044b2:	4618      	mov	r0, r3
 80044b4:	f002 fc40 	bl	8006d38 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80044c0:	2300      	movs	r3, #0
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3710      	adds	r7, #16
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}

080044ca <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80044ca:	b580      	push	{r7, lr}
 80044cc:	b084      	sub	sp, #16
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	6078      	str	r0, [r7, #4]
 80044d2:	460b      	mov	r3, r1
 80044d4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80044d6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	da0c      	bge.n	80044f8 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044de:	78fb      	ldrb	r3, [r7, #3]
 80044e0:	f003 020f 	and.w	r2, r3, #15
 80044e4:	4613      	mov	r3, r2
 80044e6:	00db      	lsls	r3, r3, #3
 80044e8:	4413      	add	r3, r2
 80044ea:	009b      	lsls	r3, r3, #2
 80044ec:	3310      	adds	r3, #16
 80044ee:	687a      	ldr	r2, [r7, #4]
 80044f0:	4413      	add	r3, r2
 80044f2:	3304      	adds	r3, #4
 80044f4:	60fb      	str	r3, [r7, #12]
 80044f6:	e00c      	b.n	8004512 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80044f8:	78fb      	ldrb	r3, [r7, #3]
 80044fa:	f003 020f 	and.w	r2, r3, #15
 80044fe:	4613      	mov	r3, r2
 8004500:	00db      	lsls	r3, r3, #3
 8004502:	4413      	add	r3, r2
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800450a:	687a      	ldr	r2, [r7, #4]
 800450c:	4413      	add	r3, r2
 800450e:	3304      	adds	r3, #4
 8004510:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	68f9      	ldr	r1, [r7, #12]
 8004518:	4618      	mov	r0, r3
 800451a:	f002 fa5f 	bl	80069dc <USB_EPStopXfer>
 800451e:	4603      	mov	r3, r0
 8004520:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004522:	7afb      	ldrb	r3, [r7, #11]
}
 8004524:	4618      	mov	r0, r3
 8004526:	3710      	adds	r7, #16
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}

0800452c <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b082      	sub	sp, #8
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
 8004534:	460b      	mov	r3, r1
 8004536:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800453e:	2b01      	cmp	r3, #1
 8004540:	d101      	bne.n	8004546 <HAL_PCD_EP_Flush+0x1a>
 8004542:	2302      	movs	r3, #2
 8004544:	e01b      	b.n	800457e <HAL_PCD_EP_Flush+0x52>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2201      	movs	r2, #1
 800454a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if ((ep_addr & 0x80U) == 0x80U)
 800454e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004552:	2b00      	cmp	r3, #0
 8004554:	da09      	bge.n	800456a <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681a      	ldr	r2, [r3, #0]
 800455a:	78fb      	ldrb	r3, [r7, #3]
 800455c:	f003 030f 	and.w	r3, r3, #15
 8004560:	4619      	mov	r1, r3
 8004562:	4610      	mov	r0, r2
 8004564:	f001 fd9a 	bl	800609c <USB_FlushTxFifo>
 8004568:	e004      	b.n	8004574 <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4618      	mov	r0, r3
 8004570:	f001 fdc6 	bl	8006100 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2200      	movs	r2, #0
 8004578:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800457c:	2300      	movs	r3, #0
}
 800457e:	4618      	mov	r0, r3
 8004580:	3708      	adds	r7, #8
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}

08004586 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004586:	b580      	push	{r7, lr}
 8004588:	b08a      	sub	sp, #40	@ 0x28
 800458a:	af02      	add	r7, sp, #8
 800458c:	6078      	str	r0, [r7, #4]
 800458e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800459a:	683a      	ldr	r2, [r7, #0]
 800459c:	4613      	mov	r3, r2
 800459e:	00db      	lsls	r3, r3, #3
 80045a0:	4413      	add	r3, r2
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	3310      	adds	r3, #16
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	4413      	add	r3, r2
 80045aa:	3304      	adds	r3, #4
 80045ac:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	695a      	ldr	r2, [r3, #20]
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	691b      	ldr	r3, [r3, #16]
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d901      	bls.n	80045be <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e06b      	b.n	8004696 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	691a      	ldr	r2, [r3, #16]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	695b      	ldr	r3, [r3, #20]
 80045c6:	1ad3      	subs	r3, r2, r3
 80045c8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	69fa      	ldr	r2, [r7, #28]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d902      	bls.n	80045da <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80045da:	69fb      	ldr	r3, [r7, #28]
 80045dc:	3303      	adds	r3, #3
 80045de:	089b      	lsrs	r3, r3, #2
 80045e0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80045e2:	e02a      	b.n	800463a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	691a      	ldr	r2, [r3, #16]
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	695b      	ldr	r3, [r3, #20]
 80045ec:	1ad3      	subs	r3, r2, r3
 80045ee:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	69fa      	ldr	r2, [r7, #28]
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d902      	bls.n	8004600 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004600:	69fb      	ldr	r3, [r7, #28]
 8004602:	3303      	adds	r3, #3
 8004604:	089b      	lsrs	r3, r3, #2
 8004606:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	68d9      	ldr	r1, [r3, #12]
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	b2da      	uxtb	r2, r3
 8004610:	69fb      	ldr	r3, [r7, #28]
 8004612:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004618:	9300      	str	r3, [sp, #0]
 800461a:	4603      	mov	r3, r0
 800461c:	6978      	ldr	r0, [r7, #20]
 800461e:	f002 fa87 	bl	8006b30 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	68da      	ldr	r2, [r3, #12]
 8004626:	69fb      	ldr	r3, [r7, #28]
 8004628:	441a      	add	r2, r3
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	695a      	ldr	r2, [r3, #20]
 8004632:	69fb      	ldr	r3, [r7, #28]
 8004634:	441a      	add	r2, r3
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	015a      	lsls	r2, r3, #5
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	4413      	add	r3, r2
 8004642:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004646:	699b      	ldr	r3, [r3, #24]
 8004648:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800464a:	69ba      	ldr	r2, [r7, #24]
 800464c:	429a      	cmp	r2, r3
 800464e:	d809      	bhi.n	8004664 <PCD_WriteEmptyTxFifo+0xde>
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	695a      	ldr	r2, [r3, #20]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004658:	429a      	cmp	r2, r3
 800465a:	d203      	bcs.n	8004664 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	691b      	ldr	r3, [r3, #16]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d1bf      	bne.n	80045e4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	691a      	ldr	r2, [r3, #16]
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	695b      	ldr	r3, [r3, #20]
 800466c:	429a      	cmp	r2, r3
 800466e:	d811      	bhi.n	8004694 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	f003 030f 	and.w	r3, r3, #15
 8004676:	2201      	movs	r2, #1
 8004678:	fa02 f303 	lsl.w	r3, r2, r3
 800467c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004684:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	43db      	mvns	r3, r3
 800468a:	6939      	ldr	r1, [r7, #16]
 800468c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004690:	4013      	ands	r3, r2
 8004692:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004694:	2300      	movs	r3, #0
}
 8004696:	4618      	mov	r0, r3
 8004698:	3720      	adds	r7, #32
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}
	...

080046a0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b088      	sub	sp, #32
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
 80046a8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046b0:	69fb      	ldr	r3, [r7, #28]
 80046b2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80046b4:	69fb      	ldr	r3, [r7, #28]
 80046b6:	333c      	adds	r3, #60	@ 0x3c
 80046b8:	3304      	adds	r3, #4
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	015a      	lsls	r2, r3, #5
 80046c2:	69bb      	ldr	r3, [r7, #24]
 80046c4:	4413      	add	r3, r2
 80046c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	799b      	ldrb	r3, [r3, #6]
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d17b      	bne.n	80047ce <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	f003 0308 	and.w	r3, r3, #8
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d015      	beq.n	800470c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	4a61      	ldr	r2, [pc, #388]	@ (8004868 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	f240 80b9 	bls.w	800485c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	f000 80b3 	beq.w	800485c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	015a      	lsls	r2, r3, #5
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	4413      	add	r3, r2
 80046fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004702:	461a      	mov	r2, r3
 8004704:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004708:	6093      	str	r3, [r2, #8]
 800470a:	e0a7      	b.n	800485c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800470c:	693b      	ldr	r3, [r7, #16]
 800470e:	f003 0320 	and.w	r3, r3, #32
 8004712:	2b00      	cmp	r3, #0
 8004714:	d009      	beq.n	800472a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	015a      	lsls	r2, r3, #5
 800471a:	69bb      	ldr	r3, [r7, #24]
 800471c:	4413      	add	r3, r2
 800471e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004722:	461a      	mov	r2, r3
 8004724:	2320      	movs	r3, #32
 8004726:	6093      	str	r3, [r2, #8]
 8004728:	e098      	b.n	800485c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004730:	2b00      	cmp	r3, #0
 8004732:	f040 8093 	bne.w	800485c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	4a4b      	ldr	r2, [pc, #300]	@ (8004868 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d90f      	bls.n	800475e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004744:	2b00      	cmp	r3, #0
 8004746:	d00a      	beq.n	800475e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	015a      	lsls	r2, r3, #5
 800474c:	69bb      	ldr	r3, [r7, #24]
 800474e:	4413      	add	r3, r2
 8004750:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004754:	461a      	mov	r2, r3
 8004756:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800475a:	6093      	str	r3, [r2, #8]
 800475c:	e07e      	b.n	800485c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800475e:	683a      	ldr	r2, [r7, #0]
 8004760:	4613      	mov	r3, r2
 8004762:	00db      	lsls	r3, r3, #3
 8004764:	4413      	add	r3, r2
 8004766:	009b      	lsls	r3, r3, #2
 8004768:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800476c:	687a      	ldr	r2, [r7, #4]
 800476e:	4413      	add	r3, r2
 8004770:	3304      	adds	r3, #4
 8004772:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6a1a      	ldr	r2, [r3, #32]
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	0159      	lsls	r1, r3, #5
 800477c:	69bb      	ldr	r3, [r7, #24]
 800477e:	440b      	add	r3, r1
 8004780:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800478a:	1ad2      	subs	r2, r2, r3
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d114      	bne.n	80047c0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	691b      	ldr	r3, [r3, #16]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d109      	bne.n	80047b2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6818      	ldr	r0, [r3, #0]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80047a8:	461a      	mov	r2, r3
 80047aa:	2101      	movs	r1, #1
 80047ac:	f002 fc56 	bl	800705c <USB_EP0_OutStart>
 80047b0:	e006      	b.n	80047c0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	68da      	ldr	r2, [r3, #12]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	695b      	ldr	r3, [r3, #20]
 80047ba:	441a      	add	r2, r3
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	4619      	mov	r1, r3
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f005 fa08 	bl	8009bdc <HAL_PCD_DataOutStageCallback>
 80047cc:	e046      	b.n	800485c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	4a26      	ldr	r2, [pc, #152]	@ (800486c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d124      	bne.n	8004820 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d00a      	beq.n	80047f6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	015a      	lsls	r2, r3, #5
 80047e4:	69bb      	ldr	r3, [r7, #24]
 80047e6:	4413      	add	r3, r2
 80047e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047ec:	461a      	mov	r2, r3
 80047ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047f2:	6093      	str	r3, [r2, #8]
 80047f4:	e032      	b.n	800485c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	f003 0320 	and.w	r3, r3, #32
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d008      	beq.n	8004812 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	015a      	lsls	r2, r3, #5
 8004804:	69bb      	ldr	r3, [r7, #24]
 8004806:	4413      	add	r3, r2
 8004808:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800480c:	461a      	mov	r2, r3
 800480e:	2320      	movs	r3, #32
 8004810:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	b2db      	uxtb	r3, r3
 8004816:	4619      	mov	r1, r3
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	f005 f9df 	bl	8009bdc <HAL_PCD_DataOutStageCallback>
 800481e:	e01d      	b.n	800485c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d114      	bne.n	8004850 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004826:	6879      	ldr	r1, [r7, #4]
 8004828:	683a      	ldr	r2, [r7, #0]
 800482a:	4613      	mov	r3, r2
 800482c:	00db      	lsls	r3, r3, #3
 800482e:	4413      	add	r3, r2
 8004830:	009b      	lsls	r3, r3, #2
 8004832:	440b      	add	r3, r1
 8004834:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d108      	bne.n	8004850 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6818      	ldr	r0, [r3, #0]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004848:	461a      	mov	r2, r3
 800484a:	2100      	movs	r1, #0
 800484c:	f002 fc06 	bl	800705c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	b2db      	uxtb	r3, r3
 8004854:	4619      	mov	r1, r3
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f005 f9c0 	bl	8009bdc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800485c:	2300      	movs	r3, #0
}
 800485e:	4618      	mov	r0, r3
 8004860:	3720      	adds	r7, #32
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
 8004866:	bf00      	nop
 8004868:	4f54300a 	.word	0x4f54300a
 800486c:	4f54310a 	.word	0x4f54310a

08004870 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b086      	sub	sp, #24
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
 8004878:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	333c      	adds	r3, #60	@ 0x3c
 8004888:	3304      	adds	r3, #4
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	015a      	lsls	r2, r3, #5
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	4413      	add	r3, r2
 8004896:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	4a15      	ldr	r2, [pc, #84]	@ (80048f8 <PCD_EP_OutSetupPacket_int+0x88>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d90e      	bls.n	80048c4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d009      	beq.n	80048c4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	015a      	lsls	r2, r3, #5
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	4413      	add	r3, r2
 80048b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048bc:	461a      	mov	r2, r3
 80048be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048c2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	f005 f977 	bl	8009bb8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	4a0a      	ldr	r2, [pc, #40]	@ (80048f8 <PCD_EP_OutSetupPacket_int+0x88>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d90c      	bls.n	80048ec <PCD_EP_OutSetupPacket_int+0x7c>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	799b      	ldrb	r3, [r3, #6]
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d108      	bne.n	80048ec <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6818      	ldr	r0, [r3, #0]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80048e4:	461a      	mov	r2, r3
 80048e6:	2101      	movs	r1, #1
 80048e8:	f002 fbb8 	bl	800705c <USB_EP0_OutStart>
  }

  return HAL_OK;
 80048ec:	2300      	movs	r3, #0
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	3718      	adds	r7, #24
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	bf00      	nop
 80048f8:	4f54300a 	.word	0x4f54300a

080048fc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b085      	sub	sp, #20
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
 8004904:	460b      	mov	r3, r1
 8004906:	70fb      	strb	r3, [r7, #3]
 8004908:	4613      	mov	r3, r2
 800490a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004912:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004914:	78fb      	ldrb	r3, [r7, #3]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d107      	bne.n	800492a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800491a:	883b      	ldrh	r3, [r7, #0]
 800491c:	0419      	lsls	r1, r3, #16
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	68ba      	ldr	r2, [r7, #8]
 8004924:	430a      	orrs	r2, r1
 8004926:	629a      	str	r2, [r3, #40]	@ 0x28
 8004928:	e028      	b.n	800497c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004930:	0c1b      	lsrs	r3, r3, #16
 8004932:	68ba      	ldr	r2, [r7, #8]
 8004934:	4413      	add	r3, r2
 8004936:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004938:	2300      	movs	r3, #0
 800493a:	73fb      	strb	r3, [r7, #15]
 800493c:	e00d      	b.n	800495a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	7bfb      	ldrb	r3, [r7, #15]
 8004944:	3340      	adds	r3, #64	@ 0x40
 8004946:	009b      	lsls	r3, r3, #2
 8004948:	4413      	add	r3, r2
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	0c1b      	lsrs	r3, r3, #16
 800494e:	68ba      	ldr	r2, [r7, #8]
 8004950:	4413      	add	r3, r2
 8004952:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004954:	7bfb      	ldrb	r3, [r7, #15]
 8004956:	3301      	adds	r3, #1
 8004958:	73fb      	strb	r3, [r7, #15]
 800495a:	7bfa      	ldrb	r2, [r7, #15]
 800495c:	78fb      	ldrb	r3, [r7, #3]
 800495e:	3b01      	subs	r3, #1
 8004960:	429a      	cmp	r2, r3
 8004962:	d3ec      	bcc.n	800493e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004964:	883b      	ldrh	r3, [r7, #0]
 8004966:	0418      	lsls	r0, r3, #16
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6819      	ldr	r1, [r3, #0]
 800496c:	78fb      	ldrb	r3, [r7, #3]
 800496e:	3b01      	subs	r3, #1
 8004970:	68ba      	ldr	r2, [r7, #8]
 8004972:	4302      	orrs	r2, r0
 8004974:	3340      	adds	r3, #64	@ 0x40
 8004976:	009b      	lsls	r3, r3, #2
 8004978:	440b      	add	r3, r1
 800497a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800497c:	2300      	movs	r3, #0
}
 800497e:	4618      	mov	r0, r3
 8004980:	3714      	adds	r7, #20
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr

0800498a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800498a:	b480      	push	{r7}
 800498c:	b083      	sub	sp, #12
 800498e:	af00      	add	r7, sp, #0
 8004990:	6078      	str	r0, [r7, #4]
 8004992:	460b      	mov	r3, r1
 8004994:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	887a      	ldrh	r2, [r7, #2]
 800499c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800499e:	2300      	movs	r3, #0
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	370c      	adds	r7, #12
 80049a4:	46bd      	mov	sp, r7
 80049a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049aa:	4770      	bx	lr

080049ac <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	460b      	mov	r3, r1
 80049b6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80049b8:	bf00      	nop
 80049ba:	370c      	adds	r7, #12
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr

080049c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b086      	sub	sp, #24
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d101      	bne.n	80049d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e267      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 0301 	and.w	r3, r3, #1
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d075      	beq.n	8004ace <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80049e2:	4b88      	ldr	r3, [pc, #544]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	f003 030c 	and.w	r3, r3, #12
 80049ea:	2b04      	cmp	r3, #4
 80049ec:	d00c      	beq.n	8004a08 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049ee:	4b85      	ldr	r3, [pc, #532]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80049f6:	2b08      	cmp	r3, #8
 80049f8:	d112      	bne.n	8004a20 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049fa:	4b82      	ldr	r3, [pc, #520]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a02:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a06:	d10b      	bne.n	8004a20 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a08:	4b7e      	ldr	r3, [pc, #504]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d05b      	beq.n	8004acc <HAL_RCC_OscConfig+0x108>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d157      	bne.n	8004acc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e242      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a28:	d106      	bne.n	8004a38 <HAL_RCC_OscConfig+0x74>
 8004a2a:	4b76      	ldr	r3, [pc, #472]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a75      	ldr	r2, [pc, #468]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a34:	6013      	str	r3, [r2, #0]
 8004a36:	e01d      	b.n	8004a74 <HAL_RCC_OscConfig+0xb0>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a40:	d10c      	bne.n	8004a5c <HAL_RCC_OscConfig+0x98>
 8004a42:	4b70      	ldr	r3, [pc, #448]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a6f      	ldr	r2, [pc, #444]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a4c:	6013      	str	r3, [r2, #0]
 8004a4e:	4b6d      	ldr	r3, [pc, #436]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a6c      	ldr	r2, [pc, #432]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a58:	6013      	str	r3, [r2, #0]
 8004a5a:	e00b      	b.n	8004a74 <HAL_RCC_OscConfig+0xb0>
 8004a5c:	4b69      	ldr	r3, [pc, #420]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a68      	ldr	r2, [pc, #416]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a66:	6013      	str	r3, [r2, #0]
 8004a68:	4b66      	ldr	r3, [pc, #408]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a65      	ldr	r2, [pc, #404]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d013      	beq.n	8004aa4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a7c:	f7fc fdcc 	bl	8001618 <HAL_GetTick>
 8004a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a82:	e008      	b.n	8004a96 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a84:	f7fc fdc8 	bl	8001618 <HAL_GetTick>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	1ad3      	subs	r3, r2, r3
 8004a8e:	2b64      	cmp	r3, #100	@ 0x64
 8004a90:	d901      	bls.n	8004a96 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004a92:	2303      	movs	r3, #3
 8004a94:	e207      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a96:	4b5b      	ldr	r3, [pc, #364]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d0f0      	beq.n	8004a84 <HAL_RCC_OscConfig+0xc0>
 8004aa2:	e014      	b.n	8004ace <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aa4:	f7fc fdb8 	bl	8001618 <HAL_GetTick>
 8004aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004aaa:	e008      	b.n	8004abe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004aac:	f7fc fdb4 	bl	8001618 <HAL_GetTick>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	2b64      	cmp	r3, #100	@ 0x64
 8004ab8:	d901      	bls.n	8004abe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004aba:	2303      	movs	r3, #3
 8004abc:	e1f3      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004abe:	4b51      	ldr	r3, [pc, #324]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d1f0      	bne.n	8004aac <HAL_RCC_OscConfig+0xe8>
 8004aca:	e000      	b.n	8004ace <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004acc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f003 0302 	and.w	r3, r3, #2
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d063      	beq.n	8004ba2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004ada:	4b4a      	ldr	r3, [pc, #296]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	f003 030c 	and.w	r3, r3, #12
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d00b      	beq.n	8004afe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ae6:	4b47      	ldr	r3, [pc, #284]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004aee:	2b08      	cmp	r3, #8
 8004af0:	d11c      	bne.n	8004b2c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004af2:	4b44      	ldr	r3, [pc, #272]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d116      	bne.n	8004b2c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004afe:	4b41      	ldr	r3, [pc, #260]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0302 	and.w	r3, r3, #2
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d005      	beq.n	8004b16 <HAL_RCC_OscConfig+0x152>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	68db      	ldr	r3, [r3, #12]
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d001      	beq.n	8004b16 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e1c7      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b16:	4b3b      	ldr	r3, [pc, #236]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	691b      	ldr	r3, [r3, #16]
 8004b22:	00db      	lsls	r3, r3, #3
 8004b24:	4937      	ldr	r1, [pc, #220]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004b26:	4313      	orrs	r3, r2
 8004b28:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b2a:	e03a      	b.n	8004ba2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	68db      	ldr	r3, [r3, #12]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d020      	beq.n	8004b76 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b34:	4b34      	ldr	r3, [pc, #208]	@ (8004c08 <HAL_RCC_OscConfig+0x244>)
 8004b36:	2201      	movs	r2, #1
 8004b38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b3a:	f7fc fd6d 	bl	8001618 <HAL_GetTick>
 8004b3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b40:	e008      	b.n	8004b54 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b42:	f7fc fd69 	bl	8001618 <HAL_GetTick>
 8004b46:	4602      	mov	r2, r0
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	1ad3      	subs	r3, r2, r3
 8004b4c:	2b02      	cmp	r3, #2
 8004b4e:	d901      	bls.n	8004b54 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004b50:	2303      	movs	r3, #3
 8004b52:	e1a8      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b54:	4b2b      	ldr	r3, [pc, #172]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f003 0302 	and.w	r3, r3, #2
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d0f0      	beq.n	8004b42 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b60:	4b28      	ldr	r3, [pc, #160]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	691b      	ldr	r3, [r3, #16]
 8004b6c:	00db      	lsls	r3, r3, #3
 8004b6e:	4925      	ldr	r1, [pc, #148]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004b70:	4313      	orrs	r3, r2
 8004b72:	600b      	str	r3, [r1, #0]
 8004b74:	e015      	b.n	8004ba2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b76:	4b24      	ldr	r3, [pc, #144]	@ (8004c08 <HAL_RCC_OscConfig+0x244>)
 8004b78:	2200      	movs	r2, #0
 8004b7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b7c:	f7fc fd4c 	bl	8001618 <HAL_GetTick>
 8004b80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b82:	e008      	b.n	8004b96 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b84:	f7fc fd48 	bl	8001618 <HAL_GetTick>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	1ad3      	subs	r3, r2, r3
 8004b8e:	2b02      	cmp	r3, #2
 8004b90:	d901      	bls.n	8004b96 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004b92:	2303      	movs	r3, #3
 8004b94:	e187      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b96:	4b1b      	ldr	r3, [pc, #108]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 0302 	and.w	r3, r3, #2
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1f0      	bne.n	8004b84 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 0308 	and.w	r3, r3, #8
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d036      	beq.n	8004c1c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	695b      	ldr	r3, [r3, #20]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d016      	beq.n	8004be4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bb6:	4b15      	ldr	r3, [pc, #84]	@ (8004c0c <HAL_RCC_OscConfig+0x248>)
 8004bb8:	2201      	movs	r2, #1
 8004bba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bbc:	f7fc fd2c 	bl	8001618 <HAL_GetTick>
 8004bc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bc2:	e008      	b.n	8004bd6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bc4:	f7fc fd28 	bl	8001618 <HAL_GetTick>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	2b02      	cmp	r3, #2
 8004bd0:	d901      	bls.n	8004bd6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e167      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004bd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bda:	f003 0302 	and.w	r3, r3, #2
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d0f0      	beq.n	8004bc4 <HAL_RCC_OscConfig+0x200>
 8004be2:	e01b      	b.n	8004c1c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004be4:	4b09      	ldr	r3, [pc, #36]	@ (8004c0c <HAL_RCC_OscConfig+0x248>)
 8004be6:	2200      	movs	r2, #0
 8004be8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bea:	f7fc fd15 	bl	8001618 <HAL_GetTick>
 8004bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bf0:	e00e      	b.n	8004c10 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bf2:	f7fc fd11 	bl	8001618 <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	2b02      	cmp	r3, #2
 8004bfe:	d907      	bls.n	8004c10 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	e150      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
 8004c04:	40023800 	.word	0x40023800
 8004c08:	42470000 	.word	0x42470000
 8004c0c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c10:	4b88      	ldr	r3, [pc, #544]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004c12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c14:	f003 0302 	and.w	r3, r3, #2
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d1ea      	bne.n	8004bf2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0304 	and.w	r3, r3, #4
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	f000 8097 	beq.w	8004d58 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c2e:	4b81      	ldr	r3, [pc, #516]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d10f      	bne.n	8004c5a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	60bb      	str	r3, [r7, #8]
 8004c3e:	4b7d      	ldr	r3, [pc, #500]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c42:	4a7c      	ldr	r2, [pc, #496]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004c44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c48:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c4a:	4b7a      	ldr	r3, [pc, #488]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c52:	60bb      	str	r3, [r7, #8]
 8004c54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c56:	2301      	movs	r3, #1
 8004c58:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c5a:	4b77      	ldr	r3, [pc, #476]	@ (8004e38 <HAL_RCC_OscConfig+0x474>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d118      	bne.n	8004c98 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c66:	4b74      	ldr	r3, [pc, #464]	@ (8004e38 <HAL_RCC_OscConfig+0x474>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a73      	ldr	r2, [pc, #460]	@ (8004e38 <HAL_RCC_OscConfig+0x474>)
 8004c6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c72:	f7fc fcd1 	bl	8001618 <HAL_GetTick>
 8004c76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c78:	e008      	b.n	8004c8c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c7a:	f7fc fccd 	bl	8001618 <HAL_GetTick>
 8004c7e:	4602      	mov	r2, r0
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	1ad3      	subs	r3, r2, r3
 8004c84:	2b02      	cmp	r3, #2
 8004c86:	d901      	bls.n	8004c8c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004c88:	2303      	movs	r3, #3
 8004c8a:	e10c      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c8c:	4b6a      	ldr	r3, [pc, #424]	@ (8004e38 <HAL_RCC_OscConfig+0x474>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d0f0      	beq.n	8004c7a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d106      	bne.n	8004cae <HAL_RCC_OscConfig+0x2ea>
 8004ca0:	4b64      	ldr	r3, [pc, #400]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004ca2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ca4:	4a63      	ldr	r2, [pc, #396]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004ca6:	f043 0301 	orr.w	r3, r3, #1
 8004caa:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cac:	e01c      	b.n	8004ce8 <HAL_RCC_OscConfig+0x324>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	2b05      	cmp	r3, #5
 8004cb4:	d10c      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x30c>
 8004cb6:	4b5f      	ldr	r3, [pc, #380]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004cb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cba:	4a5e      	ldr	r2, [pc, #376]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004cbc:	f043 0304 	orr.w	r3, r3, #4
 8004cc0:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cc2:	4b5c      	ldr	r3, [pc, #368]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004cc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cc6:	4a5b      	ldr	r2, [pc, #364]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004cc8:	f043 0301 	orr.w	r3, r3, #1
 8004ccc:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cce:	e00b      	b.n	8004ce8 <HAL_RCC_OscConfig+0x324>
 8004cd0:	4b58      	ldr	r3, [pc, #352]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004cd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cd4:	4a57      	ldr	r2, [pc, #348]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004cd6:	f023 0301 	bic.w	r3, r3, #1
 8004cda:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cdc:	4b55      	ldr	r3, [pc, #340]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004cde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ce0:	4a54      	ldr	r2, [pc, #336]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004ce2:	f023 0304 	bic.w	r3, r3, #4
 8004ce6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d015      	beq.n	8004d1c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cf0:	f7fc fc92 	bl	8001618 <HAL_GetTick>
 8004cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cf6:	e00a      	b.n	8004d0e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cf8:	f7fc fc8e 	bl	8001618 <HAL_GetTick>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d901      	bls.n	8004d0e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	e0cb      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d0e:	4b49      	ldr	r3, [pc, #292]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004d10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d12:	f003 0302 	and.w	r3, r3, #2
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d0ee      	beq.n	8004cf8 <HAL_RCC_OscConfig+0x334>
 8004d1a:	e014      	b.n	8004d46 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d1c:	f7fc fc7c 	bl	8001618 <HAL_GetTick>
 8004d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d22:	e00a      	b.n	8004d3a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d24:	f7fc fc78 	bl	8001618 <HAL_GetTick>
 8004d28:	4602      	mov	r2, r0
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d901      	bls.n	8004d3a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	e0b5      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d3a:	4b3e      	ldr	r3, [pc, #248]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004d3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d3e:	f003 0302 	and.w	r3, r3, #2
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d1ee      	bne.n	8004d24 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d46:	7dfb      	ldrb	r3, [r7, #23]
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	d105      	bne.n	8004d58 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d4c:	4b39      	ldr	r3, [pc, #228]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d50:	4a38      	ldr	r2, [pc, #224]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004d52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d56:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	699b      	ldr	r3, [r3, #24]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	f000 80a1 	beq.w	8004ea4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d62:	4b34      	ldr	r3, [pc, #208]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	f003 030c 	and.w	r3, r3, #12
 8004d6a:	2b08      	cmp	r3, #8
 8004d6c:	d05c      	beq.n	8004e28 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	699b      	ldr	r3, [r3, #24]
 8004d72:	2b02      	cmp	r3, #2
 8004d74:	d141      	bne.n	8004dfa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d76:	4b31      	ldr	r3, [pc, #196]	@ (8004e3c <HAL_RCC_OscConfig+0x478>)
 8004d78:	2200      	movs	r2, #0
 8004d7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d7c:	f7fc fc4c 	bl	8001618 <HAL_GetTick>
 8004d80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d82:	e008      	b.n	8004d96 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d84:	f7fc fc48 	bl	8001618 <HAL_GetTick>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	1ad3      	subs	r3, r2, r3
 8004d8e:	2b02      	cmp	r3, #2
 8004d90:	d901      	bls.n	8004d96 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004d92:	2303      	movs	r3, #3
 8004d94:	e087      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d96:	4b27      	ldr	r3, [pc, #156]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d1f0      	bne.n	8004d84 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	69da      	ldr	r2, [r3, #28]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6a1b      	ldr	r3, [r3, #32]
 8004daa:	431a      	orrs	r2, r3
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004db0:	019b      	lsls	r3, r3, #6
 8004db2:	431a      	orrs	r2, r3
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db8:	085b      	lsrs	r3, r3, #1
 8004dba:	3b01      	subs	r3, #1
 8004dbc:	041b      	lsls	r3, r3, #16
 8004dbe:	431a      	orrs	r2, r3
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc4:	061b      	lsls	r3, r3, #24
 8004dc6:	491b      	ldr	r1, [pc, #108]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004dcc:	4b1b      	ldr	r3, [pc, #108]	@ (8004e3c <HAL_RCC_OscConfig+0x478>)
 8004dce:	2201      	movs	r2, #1
 8004dd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dd2:	f7fc fc21 	bl	8001618 <HAL_GetTick>
 8004dd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dd8:	e008      	b.n	8004dec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dda:	f7fc fc1d 	bl	8001618 <HAL_GetTick>
 8004dde:	4602      	mov	r2, r0
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	1ad3      	subs	r3, r2, r3
 8004de4:	2b02      	cmp	r3, #2
 8004de6:	d901      	bls.n	8004dec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004de8:	2303      	movs	r3, #3
 8004dea:	e05c      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dec:	4b11      	ldr	r3, [pc, #68]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d0f0      	beq.n	8004dda <HAL_RCC_OscConfig+0x416>
 8004df8:	e054      	b.n	8004ea4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dfa:	4b10      	ldr	r3, [pc, #64]	@ (8004e3c <HAL_RCC_OscConfig+0x478>)
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e00:	f7fc fc0a 	bl	8001618 <HAL_GetTick>
 8004e04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e06:	e008      	b.n	8004e1a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e08:	f7fc fc06 	bl	8001618 <HAL_GetTick>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	2b02      	cmp	r3, #2
 8004e14:	d901      	bls.n	8004e1a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004e16:	2303      	movs	r3, #3
 8004e18:	e045      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e1a:	4b06      	ldr	r3, [pc, #24]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d1f0      	bne.n	8004e08 <HAL_RCC_OscConfig+0x444>
 8004e26:	e03d      	b.n	8004ea4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	699b      	ldr	r3, [r3, #24]
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d107      	bne.n	8004e40 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	e038      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
 8004e34:	40023800 	.word	0x40023800
 8004e38:	40007000 	.word	0x40007000
 8004e3c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e40:	4b1b      	ldr	r3, [pc, #108]	@ (8004eb0 <HAL_RCC_OscConfig+0x4ec>)
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	699b      	ldr	r3, [r3, #24]
 8004e4a:	2b01      	cmp	r3, #1
 8004e4c:	d028      	beq.n	8004ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e58:	429a      	cmp	r2, r3
 8004e5a:	d121      	bne.n	8004ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e66:	429a      	cmp	r2, r3
 8004e68:	d11a      	bne.n	8004ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e6a:	68fa      	ldr	r2, [r7, #12]
 8004e6c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004e70:	4013      	ands	r3, r2
 8004e72:	687a      	ldr	r2, [r7, #4]
 8004e74:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004e76:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d111      	bne.n	8004ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e86:	085b      	lsrs	r3, r3, #1
 8004e88:	3b01      	subs	r3, #1
 8004e8a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d107      	bne.n	8004ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e9a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d001      	beq.n	8004ea4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	e000      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004ea4:	2300      	movs	r3, #0
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3718      	adds	r7, #24
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	40023800 	.word	0x40023800

08004eb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b084      	sub	sp, #16
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
 8004ebc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d101      	bne.n	8004ec8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e0cc      	b.n	8005062 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ec8:	4b68      	ldr	r3, [pc, #416]	@ (800506c <HAL_RCC_ClockConfig+0x1b8>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 0307 	and.w	r3, r3, #7
 8004ed0:	683a      	ldr	r2, [r7, #0]
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	d90c      	bls.n	8004ef0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ed6:	4b65      	ldr	r3, [pc, #404]	@ (800506c <HAL_RCC_ClockConfig+0x1b8>)
 8004ed8:	683a      	ldr	r2, [r7, #0]
 8004eda:	b2d2      	uxtb	r2, r2
 8004edc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ede:	4b63      	ldr	r3, [pc, #396]	@ (800506c <HAL_RCC_ClockConfig+0x1b8>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f003 0307 	and.w	r3, r3, #7
 8004ee6:	683a      	ldr	r2, [r7, #0]
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d001      	beq.n	8004ef0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004eec:	2301      	movs	r3, #1
 8004eee:	e0b8      	b.n	8005062 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f003 0302 	and.w	r3, r3, #2
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d020      	beq.n	8004f3e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f003 0304 	and.w	r3, r3, #4
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d005      	beq.n	8004f14 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f08:	4b59      	ldr	r3, [pc, #356]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	4a58      	ldr	r2, [pc, #352]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004f0e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004f12:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f003 0308 	and.w	r3, r3, #8
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d005      	beq.n	8004f2c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f20:	4b53      	ldr	r3, [pc, #332]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	4a52      	ldr	r2, [pc, #328]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004f26:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004f2a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f2c:	4b50      	ldr	r3, [pc, #320]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	494d      	ldr	r1, [pc, #308]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f003 0301 	and.w	r3, r3, #1
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d044      	beq.n	8004fd4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	2b01      	cmp	r3, #1
 8004f50:	d107      	bne.n	8004f62 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f52:	4b47      	ldr	r3, [pc, #284]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d119      	bne.n	8004f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e07f      	b.n	8005062 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d003      	beq.n	8004f72 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f6e:	2b03      	cmp	r3, #3
 8004f70:	d107      	bne.n	8004f82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f72:	4b3f      	ldr	r3, [pc, #252]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d109      	bne.n	8004f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e06f      	b.n	8005062 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f82:	4b3b      	ldr	r3, [pc, #236]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0302 	and.w	r3, r3, #2
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d101      	bne.n	8004f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e067      	b.n	8005062 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f92:	4b37      	ldr	r3, [pc, #220]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	f023 0203 	bic.w	r2, r3, #3
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	4934      	ldr	r1, [pc, #208]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fa4:	f7fc fb38 	bl	8001618 <HAL_GetTick>
 8004fa8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004faa:	e00a      	b.n	8004fc2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fac:	f7fc fb34 	bl	8001618 <HAL_GetTick>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d901      	bls.n	8004fc2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004fbe:	2303      	movs	r3, #3
 8004fc0:	e04f      	b.n	8005062 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fc2:	4b2b      	ldr	r3, [pc, #172]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	f003 020c 	and.w	r2, r3, #12
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	009b      	lsls	r3, r3, #2
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d1eb      	bne.n	8004fac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004fd4:	4b25      	ldr	r3, [pc, #148]	@ (800506c <HAL_RCC_ClockConfig+0x1b8>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 0307 	and.w	r3, r3, #7
 8004fdc:	683a      	ldr	r2, [r7, #0]
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d20c      	bcs.n	8004ffc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fe2:	4b22      	ldr	r3, [pc, #136]	@ (800506c <HAL_RCC_ClockConfig+0x1b8>)
 8004fe4:	683a      	ldr	r2, [r7, #0]
 8004fe6:	b2d2      	uxtb	r2, r2
 8004fe8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fea:	4b20      	ldr	r3, [pc, #128]	@ (800506c <HAL_RCC_ClockConfig+0x1b8>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f003 0307 	and.w	r3, r3, #7
 8004ff2:	683a      	ldr	r2, [r7, #0]
 8004ff4:	429a      	cmp	r2, r3
 8004ff6:	d001      	beq.n	8004ffc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	e032      	b.n	8005062 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 0304 	and.w	r3, r3, #4
 8005004:	2b00      	cmp	r3, #0
 8005006:	d008      	beq.n	800501a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005008:	4b19      	ldr	r3, [pc, #100]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	68db      	ldr	r3, [r3, #12]
 8005014:	4916      	ldr	r1, [pc, #88]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8005016:	4313      	orrs	r3, r2
 8005018:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f003 0308 	and.w	r3, r3, #8
 8005022:	2b00      	cmp	r3, #0
 8005024:	d009      	beq.n	800503a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005026:	4b12      	ldr	r3, [pc, #72]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	691b      	ldr	r3, [r3, #16]
 8005032:	00db      	lsls	r3, r3, #3
 8005034:	490e      	ldr	r1, [pc, #56]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8005036:	4313      	orrs	r3, r2
 8005038:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800503a:	f000 f821 	bl	8005080 <HAL_RCC_GetSysClockFreq>
 800503e:	4602      	mov	r2, r0
 8005040:	4b0b      	ldr	r3, [pc, #44]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	091b      	lsrs	r3, r3, #4
 8005046:	f003 030f 	and.w	r3, r3, #15
 800504a:	490a      	ldr	r1, [pc, #40]	@ (8005074 <HAL_RCC_ClockConfig+0x1c0>)
 800504c:	5ccb      	ldrb	r3, [r1, r3]
 800504e:	fa22 f303 	lsr.w	r3, r2, r3
 8005052:	4a09      	ldr	r2, [pc, #36]	@ (8005078 <HAL_RCC_ClockConfig+0x1c4>)
 8005054:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005056:	4b09      	ldr	r3, [pc, #36]	@ (800507c <HAL_RCC_ClockConfig+0x1c8>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4618      	mov	r0, r3
 800505c:	f7fc f8d0 	bl	8001200 <HAL_InitTick>

  return HAL_OK;
 8005060:	2300      	movs	r3, #0
}
 8005062:	4618      	mov	r0, r3
 8005064:	3710      	adds	r7, #16
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}
 800506a:	bf00      	nop
 800506c:	40023c00 	.word	0x40023c00
 8005070:	40023800 	.word	0x40023800
 8005074:	0800f194 	.word	0x0800f194
 8005078:	20000000 	.word	0x20000000
 800507c:	20000004 	.word	0x20000004

08005080 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005080:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005084:	b094      	sub	sp, #80	@ 0x50
 8005086:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005088:	2300      	movs	r3, #0
 800508a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800508c:	2300      	movs	r3, #0
 800508e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005090:	2300      	movs	r3, #0
 8005092:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005094:	2300      	movs	r3, #0
 8005096:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005098:	4b79      	ldr	r3, [pc, #484]	@ (8005280 <HAL_RCC_GetSysClockFreq+0x200>)
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	f003 030c 	and.w	r3, r3, #12
 80050a0:	2b08      	cmp	r3, #8
 80050a2:	d00d      	beq.n	80050c0 <HAL_RCC_GetSysClockFreq+0x40>
 80050a4:	2b08      	cmp	r3, #8
 80050a6:	f200 80e1 	bhi.w	800526c <HAL_RCC_GetSysClockFreq+0x1ec>
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d002      	beq.n	80050b4 <HAL_RCC_GetSysClockFreq+0x34>
 80050ae:	2b04      	cmp	r3, #4
 80050b0:	d003      	beq.n	80050ba <HAL_RCC_GetSysClockFreq+0x3a>
 80050b2:	e0db      	b.n	800526c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80050b4:	4b73      	ldr	r3, [pc, #460]	@ (8005284 <HAL_RCC_GetSysClockFreq+0x204>)
 80050b6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80050b8:	e0db      	b.n	8005272 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80050ba:	4b73      	ldr	r3, [pc, #460]	@ (8005288 <HAL_RCC_GetSysClockFreq+0x208>)
 80050bc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80050be:	e0d8      	b.n	8005272 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80050c0:	4b6f      	ldr	r3, [pc, #444]	@ (8005280 <HAL_RCC_GetSysClockFreq+0x200>)
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80050c8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80050ca:	4b6d      	ldr	r3, [pc, #436]	@ (8005280 <HAL_RCC_GetSysClockFreq+0x200>)
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d063      	beq.n	800519e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050d6:	4b6a      	ldr	r3, [pc, #424]	@ (8005280 <HAL_RCC_GetSysClockFreq+0x200>)
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	099b      	lsrs	r3, r3, #6
 80050dc:	2200      	movs	r2, #0
 80050de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80050e0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80050e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80050ea:	2300      	movs	r3, #0
 80050ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80050ee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80050f2:	4622      	mov	r2, r4
 80050f4:	462b      	mov	r3, r5
 80050f6:	f04f 0000 	mov.w	r0, #0
 80050fa:	f04f 0100 	mov.w	r1, #0
 80050fe:	0159      	lsls	r1, r3, #5
 8005100:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005104:	0150      	lsls	r0, r2, #5
 8005106:	4602      	mov	r2, r0
 8005108:	460b      	mov	r3, r1
 800510a:	4621      	mov	r1, r4
 800510c:	1a51      	subs	r1, r2, r1
 800510e:	6139      	str	r1, [r7, #16]
 8005110:	4629      	mov	r1, r5
 8005112:	eb63 0301 	sbc.w	r3, r3, r1
 8005116:	617b      	str	r3, [r7, #20]
 8005118:	f04f 0200 	mov.w	r2, #0
 800511c:	f04f 0300 	mov.w	r3, #0
 8005120:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005124:	4659      	mov	r1, fp
 8005126:	018b      	lsls	r3, r1, #6
 8005128:	4651      	mov	r1, sl
 800512a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800512e:	4651      	mov	r1, sl
 8005130:	018a      	lsls	r2, r1, #6
 8005132:	4651      	mov	r1, sl
 8005134:	ebb2 0801 	subs.w	r8, r2, r1
 8005138:	4659      	mov	r1, fp
 800513a:	eb63 0901 	sbc.w	r9, r3, r1
 800513e:	f04f 0200 	mov.w	r2, #0
 8005142:	f04f 0300 	mov.w	r3, #0
 8005146:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800514a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800514e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005152:	4690      	mov	r8, r2
 8005154:	4699      	mov	r9, r3
 8005156:	4623      	mov	r3, r4
 8005158:	eb18 0303 	adds.w	r3, r8, r3
 800515c:	60bb      	str	r3, [r7, #8]
 800515e:	462b      	mov	r3, r5
 8005160:	eb49 0303 	adc.w	r3, r9, r3
 8005164:	60fb      	str	r3, [r7, #12]
 8005166:	f04f 0200 	mov.w	r2, #0
 800516a:	f04f 0300 	mov.w	r3, #0
 800516e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005172:	4629      	mov	r1, r5
 8005174:	024b      	lsls	r3, r1, #9
 8005176:	4621      	mov	r1, r4
 8005178:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800517c:	4621      	mov	r1, r4
 800517e:	024a      	lsls	r2, r1, #9
 8005180:	4610      	mov	r0, r2
 8005182:	4619      	mov	r1, r3
 8005184:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005186:	2200      	movs	r2, #0
 8005188:	62bb      	str	r3, [r7, #40]	@ 0x28
 800518a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800518c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005190:	f7fb f86e 	bl	8000270 <__aeabi_uldivmod>
 8005194:	4602      	mov	r2, r0
 8005196:	460b      	mov	r3, r1
 8005198:	4613      	mov	r3, r2
 800519a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800519c:	e058      	b.n	8005250 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800519e:	4b38      	ldr	r3, [pc, #224]	@ (8005280 <HAL_RCC_GetSysClockFreq+0x200>)
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	099b      	lsrs	r3, r3, #6
 80051a4:	2200      	movs	r2, #0
 80051a6:	4618      	mov	r0, r3
 80051a8:	4611      	mov	r1, r2
 80051aa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80051ae:	623b      	str	r3, [r7, #32]
 80051b0:	2300      	movs	r3, #0
 80051b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80051b4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80051b8:	4642      	mov	r2, r8
 80051ba:	464b      	mov	r3, r9
 80051bc:	f04f 0000 	mov.w	r0, #0
 80051c0:	f04f 0100 	mov.w	r1, #0
 80051c4:	0159      	lsls	r1, r3, #5
 80051c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80051ca:	0150      	lsls	r0, r2, #5
 80051cc:	4602      	mov	r2, r0
 80051ce:	460b      	mov	r3, r1
 80051d0:	4641      	mov	r1, r8
 80051d2:	ebb2 0a01 	subs.w	sl, r2, r1
 80051d6:	4649      	mov	r1, r9
 80051d8:	eb63 0b01 	sbc.w	fp, r3, r1
 80051dc:	f04f 0200 	mov.w	r2, #0
 80051e0:	f04f 0300 	mov.w	r3, #0
 80051e4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80051e8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80051ec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80051f0:	ebb2 040a 	subs.w	r4, r2, sl
 80051f4:	eb63 050b 	sbc.w	r5, r3, fp
 80051f8:	f04f 0200 	mov.w	r2, #0
 80051fc:	f04f 0300 	mov.w	r3, #0
 8005200:	00eb      	lsls	r3, r5, #3
 8005202:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005206:	00e2      	lsls	r2, r4, #3
 8005208:	4614      	mov	r4, r2
 800520a:	461d      	mov	r5, r3
 800520c:	4643      	mov	r3, r8
 800520e:	18e3      	adds	r3, r4, r3
 8005210:	603b      	str	r3, [r7, #0]
 8005212:	464b      	mov	r3, r9
 8005214:	eb45 0303 	adc.w	r3, r5, r3
 8005218:	607b      	str	r3, [r7, #4]
 800521a:	f04f 0200 	mov.w	r2, #0
 800521e:	f04f 0300 	mov.w	r3, #0
 8005222:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005226:	4629      	mov	r1, r5
 8005228:	028b      	lsls	r3, r1, #10
 800522a:	4621      	mov	r1, r4
 800522c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005230:	4621      	mov	r1, r4
 8005232:	028a      	lsls	r2, r1, #10
 8005234:	4610      	mov	r0, r2
 8005236:	4619      	mov	r1, r3
 8005238:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800523a:	2200      	movs	r2, #0
 800523c:	61bb      	str	r3, [r7, #24]
 800523e:	61fa      	str	r2, [r7, #28]
 8005240:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005244:	f7fb f814 	bl	8000270 <__aeabi_uldivmod>
 8005248:	4602      	mov	r2, r0
 800524a:	460b      	mov	r3, r1
 800524c:	4613      	mov	r3, r2
 800524e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005250:	4b0b      	ldr	r3, [pc, #44]	@ (8005280 <HAL_RCC_GetSysClockFreq+0x200>)
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	0c1b      	lsrs	r3, r3, #16
 8005256:	f003 0303 	and.w	r3, r3, #3
 800525a:	3301      	adds	r3, #1
 800525c:	005b      	lsls	r3, r3, #1
 800525e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005260:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005262:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005264:	fbb2 f3f3 	udiv	r3, r2, r3
 8005268:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800526a:	e002      	b.n	8005272 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800526c:	4b05      	ldr	r3, [pc, #20]	@ (8005284 <HAL_RCC_GetSysClockFreq+0x204>)
 800526e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005270:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005272:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005274:	4618      	mov	r0, r3
 8005276:	3750      	adds	r7, #80	@ 0x50
 8005278:	46bd      	mov	sp, r7
 800527a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800527e:	bf00      	nop
 8005280:	40023800 	.word	0x40023800
 8005284:	00f42400 	.word	0x00f42400
 8005288:	007a1200 	.word	0x007a1200

0800528c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800528c:	b480      	push	{r7}
 800528e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005290:	4b03      	ldr	r3, [pc, #12]	@ (80052a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005292:	681b      	ldr	r3, [r3, #0]
}
 8005294:	4618      	mov	r0, r3
 8005296:	46bd      	mov	sp, r7
 8005298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529c:	4770      	bx	lr
 800529e:	bf00      	nop
 80052a0:	20000000 	.word	0x20000000

080052a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80052a8:	f7ff fff0 	bl	800528c <HAL_RCC_GetHCLKFreq>
 80052ac:	4602      	mov	r2, r0
 80052ae:	4b05      	ldr	r3, [pc, #20]	@ (80052c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	0a9b      	lsrs	r3, r3, #10
 80052b4:	f003 0307 	and.w	r3, r3, #7
 80052b8:	4903      	ldr	r1, [pc, #12]	@ (80052c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80052ba:	5ccb      	ldrb	r3, [r1, r3]
 80052bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	bd80      	pop	{r7, pc}
 80052c4:	40023800 	.word	0x40023800
 80052c8:	0800f1a4 	.word	0x0800f1a4

080052cc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b083      	sub	sp, #12
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
 80052d4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	220f      	movs	r2, #15
 80052da:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80052dc:	4b12      	ldr	r3, [pc, #72]	@ (8005328 <HAL_RCC_GetClockConfig+0x5c>)
 80052de:	689b      	ldr	r3, [r3, #8]
 80052e0:	f003 0203 	and.w	r2, r3, #3
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80052e8:	4b0f      	ldr	r3, [pc, #60]	@ (8005328 <HAL_RCC_GetClockConfig+0x5c>)
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80052f4:	4b0c      	ldr	r3, [pc, #48]	@ (8005328 <HAL_RCC_GetClockConfig+0x5c>)
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005300:	4b09      	ldr	r3, [pc, #36]	@ (8005328 <HAL_RCC_GetClockConfig+0x5c>)
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	08db      	lsrs	r3, r3, #3
 8005306:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800530e:	4b07      	ldr	r3, [pc, #28]	@ (800532c <HAL_RCC_GetClockConfig+0x60>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f003 0207 	and.w	r2, r3, #7
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	601a      	str	r2, [r3, #0]
}
 800531a:	bf00      	nop
 800531c:	370c      	adds	r7, #12
 800531e:	46bd      	mov	sp, r7
 8005320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005324:	4770      	bx	lr
 8005326:	bf00      	nop
 8005328:	40023800 	.word	0x40023800
 800532c:	40023c00 	.word	0x40023c00

08005330 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b086      	sub	sp, #24
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005338:	2300      	movs	r3, #0
 800533a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800533c:	2300      	movs	r3, #0
 800533e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 0301 	and.w	r3, r3, #1
 8005348:	2b00      	cmp	r3, #0
 800534a:	d105      	bne.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005354:	2b00      	cmp	r3, #0
 8005356:	d035      	beq.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005358:	4b62      	ldr	r3, [pc, #392]	@ (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800535a:	2200      	movs	r2, #0
 800535c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800535e:	f7fc f95b 	bl	8001618 <HAL_GetTick>
 8005362:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005364:	e008      	b.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005366:	f7fc f957 	bl	8001618 <HAL_GetTick>
 800536a:	4602      	mov	r2, r0
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	1ad3      	subs	r3, r2, r3
 8005370:	2b02      	cmp	r3, #2
 8005372:	d901      	bls.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005374:	2303      	movs	r3, #3
 8005376:	e0b0      	b.n	80054da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005378:	4b5b      	ldr	r3, [pc, #364]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005380:	2b00      	cmp	r3, #0
 8005382:	d1f0      	bne.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	019a      	lsls	r2, r3, #6
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	071b      	lsls	r3, r3, #28
 8005390:	4955      	ldr	r1, [pc, #340]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005392:	4313      	orrs	r3, r2
 8005394:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005398:	4b52      	ldr	r3, [pc, #328]	@ (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800539a:	2201      	movs	r2, #1
 800539c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800539e:	f7fc f93b 	bl	8001618 <HAL_GetTick>
 80053a2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80053a4:	e008      	b.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80053a6:	f7fc f937 	bl	8001618 <HAL_GetTick>
 80053aa:	4602      	mov	r2, r0
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	1ad3      	subs	r3, r2, r3
 80053b0:	2b02      	cmp	r3, #2
 80053b2:	d901      	bls.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053b4:	2303      	movs	r3, #3
 80053b6:	e090      	b.n	80054da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80053b8:	4b4b      	ldr	r3, [pc, #300]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d0f0      	beq.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f003 0302 	and.w	r3, r3, #2
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	f000 8083 	beq.w	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80053d2:	2300      	movs	r3, #0
 80053d4:	60fb      	str	r3, [r7, #12]
 80053d6:	4b44      	ldr	r3, [pc, #272]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053da:	4a43      	ldr	r2, [pc, #268]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80053e2:	4b41      	ldr	r3, [pc, #260]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053ea:	60fb      	str	r3, [r7, #12]
 80053ec:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80053ee:	4b3f      	ldr	r3, [pc, #252]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4a3e      	ldr	r2, [pc, #248]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80053f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053f8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80053fa:	f7fc f90d 	bl	8001618 <HAL_GetTick>
 80053fe:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005400:	e008      	b.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005402:	f7fc f909 	bl	8001618 <HAL_GetTick>
 8005406:	4602      	mov	r2, r0
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	1ad3      	subs	r3, r2, r3
 800540c:	2b02      	cmp	r3, #2
 800540e:	d901      	bls.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005410:	2303      	movs	r3, #3
 8005412:	e062      	b.n	80054da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005414:	4b35      	ldr	r3, [pc, #212]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800541c:	2b00      	cmp	r3, #0
 800541e:	d0f0      	beq.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005420:	4b31      	ldr	r3, [pc, #196]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005422:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005424:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005428:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d02f      	beq.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	68db      	ldr	r3, [r3, #12]
 8005434:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005438:	693a      	ldr	r2, [r7, #16]
 800543a:	429a      	cmp	r2, r3
 800543c:	d028      	beq.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800543e:	4b2a      	ldr	r3, [pc, #168]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005440:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005442:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005446:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005448:	4b29      	ldr	r3, [pc, #164]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800544a:	2201      	movs	r2, #1
 800544c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800544e:	4b28      	ldr	r3, [pc, #160]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005450:	2200      	movs	r2, #0
 8005452:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005454:	4a24      	ldr	r2, [pc, #144]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800545a:	4b23      	ldr	r3, [pc, #140]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800545c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800545e:	f003 0301 	and.w	r3, r3, #1
 8005462:	2b01      	cmp	r3, #1
 8005464:	d114      	bne.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005466:	f7fc f8d7 	bl	8001618 <HAL_GetTick>
 800546a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800546c:	e00a      	b.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800546e:	f7fc f8d3 	bl	8001618 <HAL_GetTick>
 8005472:	4602      	mov	r2, r0
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	1ad3      	subs	r3, r2, r3
 8005478:	f241 3288 	movw	r2, #5000	@ 0x1388
 800547c:	4293      	cmp	r3, r2
 800547e:	d901      	bls.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005480:	2303      	movs	r3, #3
 8005482:	e02a      	b.n	80054da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005484:	4b18      	ldr	r3, [pc, #96]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005486:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005488:	f003 0302 	and.w	r3, r3, #2
 800548c:	2b00      	cmp	r3, #0
 800548e:	d0ee      	beq.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005498:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800549c:	d10d      	bne.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800549e:	4b12      	ldr	r3, [pc, #72]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	68db      	ldr	r3, [r3, #12]
 80054aa:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80054ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054b2:	490d      	ldr	r1, [pc, #52]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80054b4:	4313      	orrs	r3, r2
 80054b6:	608b      	str	r3, [r1, #8]
 80054b8:	e005      	b.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80054ba:	4b0b      	ldr	r3, [pc, #44]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	4a0a      	ldr	r2, [pc, #40]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80054c0:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80054c4:	6093      	str	r3, [r2, #8]
 80054c6:	4b08      	ldr	r3, [pc, #32]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80054c8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	68db      	ldr	r3, [r3, #12]
 80054ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054d2:	4905      	ldr	r1, [pc, #20]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80054d4:	4313      	orrs	r3, r2
 80054d6:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80054d8:	2300      	movs	r3, #0
}
 80054da:	4618      	mov	r0, r3
 80054dc:	3718      	adds	r7, #24
 80054de:	46bd      	mov	sp, r7
 80054e0:	bd80      	pop	{r7, pc}
 80054e2:	bf00      	nop
 80054e4:	42470068 	.word	0x42470068
 80054e8:	40023800 	.word	0x40023800
 80054ec:	40007000 	.word	0x40007000
 80054f0:	42470e40 	.word	0x42470e40

080054f4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b087      	sub	sp, #28
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80054fc:	2300      	movs	r3, #0
 80054fe:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005500:	2300      	movs	r3, #0
 8005502:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005504:	2300      	movs	r3, #0
 8005506:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005508:	2300      	movs	r3, #0
 800550a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2b01      	cmp	r3, #1
 8005510:	d13f      	bne.n	8005592 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005512:	4b24      	ldr	r3, [pc, #144]	@ (80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800551a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d006      	beq.n	8005530 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005528:	d12f      	bne.n	800558a <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800552a:	4b1f      	ldr	r3, [pc, #124]	@ (80055a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800552c:	617b      	str	r3, [r7, #20]
          break;
 800552e:	e02f      	b.n	8005590 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005530:	4b1c      	ldr	r3, [pc, #112]	@ (80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005538:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800553c:	d108      	bne.n	8005550 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800553e:	4b19      	ldr	r3, [pc, #100]	@ (80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005546:	4a19      	ldr	r2, [pc, #100]	@ (80055ac <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005548:	fbb2 f3f3 	udiv	r3, r2, r3
 800554c:	613b      	str	r3, [r7, #16]
 800554e:	e007      	b.n	8005560 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005550:	4b14      	ldr	r3, [pc, #80]	@ (80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005558:	4a15      	ldr	r2, [pc, #84]	@ (80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800555a:	fbb2 f3f3 	udiv	r3, r2, r3
 800555e:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005560:	4b10      	ldr	r3, [pc, #64]	@ (80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005562:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005566:	099b      	lsrs	r3, r3, #6
 8005568:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	fb02 f303 	mul.w	r3, r2, r3
 8005572:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005574:	4b0b      	ldr	r3, [pc, #44]	@ (80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005576:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800557a:	0f1b      	lsrs	r3, r3, #28
 800557c:	f003 0307 	and.w	r3, r3, #7
 8005580:	68ba      	ldr	r2, [r7, #8]
 8005582:	fbb2 f3f3 	udiv	r3, r2, r3
 8005586:	617b      	str	r3, [r7, #20]
          break;
 8005588:	e002      	b.n	8005590 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 800558a:	2300      	movs	r3, #0
 800558c:	617b      	str	r3, [r7, #20]
          break;
 800558e:	bf00      	nop
        }
      }
      break;
 8005590:	e000      	b.n	8005594 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8005592:	bf00      	nop
    }
  }
  return frequency;
 8005594:	697b      	ldr	r3, [r7, #20]
}
 8005596:	4618      	mov	r0, r3
 8005598:	371c      	adds	r7, #28
 800559a:	46bd      	mov	sp, r7
 800559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a0:	4770      	bx	lr
 80055a2:	bf00      	nop
 80055a4:	40023800 	.word	0x40023800
 80055a8:	00bb8000 	.word	0x00bb8000
 80055ac:	007a1200 	.word	0x007a1200
 80055b0:	00f42400 	.word	0x00f42400

080055b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b082      	sub	sp, #8
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d101      	bne.n	80055c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	e041      	b.n	800564a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055cc:	b2db      	uxtb	r3, r3
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d106      	bne.n	80055e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2200      	movs	r2, #0
 80055d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f000 f839 	bl	8005652 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2202      	movs	r2, #2
 80055e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681a      	ldr	r2, [r3, #0]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	3304      	adds	r3, #4
 80055f0:	4619      	mov	r1, r3
 80055f2:	4610      	mov	r0, r2
 80055f4:	f000 f9c0 	bl	8005978 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2201      	movs	r2, #1
 80055fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2201      	movs	r2, #1
 8005604:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2201      	movs	r2, #1
 800560c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2201      	movs	r2, #1
 8005614:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2201      	movs	r2, #1
 800561c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2201      	movs	r2, #1
 8005624:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2201      	movs	r2, #1
 800562c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2201      	movs	r2, #1
 8005634:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2201      	movs	r2, #1
 800563c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005648:	2300      	movs	r3, #0
}
 800564a:	4618      	mov	r0, r3
 800564c:	3708      	adds	r7, #8
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}

08005652 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005652:	b480      	push	{r7}
 8005654:	b083      	sub	sp, #12
 8005656:	af00      	add	r7, sp, #0
 8005658:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800565a:	bf00      	nop
 800565c:	370c      	adds	r7, #12
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr
	...

08005668 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005668:	b480      	push	{r7}
 800566a:	b085      	sub	sp, #20
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005676:	b2db      	uxtb	r3, r3
 8005678:	2b01      	cmp	r3, #1
 800567a:	d001      	beq.n	8005680 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800567c:	2301      	movs	r3, #1
 800567e:	e04e      	b.n	800571e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2202      	movs	r2, #2
 8005684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	68da      	ldr	r2, [r3, #12]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f042 0201 	orr.w	r2, r2, #1
 8005696:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a23      	ldr	r2, [pc, #140]	@ (800572c <HAL_TIM_Base_Start_IT+0xc4>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d022      	beq.n	80056e8 <HAL_TIM_Base_Start_IT+0x80>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056aa:	d01d      	beq.n	80056e8 <HAL_TIM_Base_Start_IT+0x80>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a1f      	ldr	r2, [pc, #124]	@ (8005730 <HAL_TIM_Base_Start_IT+0xc8>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d018      	beq.n	80056e8 <HAL_TIM_Base_Start_IT+0x80>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a1e      	ldr	r2, [pc, #120]	@ (8005734 <HAL_TIM_Base_Start_IT+0xcc>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d013      	beq.n	80056e8 <HAL_TIM_Base_Start_IT+0x80>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a1c      	ldr	r2, [pc, #112]	@ (8005738 <HAL_TIM_Base_Start_IT+0xd0>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d00e      	beq.n	80056e8 <HAL_TIM_Base_Start_IT+0x80>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a1b      	ldr	r2, [pc, #108]	@ (800573c <HAL_TIM_Base_Start_IT+0xd4>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d009      	beq.n	80056e8 <HAL_TIM_Base_Start_IT+0x80>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a19      	ldr	r2, [pc, #100]	@ (8005740 <HAL_TIM_Base_Start_IT+0xd8>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d004      	beq.n	80056e8 <HAL_TIM_Base_Start_IT+0x80>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a18      	ldr	r2, [pc, #96]	@ (8005744 <HAL_TIM_Base_Start_IT+0xdc>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d111      	bne.n	800570c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	f003 0307 	and.w	r3, r3, #7
 80056f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2b06      	cmp	r3, #6
 80056f8:	d010      	beq.n	800571c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f042 0201 	orr.w	r2, r2, #1
 8005708:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800570a:	e007      	b.n	800571c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f042 0201 	orr.w	r2, r2, #1
 800571a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800571c:	2300      	movs	r3, #0
}
 800571e:	4618      	mov	r0, r3
 8005720:	3714      	adds	r7, #20
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr
 800572a:	bf00      	nop
 800572c:	40010000 	.word	0x40010000
 8005730:	40000400 	.word	0x40000400
 8005734:	40000800 	.word	0x40000800
 8005738:	40000c00 	.word	0x40000c00
 800573c:	40010400 	.word	0x40010400
 8005740:	40014000 	.word	0x40014000
 8005744:	40001800 	.word	0x40001800

08005748 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b084      	sub	sp, #16
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	68db      	ldr	r3, [r3, #12]
 8005756:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	691b      	ldr	r3, [r3, #16]
 800575e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	f003 0302 	and.w	r3, r3, #2
 8005766:	2b00      	cmp	r3, #0
 8005768:	d020      	beq.n	80057ac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	f003 0302 	and.w	r3, r3, #2
 8005770:	2b00      	cmp	r3, #0
 8005772:	d01b      	beq.n	80057ac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f06f 0202 	mvn.w	r2, #2
 800577c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2201      	movs	r2, #1
 8005782:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	699b      	ldr	r3, [r3, #24]
 800578a:	f003 0303 	and.w	r3, r3, #3
 800578e:	2b00      	cmp	r3, #0
 8005790:	d003      	beq.n	800579a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f000 f8d2 	bl	800593c <HAL_TIM_IC_CaptureCallback>
 8005798:	e005      	b.n	80057a6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 f8c4 	bl	8005928 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	f000 f8d5 	bl	8005950 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	f003 0304 	and.w	r3, r3, #4
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d020      	beq.n	80057f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f003 0304 	and.w	r3, r3, #4
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d01b      	beq.n	80057f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f06f 0204 	mvn.w	r2, #4
 80057c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2202      	movs	r2, #2
 80057ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	699b      	ldr	r3, [r3, #24]
 80057d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d003      	beq.n	80057e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 f8ac 	bl	800593c <HAL_TIM_IC_CaptureCallback>
 80057e4:	e005      	b.n	80057f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f000 f89e 	bl	8005928 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f000 f8af 	bl	8005950 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	f003 0308 	and.w	r3, r3, #8
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d020      	beq.n	8005844 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	f003 0308 	and.w	r3, r3, #8
 8005808:	2b00      	cmp	r3, #0
 800580a:	d01b      	beq.n	8005844 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f06f 0208 	mvn.w	r2, #8
 8005814:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2204      	movs	r2, #4
 800581a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	69db      	ldr	r3, [r3, #28]
 8005822:	f003 0303 	and.w	r3, r3, #3
 8005826:	2b00      	cmp	r3, #0
 8005828:	d003      	beq.n	8005832 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f000 f886 	bl	800593c <HAL_TIM_IC_CaptureCallback>
 8005830:	e005      	b.n	800583e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f000 f878 	bl	8005928 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f000 f889 	bl	8005950 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2200      	movs	r2, #0
 8005842:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	f003 0310 	and.w	r3, r3, #16
 800584a:	2b00      	cmp	r3, #0
 800584c:	d020      	beq.n	8005890 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	f003 0310 	and.w	r3, r3, #16
 8005854:	2b00      	cmp	r3, #0
 8005856:	d01b      	beq.n	8005890 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f06f 0210 	mvn.w	r2, #16
 8005860:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2208      	movs	r2, #8
 8005866:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	69db      	ldr	r3, [r3, #28]
 800586e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005872:	2b00      	cmp	r3, #0
 8005874:	d003      	beq.n	800587e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f000 f860 	bl	800593c <HAL_TIM_IC_CaptureCallback>
 800587c:	e005      	b.n	800588a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f000 f852 	bl	8005928 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005884:	6878      	ldr	r0, [r7, #4]
 8005886:	f000 f863 	bl	8005950 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2200      	movs	r2, #0
 800588e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	f003 0301 	and.w	r3, r3, #1
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00c      	beq.n	80058b4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	f003 0301 	and.w	r3, r3, #1
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d007      	beq.n	80058b4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f06f 0201 	mvn.w	r2, #1
 80058ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f7fb fbb0 	bl	8001014 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d00c      	beq.n	80058d8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d007      	beq.n	80058d8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80058d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f000 f900 	bl	8005ad8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d00c      	beq.n	80058fc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d007      	beq.n	80058fc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80058f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f000 f834 	bl	8005964 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	f003 0320 	and.w	r3, r3, #32
 8005902:	2b00      	cmp	r3, #0
 8005904:	d00c      	beq.n	8005920 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	f003 0320 	and.w	r3, r3, #32
 800590c:	2b00      	cmp	r3, #0
 800590e:	d007      	beq.n	8005920 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f06f 0220 	mvn.w	r2, #32
 8005918:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f000 f8d2 	bl	8005ac4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005920:	bf00      	nop
 8005922:	3710      	adds	r7, #16
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}

08005928 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005928:	b480      	push	{r7}
 800592a:	b083      	sub	sp, #12
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005930:	bf00      	nop
 8005932:	370c      	adds	r7, #12
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr

0800593c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800593c:	b480      	push	{r7}
 800593e:	b083      	sub	sp, #12
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005944:	bf00      	nop
 8005946:	370c      	adds	r7, #12
 8005948:	46bd      	mov	sp, r7
 800594a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594e:	4770      	bx	lr

08005950 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005950:	b480      	push	{r7}
 8005952:	b083      	sub	sp, #12
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005958:	bf00      	nop
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005964:	b480      	push	{r7}
 8005966:	b083      	sub	sp, #12
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800596c:	bf00      	nop
 800596e:	370c      	adds	r7, #12
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr

08005978 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005978:	b480      	push	{r7}
 800597a:	b085      	sub	sp, #20
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
 8005980:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	4a43      	ldr	r2, [pc, #268]	@ (8005a98 <TIM_Base_SetConfig+0x120>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d013      	beq.n	80059b8 <TIM_Base_SetConfig+0x40>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005996:	d00f      	beq.n	80059b8 <TIM_Base_SetConfig+0x40>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	4a40      	ldr	r2, [pc, #256]	@ (8005a9c <TIM_Base_SetConfig+0x124>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d00b      	beq.n	80059b8 <TIM_Base_SetConfig+0x40>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	4a3f      	ldr	r2, [pc, #252]	@ (8005aa0 <TIM_Base_SetConfig+0x128>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d007      	beq.n	80059b8 <TIM_Base_SetConfig+0x40>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	4a3e      	ldr	r2, [pc, #248]	@ (8005aa4 <TIM_Base_SetConfig+0x12c>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d003      	beq.n	80059b8 <TIM_Base_SetConfig+0x40>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	4a3d      	ldr	r2, [pc, #244]	@ (8005aa8 <TIM_Base_SetConfig+0x130>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d108      	bne.n	80059ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	68fa      	ldr	r2, [r7, #12]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4a32      	ldr	r2, [pc, #200]	@ (8005a98 <TIM_Base_SetConfig+0x120>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d02b      	beq.n	8005a2a <TIM_Base_SetConfig+0xb2>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059d8:	d027      	beq.n	8005a2a <TIM_Base_SetConfig+0xb2>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	4a2f      	ldr	r2, [pc, #188]	@ (8005a9c <TIM_Base_SetConfig+0x124>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d023      	beq.n	8005a2a <TIM_Base_SetConfig+0xb2>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	4a2e      	ldr	r2, [pc, #184]	@ (8005aa0 <TIM_Base_SetConfig+0x128>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d01f      	beq.n	8005a2a <TIM_Base_SetConfig+0xb2>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	4a2d      	ldr	r2, [pc, #180]	@ (8005aa4 <TIM_Base_SetConfig+0x12c>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d01b      	beq.n	8005a2a <TIM_Base_SetConfig+0xb2>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4a2c      	ldr	r2, [pc, #176]	@ (8005aa8 <TIM_Base_SetConfig+0x130>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d017      	beq.n	8005a2a <TIM_Base_SetConfig+0xb2>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	4a2b      	ldr	r2, [pc, #172]	@ (8005aac <TIM_Base_SetConfig+0x134>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d013      	beq.n	8005a2a <TIM_Base_SetConfig+0xb2>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4a2a      	ldr	r2, [pc, #168]	@ (8005ab0 <TIM_Base_SetConfig+0x138>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d00f      	beq.n	8005a2a <TIM_Base_SetConfig+0xb2>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a29      	ldr	r2, [pc, #164]	@ (8005ab4 <TIM_Base_SetConfig+0x13c>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d00b      	beq.n	8005a2a <TIM_Base_SetConfig+0xb2>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a28      	ldr	r2, [pc, #160]	@ (8005ab8 <TIM_Base_SetConfig+0x140>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d007      	beq.n	8005a2a <TIM_Base_SetConfig+0xb2>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a27      	ldr	r2, [pc, #156]	@ (8005abc <TIM_Base_SetConfig+0x144>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d003      	beq.n	8005a2a <TIM_Base_SetConfig+0xb2>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a26      	ldr	r2, [pc, #152]	@ (8005ac0 <TIM_Base_SetConfig+0x148>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d108      	bne.n	8005a3c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	68db      	ldr	r3, [r3, #12]
 8005a36:	68fa      	ldr	r2, [r7, #12]
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	695b      	ldr	r3, [r3, #20]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	689a      	ldr	r2, [r3, #8]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	681a      	ldr	r2, [r3, #0]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a0e      	ldr	r2, [pc, #56]	@ (8005a98 <TIM_Base_SetConfig+0x120>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d003      	beq.n	8005a6a <TIM_Base_SetConfig+0xf2>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4a10      	ldr	r2, [pc, #64]	@ (8005aa8 <TIM_Base_SetConfig+0x130>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d103      	bne.n	8005a72 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	691a      	ldr	r2, [r3, #16]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f043 0204 	orr.w	r2, r3, #4
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2201      	movs	r2, #1
 8005a82:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	68fa      	ldr	r2, [r7, #12]
 8005a88:	601a      	str	r2, [r3, #0]
}
 8005a8a:	bf00      	nop
 8005a8c:	3714      	adds	r7, #20
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a94:	4770      	bx	lr
 8005a96:	bf00      	nop
 8005a98:	40010000 	.word	0x40010000
 8005a9c:	40000400 	.word	0x40000400
 8005aa0:	40000800 	.word	0x40000800
 8005aa4:	40000c00 	.word	0x40000c00
 8005aa8:	40010400 	.word	0x40010400
 8005aac:	40014000 	.word	0x40014000
 8005ab0:	40014400 	.word	0x40014400
 8005ab4:	40014800 	.word	0x40014800
 8005ab8:	40001800 	.word	0x40001800
 8005abc:	40001c00 	.word	0x40001c00
 8005ac0:	40002000 	.word	0x40002000

08005ac4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005acc:	bf00      	nop
 8005ace:	370c      	adds	r7, #12
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad6:	4770      	bx	lr

08005ad8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b083      	sub	sp, #12
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005ae0:	bf00      	nop
 8005ae2:	370c      	adds	r7, #12
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aea:	4770      	bx	lr

08005aec <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005aec:	b084      	sub	sp, #16
 8005aee:	b580      	push	{r7, lr}
 8005af0:	b084      	sub	sp, #16
 8005af2:	af00      	add	r7, sp, #0
 8005af4:	6078      	str	r0, [r7, #4]
 8005af6:	f107 001c 	add.w	r0, r7, #28
 8005afa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005afe:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005b02:	2b01      	cmp	r3, #1
 8005b04:	d123      	bne.n	8005b4e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b0a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	68db      	ldr	r3, [r3, #12]
 8005b16:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005b1a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b1e:	687a      	ldr	r2, [r7, #4]
 8005b20:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	68db      	ldr	r3, [r3, #12]
 8005b26:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005b2e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005b32:	2b01      	cmp	r3, #1
 8005b34:	d105      	bne.n	8005b42 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	68db      	ldr	r3, [r3, #12]
 8005b3a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005b42:	6878      	ldr	r0, [r7, #4]
 8005b44:	f001 fae8 	bl	8007118 <USB_CoreReset>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	73fb      	strb	r3, [r7, #15]
 8005b4c:	e01b      	b.n	8005b86 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	68db      	ldr	r3, [r3, #12]
 8005b52:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005b5a:	6878      	ldr	r0, [r7, #4]
 8005b5c:	f001 fadc 	bl	8007118 <USB_CoreReset>
 8005b60:	4603      	mov	r3, r0
 8005b62:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005b64:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d106      	bne.n	8005b7a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b70:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	639a      	str	r2, [r3, #56]	@ 0x38
 8005b78:	e005      	b.n	8005b86 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b7e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005b86:	7fbb      	ldrb	r3, [r7, #30]
 8005b88:	2b01      	cmp	r3, #1
 8005b8a:	d10b      	bne.n	8005ba4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	f043 0206 	orr.w	r2, r3, #6
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	f043 0220 	orr.w	r2, r3, #32
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005ba4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	3710      	adds	r7, #16
 8005baa:	46bd      	mov	sp, r7
 8005bac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005bb0:	b004      	add	sp, #16
 8005bb2:	4770      	bx	lr

08005bb4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b087      	sub	sp, #28
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	60f8      	str	r0, [r7, #12]
 8005bbc:	60b9      	str	r1, [r7, #8]
 8005bbe:	4613      	mov	r3, r2
 8005bc0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005bc2:	79fb      	ldrb	r3, [r7, #7]
 8005bc4:	2b02      	cmp	r3, #2
 8005bc6:	d165      	bne.n	8005c94 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	4a41      	ldr	r2, [pc, #260]	@ (8005cd0 <USB_SetTurnaroundTime+0x11c>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d906      	bls.n	8005bde <USB_SetTurnaroundTime+0x2a>
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	4a40      	ldr	r2, [pc, #256]	@ (8005cd4 <USB_SetTurnaroundTime+0x120>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d202      	bcs.n	8005bde <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005bd8:	230f      	movs	r3, #15
 8005bda:	617b      	str	r3, [r7, #20]
 8005bdc:	e062      	b.n	8005ca4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	4a3c      	ldr	r2, [pc, #240]	@ (8005cd4 <USB_SetTurnaroundTime+0x120>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d306      	bcc.n	8005bf4 <USB_SetTurnaroundTime+0x40>
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	4a3b      	ldr	r2, [pc, #236]	@ (8005cd8 <USB_SetTurnaroundTime+0x124>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d202      	bcs.n	8005bf4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005bee:	230e      	movs	r3, #14
 8005bf0:	617b      	str	r3, [r7, #20]
 8005bf2:	e057      	b.n	8005ca4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	4a38      	ldr	r2, [pc, #224]	@ (8005cd8 <USB_SetTurnaroundTime+0x124>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d306      	bcc.n	8005c0a <USB_SetTurnaroundTime+0x56>
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	4a37      	ldr	r2, [pc, #220]	@ (8005cdc <USB_SetTurnaroundTime+0x128>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d202      	bcs.n	8005c0a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005c04:	230d      	movs	r3, #13
 8005c06:	617b      	str	r3, [r7, #20]
 8005c08:	e04c      	b.n	8005ca4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	4a33      	ldr	r2, [pc, #204]	@ (8005cdc <USB_SetTurnaroundTime+0x128>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d306      	bcc.n	8005c20 <USB_SetTurnaroundTime+0x6c>
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	4a32      	ldr	r2, [pc, #200]	@ (8005ce0 <USB_SetTurnaroundTime+0x12c>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d802      	bhi.n	8005c20 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005c1a:	230c      	movs	r3, #12
 8005c1c:	617b      	str	r3, [r7, #20]
 8005c1e:	e041      	b.n	8005ca4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	4a2f      	ldr	r2, [pc, #188]	@ (8005ce0 <USB_SetTurnaroundTime+0x12c>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d906      	bls.n	8005c36 <USB_SetTurnaroundTime+0x82>
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	4a2e      	ldr	r2, [pc, #184]	@ (8005ce4 <USB_SetTurnaroundTime+0x130>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d802      	bhi.n	8005c36 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005c30:	230b      	movs	r3, #11
 8005c32:	617b      	str	r3, [r7, #20]
 8005c34:	e036      	b.n	8005ca4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	4a2a      	ldr	r2, [pc, #168]	@ (8005ce4 <USB_SetTurnaroundTime+0x130>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d906      	bls.n	8005c4c <USB_SetTurnaroundTime+0x98>
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	4a29      	ldr	r2, [pc, #164]	@ (8005ce8 <USB_SetTurnaroundTime+0x134>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d802      	bhi.n	8005c4c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005c46:	230a      	movs	r3, #10
 8005c48:	617b      	str	r3, [r7, #20]
 8005c4a:	e02b      	b.n	8005ca4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	4a26      	ldr	r2, [pc, #152]	@ (8005ce8 <USB_SetTurnaroundTime+0x134>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d906      	bls.n	8005c62 <USB_SetTurnaroundTime+0xae>
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	4a25      	ldr	r2, [pc, #148]	@ (8005cec <USB_SetTurnaroundTime+0x138>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d202      	bcs.n	8005c62 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005c5c:	2309      	movs	r3, #9
 8005c5e:	617b      	str	r3, [r7, #20]
 8005c60:	e020      	b.n	8005ca4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	4a21      	ldr	r2, [pc, #132]	@ (8005cec <USB_SetTurnaroundTime+0x138>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d306      	bcc.n	8005c78 <USB_SetTurnaroundTime+0xc4>
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	4a20      	ldr	r2, [pc, #128]	@ (8005cf0 <USB_SetTurnaroundTime+0x13c>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d802      	bhi.n	8005c78 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005c72:	2308      	movs	r3, #8
 8005c74:	617b      	str	r3, [r7, #20]
 8005c76:	e015      	b.n	8005ca4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	4a1d      	ldr	r2, [pc, #116]	@ (8005cf0 <USB_SetTurnaroundTime+0x13c>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d906      	bls.n	8005c8e <USB_SetTurnaroundTime+0xda>
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	4a1c      	ldr	r2, [pc, #112]	@ (8005cf4 <USB_SetTurnaroundTime+0x140>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d202      	bcs.n	8005c8e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005c88:	2307      	movs	r3, #7
 8005c8a:	617b      	str	r3, [r7, #20]
 8005c8c:	e00a      	b.n	8005ca4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005c8e:	2306      	movs	r3, #6
 8005c90:	617b      	str	r3, [r7, #20]
 8005c92:	e007      	b.n	8005ca4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005c94:	79fb      	ldrb	r3, [r7, #7]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d102      	bne.n	8005ca0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005c9a:	2309      	movs	r3, #9
 8005c9c:	617b      	str	r3, [r7, #20]
 8005c9e:	e001      	b.n	8005ca4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005ca0:	2309      	movs	r3, #9
 8005ca2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	68db      	ldr	r3, [r3, #12]
 8005ca8:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	68da      	ldr	r2, [r3, #12]
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	029b      	lsls	r3, r3, #10
 8005cb8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005cbc:	431a      	orrs	r2, r3
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005cc2:	2300      	movs	r3, #0
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	371c      	adds	r7, #28
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr
 8005cd0:	00d8acbf 	.word	0x00d8acbf
 8005cd4:	00e4e1c0 	.word	0x00e4e1c0
 8005cd8:	00f42400 	.word	0x00f42400
 8005cdc:	01067380 	.word	0x01067380
 8005ce0:	011a499f 	.word	0x011a499f
 8005ce4:	01312cff 	.word	0x01312cff
 8005ce8:	014ca43f 	.word	0x014ca43f
 8005cec:	016e3600 	.word	0x016e3600
 8005cf0:	01a6ab1f 	.word	0x01a6ab1f
 8005cf4:	01e84800 	.word	0x01e84800

08005cf8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b083      	sub	sp, #12
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	f043 0201 	orr.w	r2, r3, #1
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005d0c:	2300      	movs	r3, #0
}
 8005d0e:	4618      	mov	r0, r3
 8005d10:	370c      	adds	r7, #12
 8005d12:	46bd      	mov	sp, r7
 8005d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d18:	4770      	bx	lr

08005d1a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005d1a:	b480      	push	{r7}
 8005d1c:	b083      	sub	sp, #12
 8005d1e:	af00      	add	r7, sp, #0
 8005d20:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	f023 0201 	bic.w	r2, r3, #1
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005d2e:	2300      	movs	r3, #0
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	370c      	adds	r7, #12
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr

08005d3c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b084      	sub	sp, #16
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
 8005d44:	460b      	mov	r3, r1
 8005d46:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	68db      	ldr	r3, [r3, #12]
 8005d50:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005d58:	78fb      	ldrb	r3, [r7, #3]
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d115      	bne.n	8005d8a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	68db      	ldr	r3, [r3, #12]
 8005d62:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005d6a:	200a      	movs	r0, #10
 8005d6c:	f7fb fc60 	bl	8001630 <HAL_Delay>
      ms += 10U;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	330a      	adds	r3, #10
 8005d74:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	f001 f93f 	bl	8006ffa <USB_GetMode>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	2b01      	cmp	r3, #1
 8005d80:	d01e      	beq.n	8005dc0 <USB_SetCurrentMode+0x84>
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2bc7      	cmp	r3, #199	@ 0xc7
 8005d86:	d9f0      	bls.n	8005d6a <USB_SetCurrentMode+0x2e>
 8005d88:	e01a      	b.n	8005dc0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005d8a:	78fb      	ldrb	r3, [r7, #3]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d115      	bne.n	8005dbc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	68db      	ldr	r3, [r3, #12]
 8005d94:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005d9c:	200a      	movs	r0, #10
 8005d9e:	f7fb fc47 	bl	8001630 <HAL_Delay>
      ms += 10U;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	330a      	adds	r3, #10
 8005da6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005da8:	6878      	ldr	r0, [r7, #4]
 8005daa:	f001 f926 	bl	8006ffa <USB_GetMode>
 8005dae:	4603      	mov	r3, r0
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d005      	beq.n	8005dc0 <USB_SetCurrentMode+0x84>
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2bc7      	cmp	r3, #199	@ 0xc7
 8005db8:	d9f0      	bls.n	8005d9c <USB_SetCurrentMode+0x60>
 8005dba:	e001      	b.n	8005dc0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	e005      	b.n	8005dcc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2bc8      	cmp	r3, #200	@ 0xc8
 8005dc4:	d101      	bne.n	8005dca <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e000      	b.n	8005dcc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005dca:	2300      	movs	r3, #0
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	3710      	adds	r7, #16
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}

08005dd4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005dd4:	b084      	sub	sp, #16
 8005dd6:	b580      	push	{r7, lr}
 8005dd8:	b086      	sub	sp, #24
 8005dda:	af00      	add	r7, sp, #0
 8005ddc:	6078      	str	r0, [r7, #4]
 8005dde:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005de2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005de6:	2300      	movs	r3, #0
 8005de8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005dee:	2300      	movs	r3, #0
 8005df0:	613b      	str	r3, [r7, #16]
 8005df2:	e009      	b.n	8005e08 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005df4:	687a      	ldr	r2, [r7, #4]
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	3340      	adds	r3, #64	@ 0x40
 8005dfa:	009b      	lsls	r3, r3, #2
 8005dfc:	4413      	add	r3, r2
 8005dfe:	2200      	movs	r2, #0
 8005e00:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	3301      	adds	r3, #1
 8005e06:	613b      	str	r3, [r7, #16]
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	2b0e      	cmp	r3, #14
 8005e0c:	d9f2      	bls.n	8005df4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005e0e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d11c      	bne.n	8005e50 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	68fa      	ldr	r2, [r7, #12]
 8005e20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005e24:	f043 0302 	orr.w	r3, r3, #2
 8005e28:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e2e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e3a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e46:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	639a      	str	r2, [r3, #56]	@ 0x38
 8005e4e:	e00b      	b.n	8005e68 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e54:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e60:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005e6e:	461a      	mov	r2, r3
 8005e70:	2300      	movs	r3, #0
 8005e72:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005e74:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d10d      	bne.n	8005e98 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005e7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d104      	bne.n	8005e8e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005e84:	2100      	movs	r1, #0
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f000 f968 	bl	800615c <USB_SetDevSpeed>
 8005e8c:	e008      	b.n	8005ea0 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005e8e:	2101      	movs	r1, #1
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	f000 f963 	bl	800615c <USB_SetDevSpeed>
 8005e96:	e003      	b.n	8005ea0 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005e98:	2103      	movs	r1, #3
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f000 f95e 	bl	800615c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005ea0:	2110      	movs	r1, #16
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f000 f8fa 	bl	800609c <USB_FlushTxFifo>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d001      	beq.n	8005eb2 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f000 f924 	bl	8006100 <USB_FlushRxFifo>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d001      	beq.n	8005ec2 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ec8:	461a      	mov	r2, r3
 8005eca:	2300      	movs	r3, #0
 8005ecc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ed4:	461a      	mov	r2, r3
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ee0:	461a      	mov	r2, r3
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	613b      	str	r3, [r7, #16]
 8005eea:	e043      	b.n	8005f74 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	015a      	lsls	r2, r3, #5
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	4413      	add	r3, r2
 8005ef4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005efe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f02:	d118      	bne.n	8005f36 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d10a      	bne.n	8005f20 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	015a      	lsls	r2, r3, #5
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	4413      	add	r3, r2
 8005f12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f16:	461a      	mov	r2, r3
 8005f18:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005f1c:	6013      	str	r3, [r2, #0]
 8005f1e:	e013      	b.n	8005f48 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005f20:	693b      	ldr	r3, [r7, #16]
 8005f22:	015a      	lsls	r2, r3, #5
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	4413      	add	r3, r2
 8005f28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f2c:	461a      	mov	r2, r3
 8005f2e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005f32:	6013      	str	r3, [r2, #0]
 8005f34:	e008      	b.n	8005f48 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005f36:	693b      	ldr	r3, [r7, #16]
 8005f38:	015a      	lsls	r2, r3, #5
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	4413      	add	r3, r2
 8005f3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f42:	461a      	mov	r2, r3
 8005f44:	2300      	movs	r3, #0
 8005f46:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	015a      	lsls	r2, r3, #5
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	4413      	add	r3, r2
 8005f50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f54:	461a      	mov	r2, r3
 8005f56:	2300      	movs	r3, #0
 8005f58:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005f5a:	693b      	ldr	r3, [r7, #16]
 8005f5c:	015a      	lsls	r2, r3, #5
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	4413      	add	r3, r2
 8005f62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f66:	461a      	mov	r2, r3
 8005f68:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005f6c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	3301      	adds	r3, #1
 8005f72:	613b      	str	r3, [r7, #16]
 8005f74:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005f78:	461a      	mov	r2, r3
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d3b5      	bcc.n	8005eec <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005f80:	2300      	movs	r3, #0
 8005f82:	613b      	str	r3, [r7, #16]
 8005f84:	e043      	b.n	800600e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	015a      	lsls	r2, r3, #5
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	4413      	add	r3, r2
 8005f8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f98:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f9c:	d118      	bne.n	8005fd0 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8005f9e:	693b      	ldr	r3, [r7, #16]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d10a      	bne.n	8005fba <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	015a      	lsls	r2, r3, #5
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	4413      	add	r3, r2
 8005fac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fb0:	461a      	mov	r2, r3
 8005fb2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005fb6:	6013      	str	r3, [r2, #0]
 8005fb8:	e013      	b.n	8005fe2 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	015a      	lsls	r2, r3, #5
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	4413      	add	r3, r2
 8005fc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005fcc:	6013      	str	r3, [r2, #0]
 8005fce:	e008      	b.n	8005fe2 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	015a      	lsls	r2, r3, #5
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	4413      	add	r3, r2
 8005fd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fdc:	461a      	mov	r2, r3
 8005fde:	2300      	movs	r3, #0
 8005fe0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	015a      	lsls	r2, r3, #5
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	4413      	add	r3, r2
 8005fea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fee:	461a      	mov	r2, r3
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	015a      	lsls	r2, r3, #5
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	4413      	add	r3, r2
 8005ffc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006000:	461a      	mov	r2, r3
 8006002:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006006:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	3301      	adds	r3, #1
 800600c:	613b      	str	r3, [r7, #16]
 800600e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006012:	461a      	mov	r2, r3
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	4293      	cmp	r3, r2
 8006018:	d3b5      	bcc.n	8005f86 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006020:	691b      	ldr	r3, [r3, #16]
 8006022:	68fa      	ldr	r2, [r7, #12]
 8006024:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006028:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800602c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2200      	movs	r2, #0
 8006032:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800603a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800603c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006040:	2b00      	cmp	r3, #0
 8006042:	d105      	bne.n	8006050 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	699b      	ldr	r3, [r3, #24]
 8006048:	f043 0210 	orr.w	r2, r3, #16
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	699a      	ldr	r2, [r3, #24]
 8006054:	4b10      	ldr	r3, [pc, #64]	@ (8006098 <USB_DevInit+0x2c4>)
 8006056:	4313      	orrs	r3, r2
 8006058:	687a      	ldr	r2, [r7, #4]
 800605a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800605c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006060:	2b00      	cmp	r3, #0
 8006062:	d005      	beq.n	8006070 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	699b      	ldr	r3, [r3, #24]
 8006068:	f043 0208 	orr.w	r2, r3, #8
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006070:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006074:	2b01      	cmp	r3, #1
 8006076:	d107      	bne.n	8006088 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	699b      	ldr	r3, [r3, #24]
 800607c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006080:	f043 0304 	orr.w	r3, r3, #4
 8006084:	687a      	ldr	r2, [r7, #4]
 8006086:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006088:	7dfb      	ldrb	r3, [r7, #23]
}
 800608a:	4618      	mov	r0, r3
 800608c:	3718      	adds	r7, #24
 800608e:	46bd      	mov	sp, r7
 8006090:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006094:	b004      	add	sp, #16
 8006096:	4770      	bx	lr
 8006098:	803c3800 	.word	0x803c3800

0800609c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800609c:	b480      	push	{r7}
 800609e:	b085      	sub	sp, #20
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
 80060a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80060a6:	2300      	movs	r3, #0
 80060a8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	3301      	adds	r3, #1
 80060ae:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80060b6:	d901      	bls.n	80060bc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80060b8:	2303      	movs	r3, #3
 80060ba:	e01b      	b.n	80060f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	691b      	ldr	r3, [r3, #16]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	daf2      	bge.n	80060aa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80060c4:	2300      	movs	r3, #0
 80060c6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	019b      	lsls	r3, r3, #6
 80060cc:	f043 0220 	orr.w	r2, r3, #32
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	3301      	adds	r3, #1
 80060d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80060e0:	d901      	bls.n	80060e6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80060e2:	2303      	movs	r3, #3
 80060e4:	e006      	b.n	80060f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	691b      	ldr	r3, [r3, #16]
 80060ea:	f003 0320 	and.w	r3, r3, #32
 80060ee:	2b20      	cmp	r3, #32
 80060f0:	d0f0      	beq.n	80060d4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80060f2:	2300      	movs	r3, #0
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3714      	adds	r7, #20
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr

08006100 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006100:	b480      	push	{r7}
 8006102:	b085      	sub	sp, #20
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006108:	2300      	movs	r3, #0
 800610a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	3301      	adds	r3, #1
 8006110:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006118:	d901      	bls.n	800611e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800611a:	2303      	movs	r3, #3
 800611c:	e018      	b.n	8006150 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	691b      	ldr	r3, [r3, #16]
 8006122:	2b00      	cmp	r3, #0
 8006124:	daf2      	bge.n	800610c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006126:	2300      	movs	r3, #0
 8006128:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2210      	movs	r2, #16
 800612e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	3301      	adds	r3, #1
 8006134:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800613c:	d901      	bls.n	8006142 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800613e:	2303      	movs	r3, #3
 8006140:	e006      	b.n	8006150 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	691b      	ldr	r3, [r3, #16]
 8006146:	f003 0310 	and.w	r3, r3, #16
 800614a:	2b10      	cmp	r3, #16
 800614c:	d0f0      	beq.n	8006130 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800614e:	2300      	movs	r3, #0
}
 8006150:	4618      	mov	r0, r3
 8006152:	3714      	adds	r7, #20
 8006154:	46bd      	mov	sp, r7
 8006156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615a:	4770      	bx	lr

0800615c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800615c:	b480      	push	{r7}
 800615e:	b085      	sub	sp, #20
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
 8006164:	460b      	mov	r3, r1
 8006166:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006172:	681a      	ldr	r2, [r3, #0]
 8006174:	78fb      	ldrb	r3, [r7, #3]
 8006176:	68f9      	ldr	r1, [r7, #12]
 8006178:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800617c:	4313      	orrs	r3, r2
 800617e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006180:	2300      	movs	r3, #0
}
 8006182:	4618      	mov	r0, r3
 8006184:	3714      	adds	r7, #20
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr

0800618e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800618e:	b480      	push	{r7}
 8006190:	b087      	sub	sp, #28
 8006192:	af00      	add	r7, sp, #0
 8006194:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	f003 0306 	and.w	r3, r3, #6
 80061a6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d102      	bne.n	80061b4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80061ae:	2300      	movs	r3, #0
 80061b0:	75fb      	strb	r3, [r7, #23]
 80061b2:	e00a      	b.n	80061ca <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2b02      	cmp	r3, #2
 80061b8:	d002      	beq.n	80061c0 <USB_GetDevSpeed+0x32>
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	2b06      	cmp	r3, #6
 80061be:	d102      	bne.n	80061c6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80061c0:	2302      	movs	r3, #2
 80061c2:	75fb      	strb	r3, [r7, #23]
 80061c4:	e001      	b.n	80061ca <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80061c6:	230f      	movs	r3, #15
 80061c8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80061ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	371c      	adds	r7, #28
 80061d0:	46bd      	mov	sp, r7
 80061d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d6:	4770      	bx	lr

080061d8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80061d8:	b480      	push	{r7}
 80061da:	b085      	sub	sp, #20
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
 80061e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	781b      	ldrb	r3, [r3, #0]
 80061ea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	785b      	ldrb	r3, [r3, #1]
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d13a      	bne.n	800626a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061fa:	69da      	ldr	r2, [r3, #28]
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	781b      	ldrb	r3, [r3, #0]
 8006200:	f003 030f 	and.w	r3, r3, #15
 8006204:	2101      	movs	r1, #1
 8006206:	fa01 f303 	lsl.w	r3, r1, r3
 800620a:	b29b      	uxth	r3, r3
 800620c:	68f9      	ldr	r1, [r7, #12]
 800620e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006212:	4313      	orrs	r3, r2
 8006214:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	015a      	lsls	r2, r3, #5
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	4413      	add	r3, r2
 800621e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006228:	2b00      	cmp	r3, #0
 800622a:	d155      	bne.n	80062d8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	015a      	lsls	r2, r3, #5
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	4413      	add	r3, r2
 8006234:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	791b      	ldrb	r3, [r3, #4]
 8006246:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006248:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	059b      	lsls	r3, r3, #22
 800624e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006250:	4313      	orrs	r3, r2
 8006252:	68ba      	ldr	r2, [r7, #8]
 8006254:	0151      	lsls	r1, r2, #5
 8006256:	68fa      	ldr	r2, [r7, #12]
 8006258:	440a      	add	r2, r1
 800625a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800625e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006262:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006266:	6013      	str	r3, [r2, #0]
 8006268:	e036      	b.n	80062d8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006270:	69da      	ldr	r2, [r3, #28]
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	781b      	ldrb	r3, [r3, #0]
 8006276:	f003 030f 	and.w	r3, r3, #15
 800627a:	2101      	movs	r1, #1
 800627c:	fa01 f303 	lsl.w	r3, r1, r3
 8006280:	041b      	lsls	r3, r3, #16
 8006282:	68f9      	ldr	r1, [r7, #12]
 8006284:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006288:	4313      	orrs	r3, r2
 800628a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	015a      	lsls	r2, r3, #5
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	4413      	add	r3, r2
 8006294:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d11a      	bne.n	80062d8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	015a      	lsls	r2, r3, #5
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	4413      	add	r3, r2
 80062aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062ae:	681a      	ldr	r2, [r3, #0]
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	791b      	ldrb	r3, [r3, #4]
 80062bc:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80062be:	430b      	orrs	r3, r1
 80062c0:	4313      	orrs	r3, r2
 80062c2:	68ba      	ldr	r2, [r7, #8]
 80062c4:	0151      	lsls	r1, r2, #5
 80062c6:	68fa      	ldr	r2, [r7, #12]
 80062c8:	440a      	add	r2, r1
 80062ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80062ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80062d6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80062d8:	2300      	movs	r3, #0
}
 80062da:	4618      	mov	r0, r3
 80062dc:	3714      	adds	r7, #20
 80062de:	46bd      	mov	sp, r7
 80062e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e4:	4770      	bx	lr
	...

080062e8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b085      	sub	sp, #20
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
 80062f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	781b      	ldrb	r3, [r3, #0]
 80062fa:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	785b      	ldrb	r3, [r3, #1]
 8006300:	2b01      	cmp	r3, #1
 8006302:	d161      	bne.n	80063c8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	015a      	lsls	r2, r3, #5
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	4413      	add	r3, r2
 800630c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006316:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800631a:	d11f      	bne.n	800635c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	015a      	lsls	r2, r3, #5
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	4413      	add	r3, r2
 8006324:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	68ba      	ldr	r2, [r7, #8]
 800632c:	0151      	lsls	r1, r2, #5
 800632e:	68fa      	ldr	r2, [r7, #12]
 8006330:	440a      	add	r2, r1
 8006332:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006336:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800633a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	015a      	lsls	r2, r3, #5
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	4413      	add	r3, r2
 8006344:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	68ba      	ldr	r2, [r7, #8]
 800634c:	0151      	lsls	r1, r2, #5
 800634e:	68fa      	ldr	r2, [r7, #12]
 8006350:	440a      	add	r2, r1
 8006352:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006356:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800635a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006362:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	781b      	ldrb	r3, [r3, #0]
 8006368:	f003 030f 	and.w	r3, r3, #15
 800636c:	2101      	movs	r1, #1
 800636e:	fa01 f303 	lsl.w	r3, r1, r3
 8006372:	b29b      	uxth	r3, r3
 8006374:	43db      	mvns	r3, r3
 8006376:	68f9      	ldr	r1, [r7, #12]
 8006378:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800637c:	4013      	ands	r3, r2
 800637e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006386:	69da      	ldr	r2, [r3, #28]
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	781b      	ldrb	r3, [r3, #0]
 800638c:	f003 030f 	and.w	r3, r3, #15
 8006390:	2101      	movs	r1, #1
 8006392:	fa01 f303 	lsl.w	r3, r1, r3
 8006396:	b29b      	uxth	r3, r3
 8006398:	43db      	mvns	r3, r3
 800639a:	68f9      	ldr	r1, [r7, #12]
 800639c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80063a0:	4013      	ands	r3, r2
 80063a2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	015a      	lsls	r2, r3, #5
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	4413      	add	r3, r2
 80063ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063b0:	681a      	ldr	r2, [r3, #0]
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	0159      	lsls	r1, r3, #5
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	440b      	add	r3, r1
 80063ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063be:	4619      	mov	r1, r3
 80063c0:	4b35      	ldr	r3, [pc, #212]	@ (8006498 <USB_DeactivateEndpoint+0x1b0>)
 80063c2:	4013      	ands	r3, r2
 80063c4:	600b      	str	r3, [r1, #0]
 80063c6:	e060      	b.n	800648a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	015a      	lsls	r2, r3, #5
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	4413      	add	r3, r2
 80063d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80063da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80063de:	d11f      	bne.n	8006420 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	015a      	lsls	r2, r3, #5
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	4413      	add	r3, r2
 80063e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	68ba      	ldr	r2, [r7, #8]
 80063f0:	0151      	lsls	r1, r2, #5
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	440a      	add	r2, r1
 80063f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80063fa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80063fe:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	015a      	lsls	r2, r3, #5
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	4413      	add	r3, r2
 8006408:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	68ba      	ldr	r2, [r7, #8]
 8006410:	0151      	lsls	r1, r2, #5
 8006412:	68fa      	ldr	r2, [r7, #12]
 8006414:	440a      	add	r2, r1
 8006416:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800641a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800641e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006426:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	781b      	ldrb	r3, [r3, #0]
 800642c:	f003 030f 	and.w	r3, r3, #15
 8006430:	2101      	movs	r1, #1
 8006432:	fa01 f303 	lsl.w	r3, r1, r3
 8006436:	041b      	lsls	r3, r3, #16
 8006438:	43db      	mvns	r3, r3
 800643a:	68f9      	ldr	r1, [r7, #12]
 800643c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006440:	4013      	ands	r3, r2
 8006442:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800644a:	69da      	ldr	r2, [r3, #28]
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	781b      	ldrb	r3, [r3, #0]
 8006450:	f003 030f 	and.w	r3, r3, #15
 8006454:	2101      	movs	r1, #1
 8006456:	fa01 f303 	lsl.w	r3, r1, r3
 800645a:	041b      	lsls	r3, r3, #16
 800645c:	43db      	mvns	r3, r3
 800645e:	68f9      	ldr	r1, [r7, #12]
 8006460:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006464:	4013      	ands	r3, r2
 8006466:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	015a      	lsls	r2, r3, #5
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	4413      	add	r3, r2
 8006470:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006474:	681a      	ldr	r2, [r3, #0]
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	0159      	lsls	r1, r3, #5
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	440b      	add	r3, r1
 800647e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006482:	4619      	mov	r1, r3
 8006484:	4b05      	ldr	r3, [pc, #20]	@ (800649c <USB_DeactivateEndpoint+0x1b4>)
 8006486:	4013      	ands	r3, r2
 8006488:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800648a:	2300      	movs	r3, #0
}
 800648c:	4618      	mov	r0, r3
 800648e:	3714      	adds	r7, #20
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr
 8006498:	ec337800 	.word	0xec337800
 800649c:	eff37800 	.word	0xeff37800

080064a0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b08a      	sub	sp, #40	@ 0x28
 80064a4:	af02      	add	r7, sp, #8
 80064a6:	60f8      	str	r0, [r7, #12]
 80064a8:	60b9      	str	r1, [r7, #8]
 80064aa:	4613      	mov	r3, r2
 80064ac:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	781b      	ldrb	r3, [r3, #0]
 80064b6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	785b      	ldrb	r3, [r3, #1]
 80064bc:	2b01      	cmp	r3, #1
 80064be:	f040 817f 	bne.w	80067c0 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	691b      	ldr	r3, [r3, #16]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d132      	bne.n	8006530 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80064ca:	69bb      	ldr	r3, [r7, #24]
 80064cc:	015a      	lsls	r2, r3, #5
 80064ce:	69fb      	ldr	r3, [r7, #28]
 80064d0:	4413      	add	r3, r2
 80064d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064d6:	691b      	ldr	r3, [r3, #16]
 80064d8:	69ba      	ldr	r2, [r7, #24]
 80064da:	0151      	lsls	r1, r2, #5
 80064dc:	69fa      	ldr	r2, [r7, #28]
 80064de:	440a      	add	r2, r1
 80064e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064e4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80064e8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80064ec:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80064ee:	69bb      	ldr	r3, [r7, #24]
 80064f0:	015a      	lsls	r2, r3, #5
 80064f2:	69fb      	ldr	r3, [r7, #28]
 80064f4:	4413      	add	r3, r2
 80064f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064fa:	691b      	ldr	r3, [r3, #16]
 80064fc:	69ba      	ldr	r2, [r7, #24]
 80064fe:	0151      	lsls	r1, r2, #5
 8006500:	69fa      	ldr	r2, [r7, #28]
 8006502:	440a      	add	r2, r1
 8006504:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006508:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800650c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800650e:	69bb      	ldr	r3, [r7, #24]
 8006510:	015a      	lsls	r2, r3, #5
 8006512:	69fb      	ldr	r3, [r7, #28]
 8006514:	4413      	add	r3, r2
 8006516:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800651a:	691b      	ldr	r3, [r3, #16]
 800651c:	69ba      	ldr	r2, [r7, #24]
 800651e:	0151      	lsls	r1, r2, #5
 8006520:	69fa      	ldr	r2, [r7, #28]
 8006522:	440a      	add	r2, r1
 8006524:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006528:	0cdb      	lsrs	r3, r3, #19
 800652a:	04db      	lsls	r3, r3, #19
 800652c:	6113      	str	r3, [r2, #16]
 800652e:	e097      	b.n	8006660 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006530:	69bb      	ldr	r3, [r7, #24]
 8006532:	015a      	lsls	r2, r3, #5
 8006534:	69fb      	ldr	r3, [r7, #28]
 8006536:	4413      	add	r3, r2
 8006538:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800653c:	691b      	ldr	r3, [r3, #16]
 800653e:	69ba      	ldr	r2, [r7, #24]
 8006540:	0151      	lsls	r1, r2, #5
 8006542:	69fa      	ldr	r2, [r7, #28]
 8006544:	440a      	add	r2, r1
 8006546:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800654a:	0cdb      	lsrs	r3, r3, #19
 800654c:	04db      	lsls	r3, r3, #19
 800654e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006550:	69bb      	ldr	r3, [r7, #24]
 8006552:	015a      	lsls	r2, r3, #5
 8006554:	69fb      	ldr	r3, [r7, #28]
 8006556:	4413      	add	r3, r2
 8006558:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800655c:	691b      	ldr	r3, [r3, #16]
 800655e:	69ba      	ldr	r2, [r7, #24]
 8006560:	0151      	lsls	r1, r2, #5
 8006562:	69fa      	ldr	r2, [r7, #28]
 8006564:	440a      	add	r2, r1
 8006566:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800656a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800656e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006572:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8006574:	69bb      	ldr	r3, [r7, #24]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d11a      	bne.n	80065b0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	691a      	ldr	r2, [r3, #16]
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	689b      	ldr	r3, [r3, #8]
 8006582:	429a      	cmp	r2, r3
 8006584:	d903      	bls.n	800658e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	689a      	ldr	r2, [r3, #8]
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800658e:	69bb      	ldr	r3, [r7, #24]
 8006590:	015a      	lsls	r2, r3, #5
 8006592:	69fb      	ldr	r3, [r7, #28]
 8006594:	4413      	add	r3, r2
 8006596:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800659a:	691b      	ldr	r3, [r3, #16]
 800659c:	69ba      	ldr	r2, [r7, #24]
 800659e:	0151      	lsls	r1, r2, #5
 80065a0:	69fa      	ldr	r2, [r7, #28]
 80065a2:	440a      	add	r2, r1
 80065a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80065a8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80065ac:	6113      	str	r3, [r2, #16]
 80065ae:	e044      	b.n	800663a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	691a      	ldr	r2, [r3, #16]
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	4413      	add	r3, r2
 80065ba:	1e5a      	subs	r2, r3, #1
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	689b      	ldr	r3, [r3, #8]
 80065c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80065c4:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80065c6:	69bb      	ldr	r3, [r7, #24]
 80065c8:	015a      	lsls	r2, r3, #5
 80065ca:	69fb      	ldr	r3, [r7, #28]
 80065cc:	4413      	add	r3, r2
 80065ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065d2:	691a      	ldr	r2, [r3, #16]
 80065d4:	8afb      	ldrh	r3, [r7, #22]
 80065d6:	04d9      	lsls	r1, r3, #19
 80065d8:	4ba4      	ldr	r3, [pc, #656]	@ (800686c <USB_EPStartXfer+0x3cc>)
 80065da:	400b      	ands	r3, r1
 80065dc:	69b9      	ldr	r1, [r7, #24]
 80065de:	0148      	lsls	r0, r1, #5
 80065e0:	69f9      	ldr	r1, [r7, #28]
 80065e2:	4401      	add	r1, r0
 80065e4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80065e8:	4313      	orrs	r3, r2
 80065ea:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	791b      	ldrb	r3, [r3, #4]
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d122      	bne.n	800663a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80065f4:	69bb      	ldr	r3, [r7, #24]
 80065f6:	015a      	lsls	r2, r3, #5
 80065f8:	69fb      	ldr	r3, [r7, #28]
 80065fa:	4413      	add	r3, r2
 80065fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006600:	691b      	ldr	r3, [r3, #16]
 8006602:	69ba      	ldr	r2, [r7, #24]
 8006604:	0151      	lsls	r1, r2, #5
 8006606:	69fa      	ldr	r2, [r7, #28]
 8006608:	440a      	add	r2, r1
 800660a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800660e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006612:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8006614:	69bb      	ldr	r3, [r7, #24]
 8006616:	015a      	lsls	r2, r3, #5
 8006618:	69fb      	ldr	r3, [r7, #28]
 800661a:	4413      	add	r3, r2
 800661c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006620:	691a      	ldr	r2, [r3, #16]
 8006622:	8afb      	ldrh	r3, [r7, #22]
 8006624:	075b      	lsls	r3, r3, #29
 8006626:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800662a:	69b9      	ldr	r1, [r7, #24]
 800662c:	0148      	lsls	r0, r1, #5
 800662e:	69f9      	ldr	r1, [r7, #28]
 8006630:	4401      	add	r1, r0
 8006632:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006636:	4313      	orrs	r3, r2
 8006638:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800663a:	69bb      	ldr	r3, [r7, #24]
 800663c:	015a      	lsls	r2, r3, #5
 800663e:	69fb      	ldr	r3, [r7, #28]
 8006640:	4413      	add	r3, r2
 8006642:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006646:	691a      	ldr	r2, [r3, #16]
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	691b      	ldr	r3, [r3, #16]
 800664c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006650:	69b9      	ldr	r1, [r7, #24]
 8006652:	0148      	lsls	r0, r1, #5
 8006654:	69f9      	ldr	r1, [r7, #28]
 8006656:	4401      	add	r1, r0
 8006658:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800665c:	4313      	orrs	r3, r2
 800665e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006660:	79fb      	ldrb	r3, [r7, #7]
 8006662:	2b01      	cmp	r3, #1
 8006664:	d14b      	bne.n	80066fe <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	69db      	ldr	r3, [r3, #28]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d009      	beq.n	8006682 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800666e:	69bb      	ldr	r3, [r7, #24]
 8006670:	015a      	lsls	r2, r3, #5
 8006672:	69fb      	ldr	r3, [r7, #28]
 8006674:	4413      	add	r3, r2
 8006676:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800667a:	461a      	mov	r2, r3
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	69db      	ldr	r3, [r3, #28]
 8006680:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	791b      	ldrb	r3, [r3, #4]
 8006686:	2b01      	cmp	r3, #1
 8006688:	d128      	bne.n	80066dc <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800668a:	69fb      	ldr	r3, [r7, #28]
 800668c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006690:	689b      	ldr	r3, [r3, #8]
 8006692:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006696:	2b00      	cmp	r3, #0
 8006698:	d110      	bne.n	80066bc <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800669a:	69bb      	ldr	r3, [r7, #24]
 800669c:	015a      	lsls	r2, r3, #5
 800669e:	69fb      	ldr	r3, [r7, #28]
 80066a0:	4413      	add	r3, r2
 80066a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	69ba      	ldr	r2, [r7, #24]
 80066aa:	0151      	lsls	r1, r2, #5
 80066ac:	69fa      	ldr	r2, [r7, #28]
 80066ae:	440a      	add	r2, r1
 80066b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066b4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80066b8:	6013      	str	r3, [r2, #0]
 80066ba:	e00f      	b.n	80066dc <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80066bc:	69bb      	ldr	r3, [r7, #24]
 80066be:	015a      	lsls	r2, r3, #5
 80066c0:	69fb      	ldr	r3, [r7, #28]
 80066c2:	4413      	add	r3, r2
 80066c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	69ba      	ldr	r2, [r7, #24]
 80066cc:	0151      	lsls	r1, r2, #5
 80066ce:	69fa      	ldr	r2, [r7, #28]
 80066d0:	440a      	add	r2, r1
 80066d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80066da:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80066dc:	69bb      	ldr	r3, [r7, #24]
 80066de:	015a      	lsls	r2, r3, #5
 80066e0:	69fb      	ldr	r3, [r7, #28]
 80066e2:	4413      	add	r3, r2
 80066e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	69ba      	ldr	r2, [r7, #24]
 80066ec:	0151      	lsls	r1, r2, #5
 80066ee:	69fa      	ldr	r2, [r7, #28]
 80066f0:	440a      	add	r2, r1
 80066f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066f6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80066fa:	6013      	str	r3, [r2, #0]
 80066fc:	e166      	b.n	80069cc <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80066fe:	69bb      	ldr	r3, [r7, #24]
 8006700:	015a      	lsls	r2, r3, #5
 8006702:	69fb      	ldr	r3, [r7, #28]
 8006704:	4413      	add	r3, r2
 8006706:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	69ba      	ldr	r2, [r7, #24]
 800670e:	0151      	lsls	r1, r2, #5
 8006710:	69fa      	ldr	r2, [r7, #28]
 8006712:	440a      	add	r2, r1
 8006714:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006718:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800671c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	791b      	ldrb	r3, [r3, #4]
 8006722:	2b01      	cmp	r3, #1
 8006724:	d015      	beq.n	8006752 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	691b      	ldr	r3, [r3, #16]
 800672a:	2b00      	cmp	r3, #0
 800672c:	f000 814e 	beq.w	80069cc <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006730:	69fb      	ldr	r3, [r7, #28]
 8006732:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006736:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	781b      	ldrb	r3, [r3, #0]
 800673c:	f003 030f 	and.w	r3, r3, #15
 8006740:	2101      	movs	r1, #1
 8006742:	fa01 f303 	lsl.w	r3, r1, r3
 8006746:	69f9      	ldr	r1, [r7, #28]
 8006748:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800674c:	4313      	orrs	r3, r2
 800674e:	634b      	str	r3, [r1, #52]	@ 0x34
 8006750:	e13c      	b.n	80069cc <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006752:	69fb      	ldr	r3, [r7, #28]
 8006754:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800675e:	2b00      	cmp	r3, #0
 8006760:	d110      	bne.n	8006784 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006762:	69bb      	ldr	r3, [r7, #24]
 8006764:	015a      	lsls	r2, r3, #5
 8006766:	69fb      	ldr	r3, [r7, #28]
 8006768:	4413      	add	r3, r2
 800676a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	69ba      	ldr	r2, [r7, #24]
 8006772:	0151      	lsls	r1, r2, #5
 8006774:	69fa      	ldr	r2, [r7, #28]
 8006776:	440a      	add	r2, r1
 8006778:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800677c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006780:	6013      	str	r3, [r2, #0]
 8006782:	e00f      	b.n	80067a4 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006784:	69bb      	ldr	r3, [r7, #24]
 8006786:	015a      	lsls	r2, r3, #5
 8006788:	69fb      	ldr	r3, [r7, #28]
 800678a:	4413      	add	r3, r2
 800678c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	69ba      	ldr	r2, [r7, #24]
 8006794:	0151      	lsls	r1, r2, #5
 8006796:	69fa      	ldr	r2, [r7, #28]
 8006798:	440a      	add	r2, r1
 800679a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800679e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80067a2:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	68d9      	ldr	r1, [r3, #12]
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	781a      	ldrb	r2, [r3, #0]
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	691b      	ldr	r3, [r3, #16]
 80067b0:	b298      	uxth	r0, r3
 80067b2:	79fb      	ldrb	r3, [r7, #7]
 80067b4:	9300      	str	r3, [sp, #0]
 80067b6:	4603      	mov	r3, r0
 80067b8:	68f8      	ldr	r0, [r7, #12]
 80067ba:	f000 f9b9 	bl	8006b30 <USB_WritePacket>
 80067be:	e105      	b.n	80069cc <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80067c0:	69bb      	ldr	r3, [r7, #24]
 80067c2:	015a      	lsls	r2, r3, #5
 80067c4:	69fb      	ldr	r3, [r7, #28]
 80067c6:	4413      	add	r3, r2
 80067c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067cc:	691b      	ldr	r3, [r3, #16]
 80067ce:	69ba      	ldr	r2, [r7, #24]
 80067d0:	0151      	lsls	r1, r2, #5
 80067d2:	69fa      	ldr	r2, [r7, #28]
 80067d4:	440a      	add	r2, r1
 80067d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067da:	0cdb      	lsrs	r3, r3, #19
 80067dc:	04db      	lsls	r3, r3, #19
 80067de:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80067e0:	69bb      	ldr	r3, [r7, #24]
 80067e2:	015a      	lsls	r2, r3, #5
 80067e4:	69fb      	ldr	r3, [r7, #28]
 80067e6:	4413      	add	r3, r2
 80067e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067ec:	691b      	ldr	r3, [r3, #16]
 80067ee:	69ba      	ldr	r2, [r7, #24]
 80067f0:	0151      	lsls	r1, r2, #5
 80067f2:	69fa      	ldr	r2, [r7, #28]
 80067f4:	440a      	add	r2, r1
 80067f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067fa:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80067fe:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006802:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8006804:	69bb      	ldr	r3, [r7, #24]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d132      	bne.n	8006870 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	691b      	ldr	r3, [r3, #16]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d003      	beq.n	800681a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	689a      	ldr	r2, [r3, #8]
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	689a      	ldr	r2, [r3, #8]
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006822:	69bb      	ldr	r3, [r7, #24]
 8006824:	015a      	lsls	r2, r3, #5
 8006826:	69fb      	ldr	r3, [r7, #28]
 8006828:	4413      	add	r3, r2
 800682a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800682e:	691a      	ldr	r2, [r3, #16]
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	6a1b      	ldr	r3, [r3, #32]
 8006834:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006838:	69b9      	ldr	r1, [r7, #24]
 800683a:	0148      	lsls	r0, r1, #5
 800683c:	69f9      	ldr	r1, [r7, #28]
 800683e:	4401      	add	r1, r0
 8006840:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006844:	4313      	orrs	r3, r2
 8006846:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006848:	69bb      	ldr	r3, [r7, #24]
 800684a:	015a      	lsls	r2, r3, #5
 800684c:	69fb      	ldr	r3, [r7, #28]
 800684e:	4413      	add	r3, r2
 8006850:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006854:	691b      	ldr	r3, [r3, #16]
 8006856:	69ba      	ldr	r2, [r7, #24]
 8006858:	0151      	lsls	r1, r2, #5
 800685a:	69fa      	ldr	r2, [r7, #28]
 800685c:	440a      	add	r2, r1
 800685e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006862:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006866:	6113      	str	r3, [r2, #16]
 8006868:	e062      	b.n	8006930 <USB_EPStartXfer+0x490>
 800686a:	bf00      	nop
 800686c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	691b      	ldr	r3, [r3, #16]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d123      	bne.n	80068c0 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006878:	69bb      	ldr	r3, [r7, #24]
 800687a:	015a      	lsls	r2, r3, #5
 800687c:	69fb      	ldr	r3, [r7, #28]
 800687e:	4413      	add	r3, r2
 8006880:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006884:	691a      	ldr	r2, [r3, #16]
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800688e:	69b9      	ldr	r1, [r7, #24]
 8006890:	0148      	lsls	r0, r1, #5
 8006892:	69f9      	ldr	r1, [r7, #28]
 8006894:	4401      	add	r1, r0
 8006896:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800689a:	4313      	orrs	r3, r2
 800689c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800689e:	69bb      	ldr	r3, [r7, #24]
 80068a0:	015a      	lsls	r2, r3, #5
 80068a2:	69fb      	ldr	r3, [r7, #28]
 80068a4:	4413      	add	r3, r2
 80068a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068aa:	691b      	ldr	r3, [r3, #16]
 80068ac:	69ba      	ldr	r2, [r7, #24]
 80068ae:	0151      	lsls	r1, r2, #5
 80068b0:	69fa      	ldr	r2, [r7, #28]
 80068b2:	440a      	add	r2, r1
 80068b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80068b8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80068bc:	6113      	str	r3, [r2, #16]
 80068be:	e037      	b.n	8006930 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80068c0:	68bb      	ldr	r3, [r7, #8]
 80068c2:	691a      	ldr	r2, [r3, #16]
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	689b      	ldr	r3, [r3, #8]
 80068c8:	4413      	add	r3, r2
 80068ca:	1e5a      	subs	r2, r3, #1
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	689b      	ldr	r3, [r3, #8]
 80068d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80068d4:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	8afa      	ldrh	r2, [r7, #22]
 80068dc:	fb03 f202 	mul.w	r2, r3, r2
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80068e4:	69bb      	ldr	r3, [r7, #24]
 80068e6:	015a      	lsls	r2, r3, #5
 80068e8:	69fb      	ldr	r3, [r7, #28]
 80068ea:	4413      	add	r3, r2
 80068ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068f0:	691a      	ldr	r2, [r3, #16]
 80068f2:	8afb      	ldrh	r3, [r7, #22]
 80068f4:	04d9      	lsls	r1, r3, #19
 80068f6:	4b38      	ldr	r3, [pc, #224]	@ (80069d8 <USB_EPStartXfer+0x538>)
 80068f8:	400b      	ands	r3, r1
 80068fa:	69b9      	ldr	r1, [r7, #24]
 80068fc:	0148      	lsls	r0, r1, #5
 80068fe:	69f9      	ldr	r1, [r7, #28]
 8006900:	4401      	add	r1, r0
 8006902:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006906:	4313      	orrs	r3, r2
 8006908:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800690a:	69bb      	ldr	r3, [r7, #24]
 800690c:	015a      	lsls	r2, r3, #5
 800690e:	69fb      	ldr	r3, [r7, #28]
 8006910:	4413      	add	r3, r2
 8006912:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006916:	691a      	ldr	r2, [r3, #16]
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	6a1b      	ldr	r3, [r3, #32]
 800691c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006920:	69b9      	ldr	r1, [r7, #24]
 8006922:	0148      	lsls	r0, r1, #5
 8006924:	69f9      	ldr	r1, [r7, #28]
 8006926:	4401      	add	r1, r0
 8006928:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800692c:	4313      	orrs	r3, r2
 800692e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006930:	79fb      	ldrb	r3, [r7, #7]
 8006932:	2b01      	cmp	r3, #1
 8006934:	d10d      	bne.n	8006952 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	68db      	ldr	r3, [r3, #12]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d009      	beq.n	8006952 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	68d9      	ldr	r1, [r3, #12]
 8006942:	69bb      	ldr	r3, [r7, #24]
 8006944:	015a      	lsls	r2, r3, #5
 8006946:	69fb      	ldr	r3, [r7, #28]
 8006948:	4413      	add	r3, r2
 800694a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800694e:	460a      	mov	r2, r1
 8006950:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	791b      	ldrb	r3, [r3, #4]
 8006956:	2b01      	cmp	r3, #1
 8006958:	d128      	bne.n	80069ac <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800695a:	69fb      	ldr	r3, [r7, #28]
 800695c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006966:	2b00      	cmp	r3, #0
 8006968:	d110      	bne.n	800698c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800696a:	69bb      	ldr	r3, [r7, #24]
 800696c:	015a      	lsls	r2, r3, #5
 800696e:	69fb      	ldr	r3, [r7, #28]
 8006970:	4413      	add	r3, r2
 8006972:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	69ba      	ldr	r2, [r7, #24]
 800697a:	0151      	lsls	r1, r2, #5
 800697c:	69fa      	ldr	r2, [r7, #28]
 800697e:	440a      	add	r2, r1
 8006980:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006984:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006988:	6013      	str	r3, [r2, #0]
 800698a:	e00f      	b.n	80069ac <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800698c:	69bb      	ldr	r3, [r7, #24]
 800698e:	015a      	lsls	r2, r3, #5
 8006990:	69fb      	ldr	r3, [r7, #28]
 8006992:	4413      	add	r3, r2
 8006994:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	69ba      	ldr	r2, [r7, #24]
 800699c:	0151      	lsls	r1, r2, #5
 800699e:	69fa      	ldr	r2, [r7, #28]
 80069a0:	440a      	add	r2, r1
 80069a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80069aa:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80069ac:	69bb      	ldr	r3, [r7, #24]
 80069ae:	015a      	lsls	r2, r3, #5
 80069b0:	69fb      	ldr	r3, [r7, #28]
 80069b2:	4413      	add	r3, r2
 80069b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	69ba      	ldr	r2, [r7, #24]
 80069bc:	0151      	lsls	r1, r2, #5
 80069be:	69fa      	ldr	r2, [r7, #28]
 80069c0:	440a      	add	r2, r1
 80069c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069c6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80069ca:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80069cc:	2300      	movs	r3, #0
}
 80069ce:	4618      	mov	r0, r3
 80069d0:	3720      	adds	r7, #32
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}
 80069d6:	bf00      	nop
 80069d8:	1ff80000 	.word	0x1ff80000

080069dc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80069dc:	b480      	push	{r7}
 80069de:	b087      	sub	sp, #28
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
 80069e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80069e6:	2300      	movs	r3, #0
 80069e8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80069ea:	2300      	movs	r3, #0
 80069ec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	785b      	ldrb	r3, [r3, #1]
 80069f6:	2b01      	cmp	r3, #1
 80069f8:	d14a      	bne.n	8006a90 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	781b      	ldrb	r3, [r3, #0]
 80069fe:	015a      	lsls	r2, r3, #5
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	4413      	add	r3, r2
 8006a04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006a0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a12:	f040 8086 	bne.w	8006b22 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	781b      	ldrb	r3, [r3, #0]
 8006a1a:	015a      	lsls	r2, r3, #5
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	4413      	add	r3, r2
 8006a20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	683a      	ldr	r2, [r7, #0]
 8006a28:	7812      	ldrb	r2, [r2, #0]
 8006a2a:	0151      	lsls	r1, r2, #5
 8006a2c:	693a      	ldr	r2, [r7, #16]
 8006a2e:	440a      	add	r2, r1
 8006a30:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a34:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006a38:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	781b      	ldrb	r3, [r3, #0]
 8006a3e:	015a      	lsls	r2, r3, #5
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	4413      	add	r3, r2
 8006a44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	683a      	ldr	r2, [r7, #0]
 8006a4c:	7812      	ldrb	r2, [r2, #0]
 8006a4e:	0151      	lsls	r1, r2, #5
 8006a50:	693a      	ldr	r2, [r7, #16]
 8006a52:	440a      	add	r2, r1
 8006a54:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a58:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006a5c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	3301      	adds	r3, #1
 8006a62:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d902      	bls.n	8006a74 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	75fb      	strb	r3, [r7, #23]
          break;
 8006a72:	e056      	b.n	8006b22 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	781b      	ldrb	r3, [r3, #0]
 8006a78:	015a      	lsls	r2, r3, #5
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	4413      	add	r3, r2
 8006a7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006a88:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a8c:	d0e7      	beq.n	8006a5e <USB_EPStopXfer+0x82>
 8006a8e:	e048      	b.n	8006b22 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	781b      	ldrb	r3, [r3, #0]
 8006a94:	015a      	lsls	r2, r3, #5
 8006a96:	693b      	ldr	r3, [r7, #16]
 8006a98:	4413      	add	r3, r2
 8006a9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006aa4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006aa8:	d13b      	bne.n	8006b22 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	781b      	ldrb	r3, [r3, #0]
 8006aae:	015a      	lsls	r2, r3, #5
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	4413      	add	r3, r2
 8006ab4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	683a      	ldr	r2, [r7, #0]
 8006abc:	7812      	ldrb	r2, [r2, #0]
 8006abe:	0151      	lsls	r1, r2, #5
 8006ac0:	693a      	ldr	r2, [r7, #16]
 8006ac2:	440a      	add	r2, r1
 8006ac4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ac8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006acc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	781b      	ldrb	r3, [r3, #0]
 8006ad2:	015a      	lsls	r2, r3, #5
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	4413      	add	r3, r2
 8006ad8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	683a      	ldr	r2, [r7, #0]
 8006ae0:	7812      	ldrb	r2, [r2, #0]
 8006ae2:	0151      	lsls	r1, r2, #5
 8006ae4:	693a      	ldr	r2, [r7, #16]
 8006ae6:	440a      	add	r2, r1
 8006ae8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006aec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006af0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	3301      	adds	r3, #1
 8006af6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d902      	bls.n	8006b08 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006b02:	2301      	movs	r3, #1
 8006b04:	75fb      	strb	r3, [r7, #23]
          break;
 8006b06:	e00c      	b.n	8006b22 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	781b      	ldrb	r3, [r3, #0]
 8006b0c:	015a      	lsls	r2, r3, #5
 8006b0e:	693b      	ldr	r3, [r7, #16]
 8006b10:	4413      	add	r3, r2
 8006b12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006b1c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006b20:	d0e7      	beq.n	8006af2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006b22:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b24:	4618      	mov	r0, r3
 8006b26:	371c      	adds	r7, #28
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2e:	4770      	bx	lr

08006b30 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b089      	sub	sp, #36	@ 0x24
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	60f8      	str	r0, [r7, #12]
 8006b38:	60b9      	str	r1, [r7, #8]
 8006b3a:	4611      	mov	r1, r2
 8006b3c:	461a      	mov	r2, r3
 8006b3e:	460b      	mov	r3, r1
 8006b40:	71fb      	strb	r3, [r7, #7]
 8006b42:	4613      	mov	r3, r2
 8006b44:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006b4e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d123      	bne.n	8006b9e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006b56:	88bb      	ldrh	r3, [r7, #4]
 8006b58:	3303      	adds	r3, #3
 8006b5a:	089b      	lsrs	r3, r3, #2
 8006b5c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006b5e:	2300      	movs	r3, #0
 8006b60:	61bb      	str	r3, [r7, #24]
 8006b62:	e018      	b.n	8006b96 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006b64:	79fb      	ldrb	r3, [r7, #7]
 8006b66:	031a      	lsls	r2, r3, #12
 8006b68:	697b      	ldr	r3, [r7, #20]
 8006b6a:	4413      	add	r3, r2
 8006b6c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b70:	461a      	mov	r2, r3
 8006b72:	69fb      	ldr	r3, [r7, #28]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006b78:	69fb      	ldr	r3, [r7, #28]
 8006b7a:	3301      	adds	r3, #1
 8006b7c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006b7e:	69fb      	ldr	r3, [r7, #28]
 8006b80:	3301      	adds	r3, #1
 8006b82:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006b84:	69fb      	ldr	r3, [r7, #28]
 8006b86:	3301      	adds	r3, #1
 8006b88:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006b8a:	69fb      	ldr	r3, [r7, #28]
 8006b8c:	3301      	adds	r3, #1
 8006b8e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006b90:	69bb      	ldr	r3, [r7, #24]
 8006b92:	3301      	adds	r3, #1
 8006b94:	61bb      	str	r3, [r7, #24]
 8006b96:	69ba      	ldr	r2, [r7, #24]
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	429a      	cmp	r2, r3
 8006b9c:	d3e2      	bcc.n	8006b64 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006b9e:	2300      	movs	r3, #0
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	3724      	adds	r7, #36	@ 0x24
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006baa:	4770      	bx	lr

08006bac <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b08b      	sub	sp, #44	@ 0x2c
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	60f8      	str	r0, [r7, #12]
 8006bb4:	60b9      	str	r1, [r7, #8]
 8006bb6:	4613      	mov	r3, r2
 8006bb8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006bc2:	88fb      	ldrh	r3, [r7, #6]
 8006bc4:	089b      	lsrs	r3, r3, #2
 8006bc6:	b29b      	uxth	r3, r3
 8006bc8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006bca:	88fb      	ldrh	r3, [r7, #6]
 8006bcc:	f003 0303 	and.w	r3, r3, #3
 8006bd0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	623b      	str	r3, [r7, #32]
 8006bd6:	e014      	b.n	8006c02 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006bd8:	69bb      	ldr	r3, [r7, #24]
 8006bda:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bde:	681a      	ldr	r2, [r3, #0]
 8006be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006be2:	601a      	str	r2, [r3, #0]
    pDest++;
 8006be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006be6:	3301      	adds	r3, #1
 8006be8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bec:	3301      	adds	r3, #1
 8006bee:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bf2:	3301      	adds	r3, #1
 8006bf4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bf8:	3301      	adds	r3, #1
 8006bfa:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006bfc:	6a3b      	ldr	r3, [r7, #32]
 8006bfe:	3301      	adds	r3, #1
 8006c00:	623b      	str	r3, [r7, #32]
 8006c02:	6a3a      	ldr	r2, [r7, #32]
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	429a      	cmp	r2, r3
 8006c08:	d3e6      	bcc.n	8006bd8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006c0a:	8bfb      	ldrh	r3, [r7, #30]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d01e      	beq.n	8006c4e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006c10:	2300      	movs	r3, #0
 8006c12:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006c14:	69bb      	ldr	r3, [r7, #24]
 8006c16:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c1a:	461a      	mov	r2, r3
 8006c1c:	f107 0310 	add.w	r3, r7, #16
 8006c20:	6812      	ldr	r2, [r2, #0]
 8006c22:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006c24:	693a      	ldr	r2, [r7, #16]
 8006c26:	6a3b      	ldr	r3, [r7, #32]
 8006c28:	b2db      	uxtb	r3, r3
 8006c2a:	00db      	lsls	r3, r3, #3
 8006c2c:	fa22 f303 	lsr.w	r3, r2, r3
 8006c30:	b2da      	uxtb	r2, r3
 8006c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c34:	701a      	strb	r2, [r3, #0]
      i++;
 8006c36:	6a3b      	ldr	r3, [r7, #32]
 8006c38:	3301      	adds	r3, #1
 8006c3a:	623b      	str	r3, [r7, #32]
      pDest++;
 8006c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c3e:	3301      	adds	r3, #1
 8006c40:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006c42:	8bfb      	ldrh	r3, [r7, #30]
 8006c44:	3b01      	subs	r3, #1
 8006c46:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006c48:	8bfb      	ldrh	r3, [r7, #30]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d1ea      	bne.n	8006c24 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	372c      	adds	r7, #44	@ 0x2c
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr

08006c5c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b085      	sub	sp, #20
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
 8006c64:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	781b      	ldrb	r3, [r3, #0]
 8006c6e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	785b      	ldrb	r3, [r3, #1]
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	d12c      	bne.n	8006cd2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	015a      	lsls	r2, r3, #5
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	4413      	add	r3, r2
 8006c80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	db12      	blt.n	8006cb0 <USB_EPSetStall+0x54>
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d00f      	beq.n	8006cb0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	015a      	lsls	r2, r3, #5
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	4413      	add	r3, r2
 8006c98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	68ba      	ldr	r2, [r7, #8]
 8006ca0:	0151      	lsls	r1, r2, #5
 8006ca2:	68fa      	ldr	r2, [r7, #12]
 8006ca4:	440a      	add	r2, r1
 8006ca6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006caa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006cae:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	015a      	lsls	r2, r3, #5
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	4413      	add	r3, r2
 8006cb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	68ba      	ldr	r2, [r7, #8]
 8006cc0:	0151      	lsls	r1, r2, #5
 8006cc2:	68fa      	ldr	r2, [r7, #12]
 8006cc4:	440a      	add	r2, r1
 8006cc6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006cca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006cce:	6013      	str	r3, [r2, #0]
 8006cd0:	e02b      	b.n	8006d2a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006cd2:	68bb      	ldr	r3, [r7, #8]
 8006cd4:	015a      	lsls	r2, r3, #5
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	4413      	add	r3, r2
 8006cda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	db12      	blt.n	8006d0a <USB_EPSetStall+0xae>
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d00f      	beq.n	8006d0a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	015a      	lsls	r2, r3, #5
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	4413      	add	r3, r2
 8006cf2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	68ba      	ldr	r2, [r7, #8]
 8006cfa:	0151      	lsls	r1, r2, #5
 8006cfc:	68fa      	ldr	r2, [r7, #12]
 8006cfe:	440a      	add	r2, r1
 8006d00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d04:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006d08:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	015a      	lsls	r2, r3, #5
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	4413      	add	r3, r2
 8006d12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	68ba      	ldr	r2, [r7, #8]
 8006d1a:	0151      	lsls	r1, r2, #5
 8006d1c:	68fa      	ldr	r2, [r7, #12]
 8006d1e:	440a      	add	r2, r1
 8006d20:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d24:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006d28:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006d2a:	2300      	movs	r3, #0
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	3714      	adds	r7, #20
 8006d30:	46bd      	mov	sp, r7
 8006d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d36:	4770      	bx	lr

08006d38 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b085      	sub	sp, #20
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
 8006d40:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	781b      	ldrb	r3, [r3, #0]
 8006d4a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	785b      	ldrb	r3, [r3, #1]
 8006d50:	2b01      	cmp	r3, #1
 8006d52:	d128      	bne.n	8006da6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	015a      	lsls	r2, r3, #5
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	4413      	add	r3, r2
 8006d5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	68ba      	ldr	r2, [r7, #8]
 8006d64:	0151      	lsls	r1, r2, #5
 8006d66:	68fa      	ldr	r2, [r7, #12]
 8006d68:	440a      	add	r2, r1
 8006d6a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d6e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006d72:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	791b      	ldrb	r3, [r3, #4]
 8006d78:	2b03      	cmp	r3, #3
 8006d7a:	d003      	beq.n	8006d84 <USB_EPClearStall+0x4c>
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	791b      	ldrb	r3, [r3, #4]
 8006d80:	2b02      	cmp	r3, #2
 8006d82:	d138      	bne.n	8006df6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	015a      	lsls	r2, r3, #5
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	4413      	add	r3, r2
 8006d8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	68ba      	ldr	r2, [r7, #8]
 8006d94:	0151      	lsls	r1, r2, #5
 8006d96:	68fa      	ldr	r2, [r7, #12]
 8006d98:	440a      	add	r2, r1
 8006d9a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006da2:	6013      	str	r3, [r2, #0]
 8006da4:	e027      	b.n	8006df6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	015a      	lsls	r2, r3, #5
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	4413      	add	r3, r2
 8006dae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	68ba      	ldr	r2, [r7, #8]
 8006db6:	0151      	lsls	r1, r2, #5
 8006db8:	68fa      	ldr	r2, [r7, #12]
 8006dba:	440a      	add	r2, r1
 8006dbc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006dc0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006dc4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	791b      	ldrb	r3, [r3, #4]
 8006dca:	2b03      	cmp	r3, #3
 8006dcc:	d003      	beq.n	8006dd6 <USB_EPClearStall+0x9e>
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	791b      	ldrb	r3, [r3, #4]
 8006dd2:	2b02      	cmp	r3, #2
 8006dd4:	d10f      	bne.n	8006df6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006dd6:	68bb      	ldr	r3, [r7, #8]
 8006dd8:	015a      	lsls	r2, r3, #5
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	4413      	add	r3, r2
 8006dde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	68ba      	ldr	r2, [r7, #8]
 8006de6:	0151      	lsls	r1, r2, #5
 8006de8:	68fa      	ldr	r2, [r7, #12]
 8006dea:	440a      	add	r2, r1
 8006dec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006df0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006df4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006df6:	2300      	movs	r3, #0
}
 8006df8:	4618      	mov	r0, r3
 8006dfa:	3714      	adds	r7, #20
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr

08006e04 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b085      	sub	sp, #20
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
 8006e0c:	460b      	mov	r3, r1
 8006e0e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	68fa      	ldr	r2, [r7, #12]
 8006e1e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e22:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006e26:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e2e:	681a      	ldr	r2, [r3, #0]
 8006e30:	78fb      	ldrb	r3, [r7, #3]
 8006e32:	011b      	lsls	r3, r3, #4
 8006e34:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006e38:	68f9      	ldr	r1, [r7, #12]
 8006e3a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006e3e:	4313      	orrs	r3, r2
 8006e40:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006e42:	2300      	movs	r3, #0
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	3714      	adds	r7, #20
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4e:	4770      	bx	lr

08006e50 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b085      	sub	sp, #20
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	68fa      	ldr	r2, [r7, #12]
 8006e66:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006e6a:	f023 0303 	bic.w	r3, r3, #3
 8006e6e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e76:	685b      	ldr	r3, [r3, #4]
 8006e78:	68fa      	ldr	r2, [r7, #12]
 8006e7a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e7e:	f023 0302 	bic.w	r3, r3, #2
 8006e82:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006e84:	2300      	movs	r3, #0
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3714      	adds	r7, #20
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e90:	4770      	bx	lr

08006e92 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006e92:	b480      	push	{r7}
 8006e94:	b085      	sub	sp, #20
 8006e96:	af00      	add	r7, sp, #0
 8006e98:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	68fa      	ldr	r2, [r7, #12]
 8006ea8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006eac:	f023 0303 	bic.w	r3, r3, #3
 8006eb0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006eb8:	685b      	ldr	r3, [r3, #4]
 8006eba:	68fa      	ldr	r2, [r7, #12]
 8006ebc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006ec0:	f043 0302 	orr.w	r3, r3, #2
 8006ec4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006ec6:	2300      	movs	r3, #0
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	3714      	adds	r7, #20
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed2:	4770      	bx	lr

08006ed4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b085      	sub	sp, #20
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	695b      	ldr	r3, [r3, #20]
 8006ee0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	699b      	ldr	r3, [r3, #24]
 8006ee6:	68fa      	ldr	r2, [r7, #12]
 8006ee8:	4013      	ands	r3, r2
 8006eea:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006eec:	68fb      	ldr	r3, [r7, #12]
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	3714      	adds	r7, #20
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef8:	4770      	bx	lr

08006efa <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006efa:	b480      	push	{r7}
 8006efc:	b085      	sub	sp, #20
 8006efe:	af00      	add	r7, sp, #0
 8006f00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f0c:	699b      	ldr	r3, [r3, #24]
 8006f0e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f16:	69db      	ldr	r3, [r3, #28]
 8006f18:	68ba      	ldr	r2, [r7, #8]
 8006f1a:	4013      	ands	r3, r2
 8006f1c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	0c1b      	lsrs	r3, r3, #16
}
 8006f22:	4618      	mov	r0, r3
 8006f24:	3714      	adds	r7, #20
 8006f26:	46bd      	mov	sp, r7
 8006f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2c:	4770      	bx	lr

08006f2e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006f2e:	b480      	push	{r7}
 8006f30:	b085      	sub	sp, #20
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f40:	699b      	ldr	r3, [r3, #24]
 8006f42:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f4a:	69db      	ldr	r3, [r3, #28]
 8006f4c:	68ba      	ldr	r2, [r7, #8]
 8006f4e:	4013      	ands	r3, r2
 8006f50:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	b29b      	uxth	r3, r3
}
 8006f56:	4618      	mov	r0, r3
 8006f58:	3714      	adds	r7, #20
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f60:	4770      	bx	lr

08006f62 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006f62:	b480      	push	{r7}
 8006f64:	b085      	sub	sp, #20
 8006f66:	af00      	add	r7, sp, #0
 8006f68:	6078      	str	r0, [r7, #4]
 8006f6a:	460b      	mov	r3, r1
 8006f6c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006f72:	78fb      	ldrb	r3, [r7, #3]
 8006f74:	015a      	lsls	r2, r3, #5
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	4413      	add	r3, r2
 8006f7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f7e:	689b      	ldr	r3, [r3, #8]
 8006f80:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f88:	695b      	ldr	r3, [r3, #20]
 8006f8a:	68ba      	ldr	r2, [r7, #8]
 8006f8c:	4013      	ands	r3, r2
 8006f8e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006f90:	68bb      	ldr	r3, [r7, #8]
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	3714      	adds	r7, #20
 8006f96:	46bd      	mov	sp, r7
 8006f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9c:	4770      	bx	lr

08006f9e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006f9e:	b480      	push	{r7}
 8006fa0:	b087      	sub	sp, #28
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	6078      	str	r0, [r7, #4]
 8006fa6:	460b      	mov	r3, r1
 8006fa8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fb4:	691b      	ldr	r3, [r3, #16]
 8006fb6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006fb8:	697b      	ldr	r3, [r7, #20]
 8006fba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fc0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006fc2:	78fb      	ldrb	r3, [r7, #3]
 8006fc4:	f003 030f 	and.w	r3, r3, #15
 8006fc8:	68fa      	ldr	r2, [r7, #12]
 8006fca:	fa22 f303 	lsr.w	r3, r2, r3
 8006fce:	01db      	lsls	r3, r3, #7
 8006fd0:	b2db      	uxtb	r3, r3
 8006fd2:	693a      	ldr	r2, [r7, #16]
 8006fd4:	4313      	orrs	r3, r2
 8006fd6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006fd8:	78fb      	ldrb	r3, [r7, #3]
 8006fda:	015a      	lsls	r2, r3, #5
 8006fdc:	697b      	ldr	r3, [r7, #20]
 8006fde:	4413      	add	r3, r2
 8006fe0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	693a      	ldr	r2, [r7, #16]
 8006fe8:	4013      	ands	r3, r2
 8006fea:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006fec:	68bb      	ldr	r3, [r7, #8]
}
 8006fee:	4618      	mov	r0, r3
 8006ff0:	371c      	adds	r7, #28
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff8:	4770      	bx	lr

08006ffa <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006ffa:	b480      	push	{r7}
 8006ffc:	b083      	sub	sp, #12
 8006ffe:	af00      	add	r7, sp, #0
 8007000:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	695b      	ldr	r3, [r3, #20]
 8007006:	f003 0301 	and.w	r3, r3, #1
}
 800700a:	4618      	mov	r0, r3
 800700c:	370c      	adds	r7, #12
 800700e:	46bd      	mov	sp, r7
 8007010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007014:	4770      	bx	lr

08007016 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8007016:	b480      	push	{r7}
 8007018:	b085      	sub	sp, #20
 800701a:	af00      	add	r7, sp, #0
 800701c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	68fa      	ldr	r2, [r7, #12]
 800702c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007030:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007034:	f023 0307 	bic.w	r3, r3, #7
 8007038:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007040:	685b      	ldr	r3, [r3, #4]
 8007042:	68fa      	ldr	r2, [r7, #12]
 8007044:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007048:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800704c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800704e:	2300      	movs	r3, #0
}
 8007050:	4618      	mov	r0, r3
 8007052:	3714      	adds	r7, #20
 8007054:	46bd      	mov	sp, r7
 8007056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705a:	4770      	bx	lr

0800705c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800705c:	b480      	push	{r7}
 800705e:	b087      	sub	sp, #28
 8007060:	af00      	add	r7, sp, #0
 8007062:	60f8      	str	r0, [r7, #12]
 8007064:	460b      	mov	r3, r1
 8007066:	607a      	str	r2, [r7, #4]
 8007068:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	333c      	adds	r3, #60	@ 0x3c
 8007072:	3304      	adds	r3, #4
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007078:	693b      	ldr	r3, [r7, #16]
 800707a:	4a26      	ldr	r2, [pc, #152]	@ (8007114 <USB_EP0_OutStart+0xb8>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d90a      	bls.n	8007096 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007080:	697b      	ldr	r3, [r7, #20]
 8007082:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800708c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007090:	d101      	bne.n	8007096 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007092:	2300      	movs	r3, #0
 8007094:	e037      	b.n	8007106 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800709c:	461a      	mov	r2, r3
 800709e:	2300      	movs	r3, #0
 80070a0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80070a2:	697b      	ldr	r3, [r7, #20]
 80070a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070a8:	691b      	ldr	r3, [r3, #16]
 80070aa:	697a      	ldr	r2, [r7, #20]
 80070ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80070b0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80070b4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070bc:	691b      	ldr	r3, [r3, #16]
 80070be:	697a      	ldr	r2, [r7, #20]
 80070c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80070c4:	f043 0318 	orr.w	r3, r3, #24
 80070c8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070d0:	691b      	ldr	r3, [r3, #16]
 80070d2:	697a      	ldr	r2, [r7, #20]
 80070d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80070d8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80070dc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80070de:	7afb      	ldrb	r3, [r7, #11]
 80070e0:	2b01      	cmp	r3, #1
 80070e2:	d10f      	bne.n	8007104 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070ea:	461a      	mov	r2, r3
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	697a      	ldr	r2, [r7, #20]
 80070fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80070fe:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8007102:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007104:	2300      	movs	r3, #0
}
 8007106:	4618      	mov	r0, r3
 8007108:	371c      	adds	r7, #28
 800710a:	46bd      	mov	sp, r7
 800710c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007110:	4770      	bx	lr
 8007112:	bf00      	nop
 8007114:	4f54300a 	.word	0x4f54300a

08007118 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007118:	b480      	push	{r7}
 800711a:	b085      	sub	sp, #20
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007120:	2300      	movs	r3, #0
 8007122:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	3301      	adds	r3, #1
 8007128:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007130:	d901      	bls.n	8007136 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007132:	2303      	movs	r3, #3
 8007134:	e022      	b.n	800717c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	691b      	ldr	r3, [r3, #16]
 800713a:	2b00      	cmp	r3, #0
 800713c:	daf2      	bge.n	8007124 <USB_CoreReset+0xc>

  count = 10U;
 800713e:	230a      	movs	r3, #10
 8007140:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007142:	e002      	b.n	800714a <USB_CoreReset+0x32>
  {
    count--;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	3b01      	subs	r3, #1
 8007148:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d1f9      	bne.n	8007144 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	691b      	ldr	r3, [r3, #16]
 8007154:	f043 0201 	orr.w	r2, r3, #1
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	3301      	adds	r3, #1
 8007160:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007168:	d901      	bls.n	800716e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800716a:	2303      	movs	r3, #3
 800716c:	e006      	b.n	800717c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	691b      	ldr	r3, [r3, #16]
 8007172:	f003 0301 	and.w	r3, r3, #1
 8007176:	2b01      	cmp	r3, #1
 8007178:	d0f0      	beq.n	800715c <USB_CoreReset+0x44>

  return HAL_OK;
 800717a:	2300      	movs	r3, #0
}
 800717c:	4618      	mov	r0, r3
 800717e:	3714      	adds	r7, #20
 8007180:	46bd      	mov	sp, r7
 8007182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007186:	4770      	bx	lr

08007188 <USBD_AUDIO_Init>:
 * @param  pdev: device instance
 * @param  cfgidx: Configuration index
 * @retval status
 */

static uint8_t USBD_AUDIO_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx) {
 8007188:	b580      	push	{r7, lr}
 800718a:	b084      	sub	sp, #16
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
 8007190:	460b      	mov	r3, r1
 8007192:	70fb      	strb	r3, [r7, #3]
  if (haudioInstance.state != STATE_USB_WAITING_FOR_INIT) {
 8007194:	4b25      	ldr	r3, [pc, #148]	@ (800722c <USBD_AUDIO_Init+0xa4>)
 8007196:	7d1b      	ldrb	r3, [r3, #20]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d001      	beq.n	80071a0 <USBD_AUDIO_Init+0x18>
    return USBD_FAIL;
 800719c:	2303      	movs	r3, #3
 800719e:	e041      	b.n	8007224 <USBD_AUDIO_Init+0x9c>
  }

  USBD_AUDIO_HandleTypeDef *haudio;
  pdev->pClassData = &haudioInstance;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	4a22      	ldr	r2, [pc, #136]	@ (800722c <USBD_AUDIO_Init+0xa4>)
 80071a4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  haudio = (USBD_AUDIO_HandleTypeDef*) pdev->pClassData;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80071ae:	60fb      	str	r3, [r7, #12]
  uint16_t packet_dim = haudio->paketDimension;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	8a5b      	ldrh	r3, [r3, #18]
 80071b4:	817b      	strh	r3, [r7, #10]
  uint16_t wr_rd_offset = (AUDIO_IN_PACKET_NUM / 2) * haudio->dataAmount / haudio->paketDimension;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	8a1b      	ldrh	r3, [r3, #16]
 80071ba:	461a      	mov	r2, r3
 80071bc:	4613      	mov	r3, r2
 80071be:	005b      	lsls	r3, r3, #1
 80071c0:	4413      	add	r3, r2
 80071c2:	68fa      	ldr	r2, [r7, #12]
 80071c4:	8a52      	ldrh	r2, [r2, #18]
 80071c6:	fb93 f3f2 	sdiv	r3, r3, r2
 80071ca:	813b      	strh	r3, [r7, #8]
  haudio->wr_ptr = wr_rd_offset * packet_dim;
 80071cc:	893a      	ldrh	r2, [r7, #8]
 80071ce:	897b      	ldrh	r3, [r7, #10]
 80071d0:	fb12 f303 	smulbb	r3, r2, r3
 80071d4:	b29a      	uxth	r2, r3
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	831a      	strh	r2, [r3, #24]
  haudio->rd_ptr = 0;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	2200      	movs	r2, #0
 80071de:	82da      	strh	r2, [r3, #22]
  haudio->timeout = 0;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	2200      	movs	r2, #0
 80071e4:	819a      	strh	r2, [r3, #12]

  ((USBD_AUDIO_ItfTypeDef*) pdev->pUserData)->Init(haudio->frequency, 0, haudio->channels);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	68fa      	ldr	r2, [r7, #12]
 80071f0:	6890      	ldr	r0, [r2, #8]
 80071f2:	68fa      	ldr	r2, [r7, #12]
 80071f4:	7912      	ldrb	r2, [r2, #4]
 80071f6:	2100      	movs	r1, #0
 80071f8:	4798      	blx	r3

  USBD_LL_OpenEP(pdev,
 80071fa:	f44f 7348 	mov.w	r3, #800	@ 0x320
 80071fe:	2201      	movs	r2, #1
 8007200:	2181      	movs	r1, #129	@ 0x81
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f002 fe31 	bl	8009e6a <USBD_LL_OpenEP>
  AUDIO_IN_EP,
  USBD_EP_TYPE_ISOC,
  AUDIO_IN_PACKET);

  USBD_LL_FlushEP(pdev, AUDIO_IN_EP);
 8007208:	2181      	movs	r1, #129	@ 0x81
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f002 fe72 	bl	8009ef4 <USBD_LL_FlushEP>

  USBD_LL_Transmit(pdev, AUDIO_IN_EP, IsocInBuffDummy, packet_dim);
 8007210:	897b      	ldrh	r3, [r7, #10]
 8007212:	4a07      	ldr	r2, [pc, #28]	@ (8007230 <USBD_AUDIO_Init+0xa8>)
 8007214:	2181      	movs	r1, #129	@ 0x81
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f002 ff14 	bl	800a044 <USBD_LL_Transmit>

  haudio->state = STATE_USB_IDLE;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	2201      	movs	r2, #1
 8007220:	751a      	strb	r2, [r3, #20]
  return USBD_OK;
 8007222:	2300      	movs	r3, #0
}
 8007224:	4618      	mov	r0, r3
 8007226:	3710      	adds	r7, #16
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}
 800722c:	200003e0 	.word	0x200003e0
 8007230:	20000238 	.word	0x20000238

08007234 <USBD_AUDIO_DeInit>:
 *         DeInitialize the AUDIO layer
 * @param  pdev: device instance
 * @param  cfgidx: Configuration index
 * @retval status
 */
static uint8_t USBD_AUDIO_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx) {
 8007234:	b580      	push	{r7, lr}
 8007236:	b082      	sub	sp, #8
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
 800723c:	460b      	mov	r3, r1
 800723e:	70fb      	strb	r3, [r7, #3]
  /* Close EP IN */
  USBD_LL_CloseEP(pdev, AUDIO_IN_EP);
 8007240:	2181      	movs	r1, #129	@ 0x81
 8007242:	6878      	ldr	r0, [r7, #4]
 8007244:	f002 fe37 	bl	8009eb6 <USBD_LL_CloseEP>
  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL) {
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800724e:	2b00      	cmp	r3, #0
 8007250:	d008      	beq.n	8007264 <USBD_AUDIO_DeInit+0x30>
    ((USBD_AUDIO_ItfTypeDef*) pdev->pUserData)->DeInit(0);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007258:	685b      	ldr	r3, [r3, #4]
 800725a:	2000      	movs	r0, #0
 800725c:	4798      	blx	r3
    haudioInstance.state = STATE_USB_WAITING_FOR_INIT;
 800725e:	4b04      	ldr	r3, [pc, #16]	@ (8007270 <USBD_AUDIO_DeInit+0x3c>)
 8007260:	2200      	movs	r2, #0
 8007262:	751a      	strb	r2, [r3, #20]
  }
  return USBD_OK;
 8007264:	2300      	movs	r3, #0
}
 8007266:	4618      	mov	r0, r3
 8007268:	3708      	adds	r7, #8
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}
 800726e:	bf00      	nop
 8007270:	200003e0 	.word	0x200003e0

08007274 <USBD_AUDIO_Setup>:
 *         Handle the AUDIO specific requests
 * @param  pdev: instance
 * @param  req: usb requests
 * @retval status
 */
static uint8_t USBD_AUDIO_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req) {
 8007274:	b580      	push	{r7, lr}
 8007276:	b086      	sub	sp, #24
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
 800727c:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  uint16_t len;
  uint8_t *pbuf;
  uint8_t ret = USBD_OK;
 800727e:	2300      	movs	r3, #0
 8007280:	75fb      	strb	r3, [r7, #23]
  haudio = pdev->pClassData;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007288:	613b      	str	r3, [r7, #16]

  switch (req->bmRequest & USB_REQ_TYPE_MASK) {
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	781b      	ldrb	r3, [r3, #0]
 800728e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007292:	2b00      	cmp	r3, #0
 8007294:	d03a      	beq.n	800730c <USBD_AUDIO_Setup+0x98>
 8007296:	2b20      	cmp	r3, #32
 8007298:	d172      	bne.n	8007380 <USBD_AUDIO_Setup+0x10c>
  /* AUDIO Class Requests -------------------------------*/
  case USB_REQ_TYPE_CLASS:
    switch (req->bRequest) {
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	785b      	ldrb	r3, [r3, #1]
 800729e:	2b01      	cmp	r3, #1
 80072a0:	d019      	beq.n	80072d6 <USBD_AUDIO_Setup+0x62>
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	dd2b      	ble.n	80072fe <USBD_AUDIO_Setup+0x8a>
 80072a6:	2b84      	cmp	r3, #132	@ 0x84
 80072a8:	dc29      	bgt.n	80072fe <USBD_AUDIO_Setup+0x8a>
 80072aa:	2b81      	cmp	r3, #129	@ 0x81
 80072ac:	db27      	blt.n	80072fe <USBD_AUDIO_Setup+0x8a>
 80072ae:	3b81      	subs	r3, #129	@ 0x81
 80072b0:	2b03      	cmp	r3, #3
 80072b2:	d824      	bhi.n	80072fe <USBD_AUDIO_Setup+0x8a>
 80072b4:	a201      	add	r2, pc, #4	@ (adr r2, 80072bc <USBD_AUDIO_Setup+0x48>)
 80072b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072ba:	bf00      	nop
 80072bc:	080072cd 	.word	0x080072cd
 80072c0:	080072e1 	.word	0x080072e1
 80072c4:	080072eb 	.word	0x080072eb
 80072c8:	080072f5 	.word	0x080072f5
    case AUDIO_REQ_GET_CUR:
      AUDIO_REQ_GetCurrent(pdev, req);
 80072cc:	6839      	ldr	r1, [r7, #0]
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f000 fa72 	bl	80077b8 <AUDIO_REQ_GetCurrent>
      break;
 80072d4:	e019      	b.n	800730a <USBD_AUDIO_Setup+0x96>

    case AUDIO_REQ_SET_CUR:
      AUDIO_REQ_SetCurrent(pdev, req);
 80072d6:	6839      	ldr	r1, [r7, #0]
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f000 fad9 	bl	8007890 <AUDIO_REQ_SetCurrent>
      break;
 80072de:	e014      	b.n	800730a <USBD_AUDIO_Setup+0x96>

    case AUDIO_REQ_GET_MIN:
      AUDIO_REQ_GetMinimum(pdev, req);
 80072e0:	6839      	ldr	r1, [r7, #0]
 80072e2:	6878      	ldr	r0, [r7, #4]
 80072e4:	f000 f9dd 	bl	80076a2 <AUDIO_REQ_GetMinimum>
      break;
 80072e8:	e00f      	b.n	800730a <USBD_AUDIO_Setup+0x96>

    case AUDIO_REQ_GET_MAX:
      AUDIO_REQ_GetMaximum(pdev, req);
 80072ea:	6839      	ldr	r1, [r7, #0]
 80072ec:	6878      	ldr	r0, [r7, #4]
 80072ee:	f000 f993 	bl	8007618 <AUDIO_REQ_GetMaximum>
      break;
 80072f2:	e00a      	b.n	800730a <USBD_AUDIO_Setup+0x96>

    case AUDIO_REQ_GET_RES:
      AUDIO_REQ_GetResolution(pdev, req);
 80072f4:	6839      	ldr	r1, [r7, #0]
 80072f6:	6878      	ldr	r0, [r7, #4]
 80072f8:	f000 fa18 	bl	800772c <AUDIO_REQ_GetResolution>
      break;
 80072fc:	e005      	b.n	800730a <USBD_AUDIO_Setup+0x96>

    default:
      USBD_CtlError(pdev, req);
 80072fe:	6839      	ldr	r1, [r7, #0]
 8007300:	6878      	ldr	r0, [r7, #4]
 8007302:	f001 ff40 	bl	8009186 <USBD_CtlError>
      return USBD_FAIL;
 8007306:	2303      	movs	r3, #3
 8007308:	e03b      	b.n	8007382 <USBD_AUDIO_Setup+0x10e>
    }
    break;
 800730a:	e039      	b.n	8007380 <USBD_AUDIO_Setup+0x10c>

    /* Standard Requests -------------------------------*/
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest) {
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	785b      	ldrb	r3, [r3, #1]
 8007310:	2b0b      	cmp	r3, #11
 8007312:	d023      	beq.n	800735c <USBD_AUDIO_Setup+0xe8>
 8007314:	2b0b      	cmp	r3, #11
 8007316:	dc33      	bgt.n	8007380 <USBD_AUDIO_Setup+0x10c>
 8007318:	2b06      	cmp	r3, #6
 800731a:	d002      	beq.n	8007322 <USBD_AUDIO_Setup+0xae>
 800731c:	2b0a      	cmp	r3, #10
 800731e:	d015      	beq.n	800734c <USBD_AUDIO_Setup+0xd8>
 8007320:	e02e      	b.n	8007380 <USBD_AUDIO_Setup+0x10c>
    case USB_REQ_GET_DESCRIPTOR:
      if ((req->wValue >> 8) == AUDIO_DESCRIPTOR_TYPE) {
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	885b      	ldrh	r3, [r3, #2]
 8007326:	0a1b      	lsrs	r3, r3, #8
 8007328:	b29b      	uxth	r3, r3
 800732a:	2b21      	cmp	r3, #33	@ 0x21
 800732c:	d127      	bne.n	800737e <USBD_AUDIO_Setup+0x10a>

        pbuf = USBD_AUDIO_CfgDesc + 18;
 800732e:	4b17      	ldr	r3, [pc, #92]	@ (800738c <USBD_AUDIO_Setup+0x118>)
 8007330:	60fb      	str	r3, [r7, #12]
        len = MIN(USB_AUDIO_DESC_SIZ, req->wLength);
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	88db      	ldrh	r3, [r3, #6]
 8007336:	2b09      	cmp	r3, #9
 8007338:	bf28      	it	cs
 800733a:	2309      	movcs	r3, #9
 800733c:	817b      	strh	r3, [r7, #10]

        USBD_CtlSendData(pdev, pbuf, len);
 800733e:	897b      	ldrh	r3, [r7, #10]
 8007340:	461a      	mov	r2, r3
 8007342:	68f9      	ldr	r1, [r7, #12]
 8007344:	6878      	ldr	r0, [r7, #4]
 8007346:	f001 ff8f 	bl	8009268 <USBD_CtlSendData>
      }
      break;
 800734a:	e018      	b.n	800737e <USBD_AUDIO_Setup+0x10a>

    case USB_REQ_GET_INTERFACE:
      USBD_CtlSendData(pdev, (uint8_t*) haudio->alt_setting, 1);
 800734c:	693b      	ldr	r3, [r7, #16]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	2201      	movs	r2, #1
 8007352:	4619      	mov	r1, r3
 8007354:	6878      	ldr	r0, [r7, #4]
 8007356:	f001 ff87 	bl	8009268 <USBD_CtlSendData>
      break;
 800735a:	e011      	b.n	8007380 <USBD_AUDIO_Setup+0x10c>

    case USB_REQ_SET_INTERFACE:
      if ((uint8_t) (req->wValue) < USBD_MAX_NUM_INTERFACES) {
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	885b      	ldrh	r3, [r3, #2]
 8007360:	b2db      	uxtb	r3, r3
 8007362:	2b01      	cmp	r3, #1
 8007364:	d806      	bhi.n	8007374 <USBD_AUDIO_Setup+0x100>
        haudio->alt_setting = (uint8_t) (req->wValue);
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	885b      	ldrh	r3, [r3, #2]
 800736a:	b2db      	uxtb	r3, r3
 800736c:	461a      	mov	r2, r3
 800736e:	693b      	ldr	r3, [r7, #16]
 8007370:	601a      	str	r2, [r3, #0]
      } else {
        /* Call the error management function (command will be nacked */
        USBD_CtlError(pdev, req);
      }
      break;
 8007372:	e005      	b.n	8007380 <USBD_AUDIO_Setup+0x10c>
        USBD_CtlError(pdev, req);
 8007374:	6839      	ldr	r1, [r7, #0]
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f001 ff05 	bl	8009186 <USBD_CtlError>
      break;
 800737c:	e000      	b.n	8007380 <USBD_AUDIO_Setup+0x10c>
      break;
 800737e:	bf00      	nop
    }
  }
  return ret;
 8007380:	7dfb      	ldrb	r3, [r7, #23]
}
 8007382:	4618      	mov	r0, r3
 8007384:	3718      	adds	r7, #24
 8007386:	46bd      	mov	sp, r7
 8007388:	bd80      	pop	{r7, pc}
 800738a:	bf00      	nop
 800738c:	2000045a 	.word	0x2000045a

08007390 <USBD_AUDIO_GetCfgDesc>:
 * @brief  USBD_AUDIO_GetCfgDesc
 *         return configuration descriptor
 * @param  length : pointer data length
 * @retval pointer to descriptor buffer
 */
static uint8_t* USBD_AUDIO_GetCfgDesc(uint16_t *length) {
 8007390:	b480      	push	{r7}
 8007392:	b083      	sub	sp, #12
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_AUDIO_CfgDesc);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2276      	movs	r2, #118	@ 0x76
 800739c:	801a      	strh	r2, [r3, #0]
  return USBD_AUDIO_CfgDesc;
 800739e:	4b03      	ldr	r3, [pc, #12]	@ (80073ac <USBD_AUDIO_GetCfgDesc+0x1c>)
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	370c      	adds	r7, #12
 80073a4:	46bd      	mov	sp, r7
 80073a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073aa:	4770      	bx	lr
 80073ac:	20000448 	.word	0x20000448

080073b0 <USBD_AUDIO_DataIn>:
 *         handle data IN Stage
 * @param  pdev: device instance
 * @param  epnum: endpoint index
 * @retval status
 */
static uint8_t USBD_AUDIO_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum) {
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b088      	sub	sp, #32
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
 80073b8:	460b      	mov	r3, r1
 80073ba:	70fb      	strb	r3, [r7, #3]

  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = pdev->pClassData;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80073c2:	617b      	str	r3, [r7, #20]
  uint32_t length_usb_pck;
  uint16_t app;
  uint16_t IsocInWr_app = haudio->wr_ptr;
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	8b1b      	ldrh	r3, [r3, #24]
 80073c8:	827b      	strh	r3, [r7, #18]
  uint16_t true_dim = haudio->buffer_length;
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	89db      	ldrh	r3, [r3, #14]
 80073ce:	823b      	strh	r3, [r7, #16]
  uint16_t packet_dim = haudio->paketDimension;
 80073d0:	697b      	ldr	r3, [r7, #20]
 80073d2:	8a5b      	ldrh	r3, [r3, #18]
 80073d4:	81fb      	strh	r3, [r7, #14]
  uint16_t channels = haudio->channels;
 80073d6:	697b      	ldr	r3, [r7, #20]
 80073d8:	791b      	ldrb	r3, [r3, #4]
 80073da:	81bb      	strh	r3, [r7, #12]
  length_usb_pck = packet_dim;
 80073dc:	89fb      	ldrh	r3, [r7, #14]
 80073de:	61fb      	str	r3, [r7, #28]
  haudio->timeout = 0;
 80073e0:	697b      	ldr	r3, [r7, #20]
 80073e2:	2200      	movs	r2, #0
 80073e4:	819a      	strh	r2, [r3, #12]
  if (epnum == (AUDIO_IN_EP & 0x7F)) {
 80073e6:	78fb      	ldrb	r3, [r7, #3]
 80073e8:	2b01      	cmp	r3, #1
 80073ea:	f040 8085 	bne.w	80074f8 <USBD_AUDIO_DataIn+0x148>
    if (haudio->state == STATE_USB_IDLE) {
 80073ee:	697b      	ldr	r3, [r7, #20]
 80073f0:	7d1b      	ldrb	r3, [r3, #20]
 80073f2:	2b01      	cmp	r3, #1
 80073f4:	d107      	bne.n	8007406 <USBD_AUDIO_DataIn+0x56>
      haudio->state = STATE_USB_REQUESTS_STARTED;
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	2202      	movs	r2, #2
 80073fa:	751a      	strb	r2, [r3, #20]
      ((USBD_AUDIO_ItfTypeDef*) pdev->pUserData)->Record();
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007402:	689b      	ldr	r3, [r3, #8]
 8007404:	4798      	blx	r3
    }
    if (haudio->state == STATE_USB_BUFFER_WRITE_STARTED) {
 8007406:	697b      	ldr	r3, [r7, #20]
 8007408:	7d1b      	ldrb	r3, [r3, #20]
 800740a:	2b03      	cmp	r3, #3
 800740c:	d16e      	bne.n	80074ec <USBD_AUDIO_DataIn+0x13c>
      haudio->rd_ptr = haudio->rd_ptr % (true_dim);
 800740e:	697b      	ldr	r3, [r7, #20]
 8007410:	8adb      	ldrh	r3, [r3, #22]
 8007412:	8a3a      	ldrh	r2, [r7, #16]
 8007414:	fbb3 f1f2 	udiv	r1, r3, r2
 8007418:	fb01 f202 	mul.w	r2, r1, r2
 800741c:	1a9b      	subs	r3, r3, r2
 800741e:	b29a      	uxth	r2, r3
 8007420:	697b      	ldr	r3, [r7, #20]
 8007422:	82da      	strh	r2, [r3, #22]
      if (IsocInWr_app < haudio->rd_ptr) {
 8007424:	697b      	ldr	r3, [r7, #20]
 8007426:	8adb      	ldrh	r3, [r3, #22]
 8007428:	8a7a      	ldrh	r2, [r7, #18]
 800742a:	429a      	cmp	r2, r3
 800742c:	d208      	bcs.n	8007440 <USBD_AUDIO_DataIn+0x90>
        app = ((true_dim) - haudio->rd_ptr) + IsocInWr_app;
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	8adb      	ldrh	r3, [r3, #22]
 8007432:	8a3a      	ldrh	r2, [r7, #16]
 8007434:	1ad3      	subs	r3, r2, r3
 8007436:	b29a      	uxth	r2, r3
 8007438:	8a7b      	ldrh	r3, [r7, #18]
 800743a:	4413      	add	r3, r2
 800743c:	837b      	strh	r3, [r7, #26]
 800743e:	e004      	b.n	800744a <USBD_AUDIO_DataIn+0x9a>
      } else {
        app = IsocInWr_app - haudio->rd_ptr;
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	8adb      	ldrh	r3, [r3, #22]
 8007444:	8a7a      	ldrh	r2, [r7, #18]
 8007446:	1ad3      	subs	r3, r2, r3
 8007448:	837b      	strh	r3, [r7, #26]
      }
      if (app >= (packet_dim * haudio->upper_treshold)) {
 800744a:	8b7a      	ldrh	r2, [r7, #26]
 800744c:	89fb      	ldrh	r3, [r7, #14]
 800744e:	6979      	ldr	r1, [r7, #20]
 8007450:	7e89      	ldrb	r1, [r1, #26]
 8007452:	fb01 f303 	mul.w	r3, r1, r3
 8007456:	429a      	cmp	r2, r3
 8007458:	db06      	blt.n	8007468 <USBD_AUDIO_DataIn+0xb8>
        length_usb_pck += channels * 2;
 800745a:	89bb      	ldrh	r3, [r7, #12]
 800745c:	005b      	lsls	r3, r3, #1
 800745e:	461a      	mov	r2, r3
 8007460:	69fb      	ldr	r3, [r7, #28]
 8007462:	4413      	add	r3, r2
 8007464:	61fb      	str	r3, [r7, #28]
 8007466:	e00d      	b.n	8007484 <USBD_AUDIO_DataIn+0xd4>
      } else if (app <= (packet_dim * haudio->lower_treshold)) {
 8007468:	8b7a      	ldrh	r2, [r7, #26]
 800746a:	89fb      	ldrh	r3, [r7, #14]
 800746c:	6979      	ldr	r1, [r7, #20]
 800746e:	7ec9      	ldrb	r1, [r1, #27]
 8007470:	fb01 f303 	mul.w	r3, r1, r3
 8007474:	429a      	cmp	r2, r3
 8007476:	dc05      	bgt.n	8007484 <USBD_AUDIO_DataIn+0xd4>
        length_usb_pck -= channels * 2;
 8007478:	89bb      	ldrh	r3, [r7, #12]
 800747a:	005b      	lsls	r3, r3, #1
 800747c:	461a      	mov	r2, r3
 800747e:	69fb      	ldr	r3, [r7, #28]
 8007480:	1a9b      	subs	r3, r3, r2
 8007482:	61fb      	str	r3, [r7, #28]
      }
      USBD_LL_Transmit(pdev, AUDIO_IN_EP, (uint8_t*) (&haudio->buffer[haudio->rd_ptr]), length_usb_pck);
 8007484:	697b      	ldr	r3, [r7, #20]
 8007486:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007488:	697a      	ldr	r2, [r7, #20]
 800748a:	8ad2      	ldrh	r2, [r2, #22]
 800748c:	441a      	add	r2, r3
 800748e:	69fb      	ldr	r3, [r7, #28]
 8007490:	2181      	movs	r1, #129	@ 0x81
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f002 fdd6 	bl	800a044 <USBD_LL_Transmit>
      haudio->rd_ptr += length_usb_pck;
 8007498:	697b      	ldr	r3, [r7, #20]
 800749a:	8ada      	ldrh	r2, [r3, #22]
 800749c:	69fb      	ldr	r3, [r7, #28]
 800749e:	b29b      	uxth	r3, r3
 80074a0:	4413      	add	r3, r2
 80074a2:	b29a      	uxth	r2, r3
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	82da      	strh	r2, [r3, #22]

      if (app < haudio->buffer_length / 10) {
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	89db      	ldrh	r3, [r3, #14]
 80074ac:	4a15      	ldr	r2, [pc, #84]	@ (8007504 <USBD_AUDIO_DataIn+0x154>)
 80074ae:	fba2 2303 	umull	r2, r3, r2, r3
 80074b2:	08db      	lsrs	r3, r3, #3
 80074b4:	b29b      	uxth	r3, r3
 80074b6:	8b7a      	ldrh	r2, [r7, #26]
 80074b8:	429a      	cmp	r2, r3
 80074ba:	d21d      	bcs.n	80074f8 <USBD_AUDIO_DataIn+0x148>
        ((USBD_AUDIO_ItfTypeDef*) pdev->pUserData)->Stop();
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80074c2:	695b      	ldr	r3, [r3, #20]
 80074c4:	4798      	blx	r3
        haudio->state = STATE_USB_IDLE;
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	2201      	movs	r2, #1
 80074ca:	751a      	strb	r2, [r3, #20]
        haudio->timeout = 0;
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	2200      	movs	r2, #0
 80074d0:	819a      	strh	r2, [r3, #12]
        memset(haudio->buffer, 0, (haudio->buffer_length + haudio->dataAmount));
 80074d2:	697b      	ldr	r3, [r7, #20]
 80074d4:	6e18      	ldr	r0, [r3, #96]	@ 0x60
 80074d6:	697b      	ldr	r3, [r7, #20]
 80074d8:	89db      	ldrh	r3, [r3, #14]
 80074da:	461a      	mov	r2, r3
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	8a1b      	ldrh	r3, [r3, #16]
 80074e0:	4413      	add	r3, r2
 80074e2:	461a      	mov	r2, r3
 80074e4:	2100      	movs	r1, #0
 80074e6:	f006 fa41 	bl	800d96c <memset>
 80074ea:	e005      	b.n	80074f8 <USBD_AUDIO_DataIn+0x148>
      }
    } else {
      USBD_LL_Transmit(pdev, AUDIO_IN_EP, IsocInBuffDummy, length_usb_pck);
 80074ec:	69fb      	ldr	r3, [r7, #28]
 80074ee:	4a06      	ldr	r2, [pc, #24]	@ (8007508 <USBD_AUDIO_DataIn+0x158>)
 80074f0:	2181      	movs	r1, #129	@ 0x81
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f002 fda6 	bl	800a044 <USBD_LL_Transmit>
    }
  }
  return USBD_OK;
 80074f8:	2300      	movs	r3, #0
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3720      	adds	r7, #32
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}
 8007502:	bf00      	nop
 8007504:	cccccccd 	.word	0xcccccccd
 8007508:	20000238 	.word	0x20000238

0800750c <USBD_AUDIO_EP0_RxReady>:
 *         handle EP0 Rx Ready event
 * @param  pdev: device instance
 * @retval status
 */

static uint8_t USBD_AUDIO_EP0_RxReady(USBD_HandleTypeDef *pdev) {
 800750c:	b580      	push	{r7, lr}
 800750e:	b084      	sub	sp, #16
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]

  USBD_AUDIO_HandleTypeDef *haudio = pdev->pClassData;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800751a:	60fb      	str	r3, [r7, #12]
  if (haudio->control.unit != AUDIO_OUT_STREAMING_CTRL) {
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 8007522:	2b02      	cmp	r3, #2
 8007524:	d001      	beq.n	800752a <USBD_AUDIO_EP0_RxReady+0x1e>
    return USBD_OK;
 8007526:	2300      	movs	r3, #0
 8007528:	e021      	b.n	800756e <USBD_AUDIO_EP0_RxReady+0x62>
  }

  switch (haudio->control.cmd) {
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	7f1b      	ldrb	r3, [r3, #28]
 800752e:	2b01      	cmp	r3, #1
 8007530:	d001      	beq.n	8007536 <USBD_AUDIO_EP0_RxReady+0x2a>
 8007532:	2b02      	cmp	r3, #2
    haudio->control.data[0] = 0;
    break;

  case AUDIO_CTRL_REQ_SET_CUR_EQUALIZER:
    // TODO:
    break;
 8007534:	e01a      	b.n	800756c <USBD_AUDIO_EP0_RxReady+0x60>
    ((USBD_AUDIO_ItfTypeDef*) pdev->pUserData)->VolumeCtl(VOL_CUR);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800753c:	68db      	ldr	r3, [r3, #12]
 800753e:	4a0e      	ldr	r2, [pc, #56]	@ (8007578 <USBD_AUDIO_EP0_RxReady+0x6c>)
 8007540:	f9b2 2000 	ldrsh.w	r2, [r2]
 8007544:	4610      	mov	r0, r2
 8007546:	4798      	blx	r3
    haudio->control.cmd = 0;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2200      	movs	r2, #0
 800754c:	771a      	strb	r2, [r3, #28]
    haudio->control.len = 0;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	2200      	movs	r2, #0
 8007552:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    haudio->control.unit = 0;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2200      	movs	r2, #0
 800755a:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
    haudio->control.data[0] = 0;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	2200      	movs	r2, #0
 8007562:	775a      	strb	r2, [r3, #29]
    haudio->control.data[0] = 0;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	2200      	movs	r2, #0
 8007568:	775a      	strb	r2, [r3, #29]
    break;
 800756a:	bf00      	nop
  }

  return USBD_OK;
 800756c:	2300      	movs	r3, #0
}
 800756e:	4618      	mov	r0, r3
 8007570:	3710      	adds	r7, #16
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
 8007576:	bf00      	nop
 8007578:	200003b8 	.word	0x200003b8

0800757c <USBD_AUDIO_EP0_TxReady>:
 * @brief  USBD_AUDIO_EP0_TxReady
 *         handle EP0 TRx Ready event
 * @param  pdev: device instance
 * @retval status
 */
static uint8_t USBD_AUDIO_EP0_TxReady(USBD_HandleTypeDef *pdev) {
 800757c:	b480      	push	{r7}
 800757e:	b083      	sub	sp, #12
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
  /* Only OUT control data are processed */
  return USBD_OK;
 8007584:	2300      	movs	r3, #0
}
 8007586:	4618      	mov	r0, r3
 8007588:	370c      	adds	r7, #12
 800758a:	46bd      	mov	sp, r7
 800758c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007590:	4770      	bx	lr

08007592 <USBD_AUDIO_SOF>:
 * @brief  USBD_AUDIO_SOF
 *         handle SOF event
 * @param  pdev: device instance
 * @retval status
 */
static uint8_t USBD_AUDIO_SOF(USBD_HandleTypeDef *pdev) {
 8007592:	b480      	push	{r7}
 8007594:	b083      	sub	sp, #12
 8007596:	af00      	add	r7, sp, #0
 8007598:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 800759a:	2300      	movs	r3, #0
}
 800759c:	4618      	mov	r0, r3
 800759e:	370c      	adds	r7, #12
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr

080075a8 <USBD_AUDIO_IsoINIncomplete>:
 *         handle data ISO IN Incomplete event
 * @param  pdev: device instance
 * @param  epnum: endpoint index
 * @retval status
 */
static uint8_t USBD_AUDIO_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum) {
 80075a8:	b480      	push	{r7}
 80075aa:	b083      	sub	sp, #12
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
 80075b0:	460b      	mov	r3, r1
 80075b2:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 80075b4:	2300      	movs	r3, #0
}
 80075b6:	4618      	mov	r0, r3
 80075b8:	370c      	adds	r7, #12
 80075ba:	46bd      	mov	sp, r7
 80075bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c0:	4770      	bx	lr

080075c2 <USBD_AUDIO_IsoOutIncomplete>:
 *         handle data ISO OUT Incomplete event
 * @param  pdev: device instance
 * @param  epnum: endpoint index
 * @retval status
 */
static uint8_t USBD_AUDIO_IsoOutIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum) {
 80075c2:	b480      	push	{r7}
 80075c4:	b083      	sub	sp, #12
 80075c6:	af00      	add	r7, sp, #0
 80075c8:	6078      	str	r0, [r7, #4]
 80075ca:	460b      	mov	r3, r1
 80075cc:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 80075ce:	2300      	movs	r3, #0
}
 80075d0:	4618      	mov	r0, r3
 80075d2:	370c      	adds	r7, #12
 80075d4:	46bd      	mov	sp, r7
 80075d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075da:	4770      	bx	lr

080075dc <USBD_AUDIO_DataOut>:
 *         handle data OUT Stage
 * @param  pdev: device instance
 * @param  epnum: endpoint index
 * @retval status
 */
static uint8_t USBD_AUDIO_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum) {
 80075dc:	b480      	push	{r7}
 80075de:	b083      	sub	sp, #12
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
 80075e4:	460b      	mov	r3, r1
 80075e6:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 80075e8:	2300      	movs	r3, #0
}
 80075ea:	4618      	mov	r0, r3
 80075ec:	370c      	adds	r7, #12
 80075ee:	46bd      	mov	sp, r7
 80075f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f4:	4770      	bx	lr
	...

080075f8 <USBD_AUDIO_GetDeviceQualifierDesc>:
 * @brief  DeviceQualifierDescriptor
 *         return Device Qualifier descriptor
 * @param  length : pointer data length
 * @retval pointer to descriptor buffer
 */
static uint8_t* USBD_AUDIO_GetDeviceQualifierDesc(uint16_t *length) {
 80075f8:	b480      	push	{r7}
 80075fa:	b083      	sub	sp, #12
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_AUDIO_DeviceQualifierDesc);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	220a      	movs	r2, #10
 8007604:	801a      	strh	r2, [r3, #0]
  return USBD_AUDIO_DeviceQualifierDesc;
 8007606:	4b03      	ldr	r3, [pc, #12]	@ (8007614 <USBD_AUDIO_GetDeviceQualifierDesc+0x1c>)
}
 8007608:	4618      	mov	r0, r3
 800760a:	370c      	adds	r7, #12
 800760c:	46bd      	mov	sp, r7
 800760e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007612:	4770      	bx	lr
 8007614:	20000044 	.word	0x20000044

08007618 <AUDIO_REQ_GetMaximum>:
 *         Handles the VOL_MAX Audio control request.
 * @param  pdev: instance
 * @param  req: setup class request
 * @retval status
 */
static void AUDIO_REQ_GetMaximum(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req) {
 8007618:	b580      	push	{r7, lr}
 800761a:	b086      	sub	sp, #24
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
 8007620:	6039      	str	r1, [r7, #0]

  USBD_AUDIO_HandleTypeDef *haudio = pdev->pClassData;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007628:	613b      	str	r3, [r7, #16]
  uint8_t bControlSelector = req->wValue >> 8;
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	885b      	ldrh	r3, [r3, #2]
 800762e:	0a1b      	lsrs	r3, r3, #8
 8007630:	b29b      	uxth	r3, r3
 8007632:	73fb      	strb	r3, [r7, #15]

  switch (bControlSelector) {
 8007634:	7bfb      	ldrb	r3, [r7, #15]
 8007636:	2b02      	cmp	r3, #2
 8007638:	d002      	beq.n	8007640 <AUDIO_REQ_GetMaximum+0x28>
 800763a:	2b20      	cmp	r3, #32
 800763c:	d007      	beq.n	800764e <AUDIO_REQ_GetMaximum+0x36>
 800763e:	e023      	b.n	8007688 <AUDIO_REQ_GetMaximum+0x70>

  case FEATURE_VOLUME:
    (haudio->control.data)[0] = (uint16_t) VOL_MAX & 0xFF;
 8007640:	693b      	ldr	r3, [r7, #16]
 8007642:	2200      	movs	r2, #0
 8007644:	775a      	strb	r2, [r3, #29]
    (haudio->control.data)[1] = ((uint16_t) VOL_MAX & 0xFF00) >> 8;
 8007646:	693b      	ldr	r3, [r7, #16]
 8007648:	2224      	movs	r2, #36	@ 0x24
 800764a:	779a      	strb	r2, [r3, #30]
    break;
 800764c:	e01c      	b.n	8007688 <AUDIO_REQ_GetMaximum+0x70>

  case FEATURE_GRAPHIC_EQ:
    (haudio->control.data)[0] = 0xff;   // the first 10 bands are supported
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	22ff      	movs	r2, #255	@ 0xff
 8007652:	775a      	strb	r2, [r3, #29]
    (haudio->control.data)[1] = 0x3;
 8007654:	693b      	ldr	r3, [r7, #16]
 8007656:	2203      	movs	r2, #3
 8007658:	779a      	strb	r2, [r3, #30]
    (haudio->control.data)[2] = 0;
 800765a:	693b      	ldr	r3, [r7, #16]
 800765c:	2200      	movs	r2, #0
 800765e:	77da      	strb	r2, [r3, #31]
    (haudio->control.data)[3] = 0;
 8007660:	693b      	ldr	r3, [r7, #16]
 8007662:	2200      	movs	r2, #0
 8007664:	f883 2020 	strb.w	r2, [r3, #32]

    for (uint8_t i = 0; i < 10; i++) {
 8007668:	2300      	movs	r3, #0
 800766a:	75fb      	strb	r3, [r7, #23]
 800766c:	e008      	b.n	8007680 <AUDIO_REQ_GetMaximum+0x68>
      (haudio->control.data)[i + 4] = 48;    // max = 12dB, units here are 0.25dB
 800766e:	7dfb      	ldrb	r3, [r7, #23]
 8007670:	3304      	adds	r3, #4
 8007672:	693a      	ldr	r2, [r7, #16]
 8007674:	4413      	add	r3, r2
 8007676:	2230      	movs	r2, #48	@ 0x30
 8007678:	775a      	strb	r2, [r3, #29]
    for (uint8_t i = 0; i < 10; i++) {
 800767a:	7dfb      	ldrb	r3, [r7, #23]
 800767c:	3301      	adds	r3, #1
 800767e:	75fb      	strb	r3, [r7, #23]
 8007680:	7dfb      	ldrb	r3, [r7, #23]
 8007682:	2b09      	cmp	r3, #9
 8007684:	d9f3      	bls.n	800766e <AUDIO_REQ_GetMaximum+0x56>
    }
    break;
 8007686:	bf00      	nop
  }

  USBD_CtlSendData(pdev, haudio->control.data, req->wLength);
 8007688:	693b      	ldr	r3, [r7, #16]
 800768a:	f103 011d 	add.w	r1, r3, #29
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	88db      	ldrh	r3, [r3, #6]
 8007692:	461a      	mov	r2, r3
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f001 fde7 	bl	8009268 <USBD_CtlSendData>
}
 800769a:	bf00      	nop
 800769c:	3718      	adds	r7, #24
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}

080076a2 <AUDIO_REQ_GetMinimum>:
 *         Handles the VOL_MIN Audio control request.
 * @param  pdev: instance
 * @param  req: setup class request
 * @retval status
 */
static void AUDIO_REQ_GetMinimum(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req) {
 80076a2:	b580      	push	{r7, lr}
 80076a4:	b086      	sub	sp, #24
 80076a6:	af00      	add	r7, sp, #0
 80076a8:	6078      	str	r0, [r7, #4]
 80076aa:	6039      	str	r1, [r7, #0]

  USBD_AUDIO_HandleTypeDef *haudio = pdev->pClassData;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80076b2:	613b      	str	r3, [r7, #16]
  uint8_t bControlSelector = req->wValue >> 8;
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	885b      	ldrh	r3, [r3, #2]
 80076b8:	0a1b      	lsrs	r3, r3, #8
 80076ba:	b29b      	uxth	r3, r3
 80076bc:	73fb      	strb	r3, [r7, #15]

  switch (bControlSelector) {
 80076be:	7bfb      	ldrb	r3, [r7, #15]
 80076c0:	2b02      	cmp	r3, #2
 80076c2:	d002      	beq.n	80076ca <AUDIO_REQ_GetMinimum+0x28>
 80076c4:	2b20      	cmp	r3, #32
 80076c6:	d007      	beq.n	80076d8 <AUDIO_REQ_GetMinimum+0x36>
 80076c8:	e023      	b.n	8007712 <AUDIO_REQ_GetMinimum+0x70>

  case FEATURE_VOLUME:
    (haudio->control.data)[0] = (uint16_t) VOL_MIN & 0xFF;
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	2200      	movs	r2, #0
 80076ce:	775a      	strb	r2, [r3, #29]
    (haudio->control.data)[1] = ((uint16_t) VOL_MIN & 0xFF00) >> 8;
 80076d0:	693b      	ldr	r3, [r7, #16]
 80076d2:	22b0      	movs	r2, #176	@ 0xb0
 80076d4:	779a      	strb	r2, [r3, #30]
    /* Send the current mute state */
    break;
 80076d6:	e01c      	b.n	8007712 <AUDIO_REQ_GetMinimum+0x70>

  case FEATURE_GRAPHIC_EQ:
    (haudio->control.data)[0] = 0xff;   // the first 10 bands are supported
 80076d8:	693b      	ldr	r3, [r7, #16]
 80076da:	22ff      	movs	r2, #255	@ 0xff
 80076dc:	775a      	strb	r2, [r3, #29]
    (haudio->control.data)[1] = 0x3;
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	2203      	movs	r2, #3
 80076e2:	779a      	strb	r2, [r3, #30]
    (haudio->control.data)[2] = 0;
 80076e4:	693b      	ldr	r3, [r7, #16]
 80076e6:	2200      	movs	r2, #0
 80076e8:	77da      	strb	r2, [r3, #31]
    (haudio->control.data)[3] = 0;
 80076ea:	693b      	ldr	r3, [r7, #16]
 80076ec:	2200      	movs	r2, #0
 80076ee:	f883 2020 	strb.w	r2, [r3, #32]

    for (uint8_t i = 0; i < 10; i++) {
 80076f2:	2300      	movs	r3, #0
 80076f4:	75fb      	strb	r3, [r7, #23]
 80076f6:	e008      	b.n	800770a <AUDIO_REQ_GetMinimum+0x68>
      (haudio->control.data)[i + 4] = 0xD0;    // min = -12dB, units here are 0.25dB (0xD0 == -48)
 80076f8:	7dfb      	ldrb	r3, [r7, #23]
 80076fa:	3304      	adds	r3, #4
 80076fc:	693a      	ldr	r2, [r7, #16]
 80076fe:	4413      	add	r3, r2
 8007700:	22d0      	movs	r2, #208	@ 0xd0
 8007702:	775a      	strb	r2, [r3, #29]
    for (uint8_t i = 0; i < 10; i++) {
 8007704:	7dfb      	ldrb	r3, [r7, #23]
 8007706:	3301      	adds	r3, #1
 8007708:	75fb      	strb	r3, [r7, #23]
 800770a:	7dfb      	ldrb	r3, [r7, #23]
 800770c:	2b09      	cmp	r3, #9
 800770e:	d9f3      	bls.n	80076f8 <AUDIO_REQ_GetMinimum+0x56>
    }
    break;
 8007710:	bf00      	nop
  }

  USBD_CtlSendData(pdev, haudio->control.data, req->wLength);
 8007712:	693b      	ldr	r3, [r7, #16]
 8007714:	f103 011d 	add.w	r1, r3, #29
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	88db      	ldrh	r3, [r3, #6]
 800771c:	461a      	mov	r2, r3
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	f001 fda2 	bl	8009268 <USBD_CtlSendData>
}
 8007724:	bf00      	nop
 8007726:	3718      	adds	r7, #24
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}

0800772c <AUDIO_REQ_GetResolution>:
 *         Handles the VOL_RES Audio control request.
 * @param  pdev: instance
 * @param  req: setup class request
 * @retval status
 */
static void AUDIO_REQ_GetResolution(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req) {
 800772c:	b580      	push	{r7, lr}
 800772e:	b086      	sub	sp, #24
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
 8007734:	6039      	str	r1, [r7, #0]

  USBD_AUDIO_HandleTypeDef *haudio = pdev->pClassData;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800773c:	613b      	str	r3, [r7, #16]
  uint8_t bControlSelector = req->wValue >> 8;
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	885b      	ldrh	r3, [r3, #2]
 8007742:	0a1b      	lsrs	r3, r3, #8
 8007744:	b29b      	uxth	r3, r3
 8007746:	73fb      	strb	r3, [r7, #15]

  switch (bControlSelector) {
 8007748:	7bfb      	ldrb	r3, [r7, #15]
 800774a:	2b02      	cmp	r3, #2
 800774c:	d002      	beq.n	8007754 <AUDIO_REQ_GetResolution+0x28>
 800774e:	2b20      	cmp	r3, #32
 8007750:	d007      	beq.n	8007762 <AUDIO_REQ_GetResolution+0x36>
 8007752:	e023      	b.n	800779c <AUDIO_REQ_GetResolution+0x70>

  case FEATURE_VOLUME:
    (haudio->control.data)[0] = (uint16_t) VOL_RES & 0xFF;
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	2280      	movs	r2, #128	@ 0x80
 8007758:	775a      	strb	r2, [r3, #29]
    (haudio->control.data)[1] = ((uint16_t) VOL_RES & 0xFF00) >> 8;
 800775a:	693b      	ldr	r3, [r7, #16]
 800775c:	2200      	movs	r2, #0
 800775e:	779a      	strb	r2, [r3, #30]
    break;
 8007760:	e01c      	b.n	800779c <AUDIO_REQ_GetResolution+0x70>

  case FEATURE_GRAPHIC_EQ:
    (haudio->control.data)[0] = 0xff;   // the first 10 bands are supported
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	22ff      	movs	r2, #255	@ 0xff
 8007766:	775a      	strb	r2, [r3, #29]
    (haudio->control.data)[1] = 0x3;
 8007768:	693b      	ldr	r3, [r7, #16]
 800776a:	2203      	movs	r2, #3
 800776c:	779a      	strb	r2, [r3, #30]
    (haudio->control.data)[2] = 0;
 800776e:	693b      	ldr	r3, [r7, #16]
 8007770:	2200      	movs	r2, #0
 8007772:	77da      	strb	r2, [r3, #31]
    (haudio->control.data)[3] = 0;
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	2200      	movs	r2, #0
 8007778:	f883 2020 	strb.w	r2, [r3, #32]

    for (uint8_t i = 0; i < 10; i++) {
 800777c:	2300      	movs	r3, #0
 800777e:	75fb      	strb	r3, [r7, #23]
 8007780:	e008      	b.n	8007794 <AUDIO_REQ_GetResolution+0x68>
      (haudio->control.data)[i + 4] = 4;    // resolution = 1dB, units here are 0.25dB
 8007782:	7dfb      	ldrb	r3, [r7, #23]
 8007784:	3304      	adds	r3, #4
 8007786:	693a      	ldr	r2, [r7, #16]
 8007788:	4413      	add	r3, r2
 800778a:	2204      	movs	r2, #4
 800778c:	775a      	strb	r2, [r3, #29]
    for (uint8_t i = 0; i < 10; i++) {
 800778e:	7dfb      	ldrb	r3, [r7, #23]
 8007790:	3301      	adds	r3, #1
 8007792:	75fb      	strb	r3, [r7, #23]
 8007794:	7dfb      	ldrb	r3, [r7, #23]
 8007796:	2b09      	cmp	r3, #9
 8007798:	d9f3      	bls.n	8007782 <AUDIO_REQ_GetResolution+0x56>
    }
    break;
 800779a:	bf00      	nop

  }

  USBD_CtlSendData(pdev, haudio->control.data, req->wLength);
 800779c:	693b      	ldr	r3, [r7, #16]
 800779e:	f103 011d 	add.w	r1, r3, #29
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	88db      	ldrh	r3, [r3, #6]
 80077a6:	461a      	mov	r2, r3
 80077a8:	6878      	ldr	r0, [r7, #4]
 80077aa:	f001 fd5d 	bl	8009268 <USBD_CtlSendData>
}
 80077ae:	bf00      	nop
 80077b0:	3718      	adds	r7, #24
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}
	...

080077b8 <AUDIO_REQ_GetCurrent>:
 *         Handles the GET_CUR Audio control request.
 * @param  pdev: instance
 * @param  req: setup class request
 * @retval status
 */
static void AUDIO_REQ_GetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req) {
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b08a      	sub	sp, #40	@ 0x28
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]

  USBD_AUDIO_HandleTypeDef *haudio = pdev->pClassData;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80077c8:	623b      	str	r3, [r7, #32]
  uint8_t bControlSelector = req->wValue >> 8;
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	885b      	ldrh	r3, [r3, #2]
 80077ce:	0a1b      	lsrs	r3, r3, #8
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	77fb      	strb	r3, [r7, #31]

  char buffer[20];
  itoa(bControlSelector, buffer, 10);
 80077d4:	7ffb      	ldrb	r3, [r7, #31]
 80077d6:	f107 0108 	add.w	r1, r7, #8
 80077da:	220a      	movs	r2, #10
 80077dc:	4618      	mov	r0, r3
 80077de:	f005 fd94 	bl	800d30a <itoa>
  puts(buffer);
 80077e2:	f107 0308 	add.w	r3, r7, #8
 80077e6:	4618      	mov	r0, r3
 80077e8:	f005 ffe0 	bl	800d7ac <puts>

  switch (bControlSelector) {
 80077ec:	7ffb      	ldrb	r3, [r7, #31]
 80077ee:	2b02      	cmp	r3, #2
 80077f0:	d002      	beq.n	80077f8 <AUDIO_REQ_GetCurrent+0x40>
 80077f2:	2b20      	cmp	r3, #32
 80077f4:	d010      	beq.n	8007818 <AUDIO_REQ_GetCurrent+0x60>
 80077f6:	e03a      	b.n	800786e <AUDIO_REQ_GetCurrent+0xb6>

  case FEATURE_VOLUME:
    (haudio->control.data)[0] = (uint16_t) VOL_CUR & 0xFF;
 80077f8:	4b23      	ldr	r3, [pc, #140]	@ (8007888 <AUDIO_REQ_GetCurrent+0xd0>)
 80077fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80077fe:	b2da      	uxtb	r2, r3
 8007800:	6a3b      	ldr	r3, [r7, #32]
 8007802:	775a      	strb	r2, [r3, #29]
    (haudio->control.data)[1] = ((uint16_t) VOL_CUR & 0xFF00) >> 8;
 8007804:	4b20      	ldr	r3, [pc, #128]	@ (8007888 <AUDIO_REQ_GetCurrent+0xd0>)
 8007806:	f9b3 3000 	ldrsh.w	r3, [r3]
 800780a:	b29b      	uxth	r3, r3
 800780c:	0a1b      	lsrs	r3, r3, #8
 800780e:	b29b      	uxth	r3, r3
 8007810:	b2da      	uxtb	r2, r3
 8007812:	6a3b      	ldr	r3, [r7, #32]
 8007814:	779a      	strb	r2, [r3, #30]
    break;
 8007816:	e02a      	b.n	800786e <AUDIO_REQ_GetCurrent+0xb6>

  case FEATURE_GRAPHIC_EQ:
    (haudio->control.data)[0] = 0xff;   // the first 10 bands are supported
 8007818:	6a3b      	ldr	r3, [r7, #32]
 800781a:	22ff      	movs	r2, #255	@ 0xff
 800781c:	775a      	strb	r2, [r3, #29]
    (haudio->control.data)[1] = 0x3;
 800781e:	6a3b      	ldr	r3, [r7, #32]
 8007820:	2203      	movs	r2, #3
 8007822:	779a      	strb	r2, [r3, #30]
    (haudio->control.data)[2] = 0;
 8007824:	6a3b      	ldr	r3, [r7, #32]
 8007826:	2200      	movs	r2, #0
 8007828:	77da      	strb	r2, [r3, #31]
    (haudio->control.data)[3] = 0;
 800782a:	6a3b      	ldr	r3, [r7, #32]
 800782c:	2200      	movs	r2, #0
 800782e:	f883 2020 	strb.w	r2, [r3, #32]

    for (uint8_t i = 0; i < 10; i++) {
 8007832:	2300      	movs	r3, #0
 8007834:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007838:	e014      	b.n	8007864 <AUDIO_REQ_GetCurrent+0xac>
      (haudio->control.data)[i + 4] = pEqualizerParams->user_gain_per_band_dB[i];
 800783a:	4b14      	ldr	r3, [pc, #80]	@ (800788c <AUDIO_REQ_GetCurrent+0xd4>)
 800783c:	681a      	ldr	r2, [r3, #0]
 800783e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007842:	005b      	lsls	r3, r3, #1
 8007844:	4413      	add	r3, r2
 8007846:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 800784a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800784e:	3304      	adds	r3, #4
 8007850:	b2d1      	uxtb	r1, r2
 8007852:	6a3a      	ldr	r2, [r7, #32]
 8007854:	4413      	add	r3, r2
 8007856:	460a      	mov	r2, r1
 8007858:	775a      	strb	r2, [r3, #29]
    for (uint8_t i = 0; i < 10; i++) {
 800785a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800785e:	3301      	adds	r3, #1
 8007860:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007864:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007868:	2b09      	cmp	r3, #9
 800786a:	d9e6      	bls.n	800783a <AUDIO_REQ_GetCurrent+0x82>
    }
    break;
 800786c:	bf00      	nop

  }

  USBD_CtlSendData(pdev, haudio->control.data, req->wLength);
 800786e:	6a3b      	ldr	r3, [r7, #32]
 8007870:	f103 011d 	add.w	r1, r3, #29
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	88db      	ldrh	r3, [r3, #6]
 8007878:	461a      	mov	r2, r3
 800787a:	6878      	ldr	r0, [r7, #4]
 800787c:	f001 fcf4 	bl	8009268 <USBD_CtlSendData>
}
 8007880:	bf00      	nop
 8007882:	3728      	adds	r7, #40	@ 0x28
 8007884:	46bd      	mov	sp, r7
 8007886:	bd80      	pop	{r7, pc}
 8007888:	200003b8 	.word	0x200003b8
 800788c:	20000444 	.word	0x20000444

08007890 <AUDIO_REQ_SetCurrent>:
 *         Handles the SET_CUR Audio control request.
 * @param  pdev: instance
 * @param  req: setup class request
 * @retval status
 */
static void AUDIO_REQ_SetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req) {
 8007890:	b580      	push	{r7, lr}
 8007892:	b084      	sub	sp, #16
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
 8007898:	6039      	str	r1, [r7, #0]

  if (req->wLength == 0) {
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	88db      	ldrh	r3, [r3, #6]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d040      	beq.n	8007924 <AUDIO_REQ_SetCurrent+0x94>
    return;
  }

  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = pdev->pClassData;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80078a8:	60fb      	str	r3, [r7, #12]

  uint8_t bControlSelector = req->wValue >> 8;
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	885b      	ldrh	r3, [r3, #2]
 80078ae:	0a1b      	lsrs	r3, r3, #8
 80078b0:	b29b      	uxth	r3, r3
 80078b2:	72fb      	strb	r3, [r7, #11]

  switch (bControlSelector) {
 80078b4:	7afb      	ldrb	r3, [r7, #11]
 80078b6:	2b02      	cmp	r3, #2
 80078b8:	d002      	beq.n	80078c0 <AUDIO_REQ_SetCurrent+0x30>
 80078ba:	2b20      	cmp	r3, #32
 80078bc:	d019      	beq.n	80078f2 <AUDIO_REQ_SetCurrent+0x62>
 80078be:	e032      	b.n	8007926 <AUDIO_REQ_SetCurrent+0x96>

  case FEATURE_VOLUME:
    haudio->control.cmd = AUDIO_CTRL_REQ_SET_CUR_VOLUME; /* Set the request value */
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	2201      	movs	r2, #1
 80078c4:	771a      	strb	r2, [r3, #28]
    haudio->control.len = req->wLength; /* Set the request data length */
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	88db      	ldrh	r3, [r3, #6]
 80078ca:	b2da      	uxtb	r2, r3
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    haudio->control.unit = HIBYTE(req->wIndex); /* Set the request target unit */
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	889b      	ldrh	r3, [r3, #4]
 80078d6:	0a1b      	lsrs	r3, r3, #8
 80078d8:	b29b      	uxth	r3, r3
 80078da:	b2da      	uxtb	r2, r3
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
    USBD_CtlPrepareRx(pdev, (uint8_t*) &VOL_CUR, req->wLength);
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	88db      	ldrh	r3, [r3, #6]
 80078e6:	461a      	mov	r2, r3
 80078e8:	4910      	ldr	r1, [pc, #64]	@ (800792c <AUDIO_REQ_SetCurrent+0x9c>)
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f001 fce8 	bl	80092c0 <USBD_CtlPrepareRx>
    break;
 80078f0:	e019      	b.n	8007926 <AUDIO_REQ_SetCurrent+0x96>

  case FEATURE_GRAPHIC_EQ:
    haudio->control.cmd = AUDIO_CTRL_REQ_SET_CUR_EQUALIZER; /* Set the request value */
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	2202      	movs	r2, #2
 80078f6:	771a      	strb	r2, [r3, #28]
    haudio->control.len = req->wLength; /* Set the request data length */
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	88db      	ldrh	r3, [r3, #6]
 80078fc:	b2da      	uxtb	r2, r3
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    haudio->control.unit = HIBYTE(req->wIndex); /* Set the request target unit */
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	889b      	ldrh	r3, [r3, #4]
 8007908:	0a1b      	lsrs	r3, r3, #8
 800790a:	b29b      	uxth	r3, r3
 800790c:	b2da      	uxtb	r2, r3
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
    USBD_CtlPrepareRx(pdev, (uint8_t*) EQ_CUR, req->wLength);
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	88db      	ldrh	r3, [r3, #6]
 8007918:	461a      	mov	r2, r3
 800791a:	4905      	ldr	r1, [pc, #20]	@ (8007930 <AUDIO_REQ_SetCurrent+0xa0>)
 800791c:	6878      	ldr	r0, [r7, #4]
 800791e:	f001 fccf 	bl	80092c0 <USBD_CtlPrepareRx>
    break;
 8007922:	e000      	b.n	8007926 <AUDIO_REQ_SetCurrent+0x96>
    return;
 8007924:	bf00      	nop
  }
}
 8007926:	3710      	adds	r7, #16
 8007928:	46bd      	mov	sp, r7
 800792a:	bd80      	pop	{r7, pc}
 800792c:	200003b8 	.word	0x200003b8
 8007930:	200003bc 	.word	0x200003bc

08007934 <USBD_AUDIO_Data_Transfer>:
 *       the function. E.g.: assuming a Sampling frequency of 16 KHz and 1 channel,
 *       you can pass 16 PCM samples if the function is called each millisecond,
 *       32 samples if called every 2 milliseconds and so on.
 * @retval status
 */
uint8_t USBD_AUDIO_Data_Transfer(USBD_HandleTypeDef *pdev, int16_t *audioData, uint16_t PCMSamples) {
 8007934:	b580      	push	{r7, lr}
 8007936:	b088      	sub	sp, #32
 8007938:	af00      	add	r7, sp, #0
 800793a:	60f8      	str	r0, [r7, #12]
 800793c:	60b9      	str	r1, [r7, #8]
 800793e:	4613      	mov	r3, r2
 8007940:	80fb      	strh	r3, [r7, #6]

  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef*) pdev->pClassData;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007948:	61fb      	str	r3, [r7, #28]

  if (haudioInstance.state == STATE_USB_WAITING_FOR_INIT) {
 800794a:	4b60      	ldr	r3, [pc, #384]	@ (8007acc <USBD_AUDIO_Data_Transfer+0x198>)
 800794c:	7d1b      	ldrb	r3, [r3, #20]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d101      	bne.n	8007956 <USBD_AUDIO_Data_Transfer+0x22>
    return USBD_BUSY;
 8007952:	2301      	movs	r3, #1
 8007954:	e0b5      	b.n	8007ac2 <USBD_AUDIO_Data_Transfer+0x18e>
  }
  uint16_t dataAmount = PCMSamples * 2; /*Bytes*/
 8007956:	88fb      	ldrh	r3, [r7, #6]
 8007958:	005b      	lsls	r3, r3, #1
 800795a:	837b      	strh	r3, [r7, #26]
  uint16_t true_dim = haudio->buffer_length;
 800795c:	69fb      	ldr	r3, [r7, #28]
 800795e:	89db      	ldrh	r3, [r3, #14]
 8007960:	833b      	strh	r3, [r7, #24]
  uint16_t current_data_Amount = haudio->dataAmount;
 8007962:	69fb      	ldr	r3, [r7, #28]
 8007964:	8a1b      	ldrh	r3, [r3, #16]
 8007966:	82fb      	strh	r3, [r7, #22]
  uint16_t packet_dim = haudio->paketDimension;
 8007968:	69fb      	ldr	r3, [r7, #28]
 800796a:	8a5b      	ldrh	r3, [r3, #18]
 800796c:	82bb      	strh	r3, [r7, #20]

  if (haudio->state == STATE_USB_REQUESTS_STARTED || current_data_Amount != dataAmount) {
 800796e:	69fb      	ldr	r3, [r7, #28]
 8007970:	7d1b      	ldrb	r3, [r3, #20]
 8007972:	2b02      	cmp	r3, #2
 8007974:	d003      	beq.n	800797e <USBD_AUDIO_Data_Transfer+0x4a>
 8007976:	8afa      	ldrh	r2, [r7, #22]
 8007978:	8b7b      	ldrh	r3, [r7, #26]
 800797a:	429a      	cmp	r2, r3
 800797c:	d05b      	beq.n	8007a36 <USBD_AUDIO_Data_Transfer+0x102>

    /*USB parameters definition, based on the amount of data passed*/
    haudio->dataAmount = dataAmount;
 800797e:	69fb      	ldr	r3, [r7, #28]
 8007980:	8b7a      	ldrh	r2, [r7, #26]
 8007982:	821a      	strh	r2, [r3, #16]
    uint16_t wr_rd_offset = (AUDIO_IN_PACKET_NUM / 2) * dataAmount / packet_dim;
 8007984:	8b7a      	ldrh	r2, [r7, #26]
 8007986:	4613      	mov	r3, r2
 8007988:	005b      	lsls	r3, r3, #1
 800798a:	441a      	add	r2, r3
 800798c:	8abb      	ldrh	r3, [r7, #20]
 800798e:	fb92 f3f3 	sdiv	r3, r2, r3
 8007992:	827b      	strh	r3, [r7, #18]
    haudio->wr_ptr = wr_rd_offset * packet_dim;
 8007994:	8a7a      	ldrh	r2, [r7, #18]
 8007996:	8abb      	ldrh	r3, [r7, #20]
 8007998:	fb12 f303 	smulbb	r3, r2, r3
 800799c:	b29a      	uxth	r2, r3
 800799e:	69fb      	ldr	r3, [r7, #28]
 80079a0:	831a      	strh	r2, [r3, #24]
    haudio->rd_ptr = 0;
 80079a2:	69fb      	ldr	r3, [r7, #28]
 80079a4:	2200      	movs	r2, #0
 80079a6:	82da      	strh	r2, [r3, #22]
    haudio->upper_treshold = wr_rd_offset + 1;
 80079a8:	8a7b      	ldrh	r3, [r7, #18]
 80079aa:	b2db      	uxtb	r3, r3
 80079ac:	3301      	adds	r3, #1
 80079ae:	b2da      	uxtb	r2, r3
 80079b0:	69fb      	ldr	r3, [r7, #28]
 80079b2:	769a      	strb	r2, [r3, #26]
    haudio->lower_treshold = wr_rd_offset - 1;
 80079b4:	8a7b      	ldrh	r3, [r7, #18]
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	3b01      	subs	r3, #1
 80079ba:	b2da      	uxtb	r2, r3
 80079bc:	69fb      	ldr	r3, [r7, #28]
 80079be:	76da      	strb	r2, [r3, #27]
    haudio->buffer_length = (packet_dim * (dataAmount / packet_dim) * AUDIO_IN_PACKET_NUM);
 80079c0:	8b7a      	ldrh	r2, [r7, #26]
 80079c2:	8abb      	ldrh	r3, [r7, #20]
 80079c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80079c8:	b29b      	uxth	r3, r3
 80079ca:	8aba      	ldrh	r2, [r7, #20]
 80079cc:	fb12 f303 	smulbb	r3, r2, r3
 80079d0:	b29b      	uxth	r3, r3
 80079d2:	461a      	mov	r2, r3
 80079d4:	0052      	lsls	r2, r2, #1
 80079d6:	4413      	add	r3, r2
 80079d8:	005b      	lsls	r3, r3, #1
 80079da:	b29a      	uxth	r2, r3
 80079dc:	69fb      	ldr	r3, [r7, #28]
 80079de:	81da      	strh	r2, [r3, #14]

    /*Memory allocation for data buffer, depending (also) on data amount passed to the transfer function*/
    if (haudio->buffer != NULL) {
 80079e0:	69fb      	ldr	r3, [r7, #28]
 80079e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d004      	beq.n	80079f2 <USBD_AUDIO_Data_Transfer+0xbe>
      USBD_free(haudio->buffer);
 80079e8:	69fb      	ldr	r3, [r7, #28]
 80079ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079ec:	4618      	mov	r0, r3
 80079ee:	f002 fb79 	bl	800a0e4 <USBD_static_free>
    }
    haudio->buffer = USBD_malloc(haudio->buffer_length + haudio->dataAmount);
 80079f2:	69fb      	ldr	r3, [r7, #28]
 80079f4:	89db      	ldrh	r3, [r3, #14]
 80079f6:	461a      	mov	r2, r3
 80079f8:	69fb      	ldr	r3, [r7, #28]
 80079fa:	8a1b      	ldrh	r3, [r3, #16]
 80079fc:	4413      	add	r3, r2
 80079fe:	4618      	mov	r0, r3
 8007a00:	f002 fb62 	bl	800a0c8 <USBD_static_malloc>
 8007a04:	4602      	mov	r2, r0
 8007a06:	69fb      	ldr	r3, [r7, #28]
 8007a08:	661a      	str	r2, [r3, #96]	@ 0x60
    if (haudio->buffer == NULL) {
 8007a0a:	69fb      	ldr	r3, [r7, #28]
 8007a0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d101      	bne.n	8007a16 <USBD_AUDIO_Data_Transfer+0xe2>
      return USBD_FAIL;
 8007a12:	2303      	movs	r3, #3
 8007a14:	e055      	b.n	8007ac2 <USBD_AUDIO_Data_Transfer+0x18e>
    }
    memset(haudio->buffer, 0, (haudio->buffer_length + haudio->dataAmount));
 8007a16:	69fb      	ldr	r3, [r7, #28]
 8007a18:	6e18      	ldr	r0, [r3, #96]	@ 0x60
 8007a1a:	69fb      	ldr	r3, [r7, #28]
 8007a1c:	89db      	ldrh	r3, [r3, #14]
 8007a1e:	461a      	mov	r2, r3
 8007a20:	69fb      	ldr	r3, [r7, #28]
 8007a22:	8a1b      	ldrh	r3, [r3, #16]
 8007a24:	4413      	add	r3, r2
 8007a26:	461a      	mov	r2, r3
 8007a28:	2100      	movs	r1, #0
 8007a2a:	f005 ff9f 	bl	800d96c <memset>
    haudio->state = STATE_USB_BUFFER_WRITE_STARTED;
 8007a2e:	69fb      	ldr	r3, [r7, #28]
 8007a30:	2203      	movs	r2, #3
 8007a32:	751a      	strb	r2, [r3, #20]
  if (haudio->state == STATE_USB_REQUESTS_STARTED || current_data_Amount != dataAmount) {
 8007a34:	e044      	b.n	8007ac0 <USBD_AUDIO_Data_Transfer+0x18c>

  } else if (haudio->state == STATE_USB_BUFFER_WRITE_STARTED) {
 8007a36:	69fb      	ldr	r3, [r7, #28]
 8007a38:	7d1b      	ldrb	r3, [r3, #20]
 8007a3a:	2b03      	cmp	r3, #3
 8007a3c:	d140      	bne.n	8007ac0 <USBD_AUDIO_Data_Transfer+0x18c>
    if (haudio->timeout++ == TIMEOUT_VALUE) {
 8007a3e:	69fb      	ldr	r3, [r7, #28]
 8007a40:	899b      	ldrh	r3, [r3, #12]
 8007a42:	b21b      	sxth	r3, r3
 8007a44:	b29a      	uxth	r2, r3
 8007a46:	3201      	adds	r2, #1
 8007a48:	b292      	uxth	r2, r2
 8007a4a:	b211      	sxth	r1, r2
 8007a4c:	69fa      	ldr	r2, [r7, #28]
 8007a4e:	8191      	strh	r1, [r2, #12]
 8007a50:	2bc8      	cmp	r3, #200	@ 0xc8
 8007a52:	d10a      	bne.n	8007a6a <USBD_AUDIO_Data_Transfer+0x136>
      haudio->state = STATE_USB_IDLE;
 8007a54:	69fb      	ldr	r3, [r7, #28]
 8007a56:	2201      	movs	r2, #1
 8007a58:	751a      	strb	r2, [r3, #20]
      ((USBD_AUDIO_ItfTypeDef*) pdev->pUserData)->Stop();
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007a60:	695b      	ldr	r3, [r3, #20]
 8007a62:	4798      	blx	r3
      haudio->timeout = 0;
 8007a64:	69fb      	ldr	r3, [r7, #28]
 8007a66:	2200      	movs	r2, #0
 8007a68:	819a      	strh	r2, [r3, #12]
    }
    memcpy((uint8_t*) &haudio->buffer[haudio->wr_ptr], (uint8_t*) (audioData), dataAmount);
 8007a6a:	69fb      	ldr	r3, [r7, #28]
 8007a6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a6e:	69fa      	ldr	r2, [r7, #28]
 8007a70:	8b12      	ldrh	r2, [r2, #24]
 8007a72:	4413      	add	r3, r2
 8007a74:	8b7a      	ldrh	r2, [r7, #26]
 8007a76:	68b9      	ldr	r1, [r7, #8]
 8007a78:	4618      	mov	r0, r3
 8007a7a:	f006 f846 	bl	800db0a <memcpy>
    haudio->wr_ptr += dataAmount;
 8007a7e:	69fb      	ldr	r3, [r7, #28]
 8007a80:	8b1a      	ldrh	r2, [r3, #24]
 8007a82:	8b7b      	ldrh	r3, [r7, #26]
 8007a84:	4413      	add	r3, r2
 8007a86:	b29a      	uxth	r2, r3
 8007a88:	69fb      	ldr	r3, [r7, #28]
 8007a8a:	831a      	strh	r2, [r3, #24]
    haudio->wr_ptr = haudio->wr_ptr % (true_dim);
 8007a8c:	69fb      	ldr	r3, [r7, #28]
 8007a8e:	8b1b      	ldrh	r3, [r3, #24]
 8007a90:	8b3a      	ldrh	r2, [r7, #24]
 8007a92:	fbb3 f1f2 	udiv	r1, r3, r2
 8007a96:	fb01 f202 	mul.w	r2, r1, r2
 8007a9a:	1a9b      	subs	r3, r3, r2
 8007a9c:	b29a      	uxth	r2, r3
 8007a9e:	69fb      	ldr	r3, [r7, #28]
 8007aa0:	831a      	strh	r2, [r3, #24]
    if ((haudio->wr_ptr - dataAmount) == 0) {
 8007aa2:	69fb      	ldr	r3, [r7, #28]
 8007aa4:	8b1b      	ldrh	r3, [r3, #24]
 8007aa6:	8b7a      	ldrh	r2, [r7, #26]
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d109      	bne.n	8007ac0 <USBD_AUDIO_Data_Transfer+0x18c>
      memcpy((uint8_t*) (((uint8_t*) haudio->buffer) + true_dim), (uint8_t*) haudio->buffer, dataAmount);
 8007aac:	69fb      	ldr	r3, [r7, #28]
 8007aae:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007ab0:	8b3b      	ldrh	r3, [r7, #24]
 8007ab2:	18d0      	adds	r0, r2, r3
 8007ab4:	69fb      	ldr	r3, [r7, #28]
 8007ab6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ab8:	8b7a      	ldrh	r2, [r7, #26]
 8007aba:	4619      	mov	r1, r3
 8007abc:	f006 f825 	bl	800db0a <memcpy>
    }
  }
  return USBD_OK;
 8007ac0:	2300      	movs	r3, #0
}
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	3720      	adds	r7, #32
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bd80      	pop	{r7, pc}
 8007aca:	bf00      	nop
 8007acc:	200003e0 	.word	0x200003e0

08007ad0 <USBD_AUDIO_RegisterInterface>:
/**
 * @brief  USBD_AUDIO_RegisterInterface
 * @param  fops: Audio interface callback
 * @retval status
 */
uint8_t USBD_AUDIO_RegisterInterface(USBD_HandleTypeDef *pdev, USBD_AUDIO_ItfTypeDef *fops) {
 8007ad0:	b480      	push	{r7}
 8007ad2:	b083      	sub	sp, #12
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
 8007ad8:	6039      	str	r1, [r7, #0]
  if (fops != NULL) {
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d003      	beq.n	8007ae8 <USBD_AUDIO_RegisterInterface+0x18>
    pdev->pUserData = fops;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	683a      	ldr	r2, [r7, #0]
 8007ae4:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  }
  return 0;
 8007ae8:	2300      	movs	r3, #0
}
 8007aea:	4618      	mov	r0, r3
 8007aec:	370c      	adds	r7, #12
 8007aee:	46bd      	mov	sp, r7
 8007af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af4:	4770      	bx	lr
	...

08007af8 <USBD_AUDIO_Init_Microphone_Descriptor>:
 *         init the audio engine, trough the USB interface functions.
 * @param  samplingFrequency: sampling frequency
 * @param  Channels: number of channels
 * @retval status
 */
void USBD_AUDIO_Init_Microphone_Descriptor(USBD_HandleTypeDef *pdev, uint32_t samplingFrequency, uint8_t Channels) {
 8007af8:	b480      	push	{r7}
 8007afa:	b087      	sub	sp, #28
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	60f8      	str	r0, [r7, #12]
 8007b00:	60b9      	str	r1, [r7, #8]
 8007b02:	4613      	mov	r3, r2
 8007b04:	71fb      	strb	r3, [r7, #7]
  uint16_t index;
  uint8_t AUDIO_CONTROLS;
  USBD_AUDIO_CfgDesc[0] = 0x09; /* bLength */
 8007b06:	4b5c      	ldr	r3, [pc, #368]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007b08:	2209      	movs	r2, #9
 8007b0a:	701a      	strb	r2, [r3, #0]
  USBD_AUDIO_CfgDesc[1] = 0x02; /* bDescriptorType */
 8007b0c:	4b5a      	ldr	r3, [pc, #360]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007b0e:	2202      	movs	r2, #2
 8007b10:	705a      	strb	r2, [r3, #1]
  USBD_AUDIO_CfgDesc[2] = ((USB_AUDIO_CONFIG_DESC_SIZ + Channels - 1) & 0xff); /* wTotalLength */
 8007b12:	79fb      	ldrb	r3, [r7, #7]
 8007b14:	336c      	adds	r3, #108	@ 0x6c
 8007b16:	b2da      	uxtb	r2, r3
 8007b18:	4b57      	ldr	r3, [pc, #348]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007b1a:	709a      	strb	r2, [r3, #2]
  USBD_AUDIO_CfgDesc[3] = ((USB_AUDIO_CONFIG_DESC_SIZ + Channels - 1) >> 8);
 8007b1c:	79fb      	ldrb	r3, [r7, #7]
 8007b1e:	336c      	adds	r3, #108	@ 0x6c
 8007b20:	121b      	asrs	r3, r3, #8
 8007b22:	b2da      	uxtb	r2, r3
 8007b24:	4b54      	ldr	r3, [pc, #336]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007b26:	70da      	strb	r2, [r3, #3]
  USBD_AUDIO_CfgDesc[4] = 0x02; /* bNumInterfaces */
 8007b28:	4b53      	ldr	r3, [pc, #332]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007b2a:	2202      	movs	r2, #2
 8007b2c:	711a      	strb	r2, [r3, #4]
  USBD_AUDIO_CfgDesc[5] = 0x01; /* bConfigurationValue */
 8007b2e:	4b52      	ldr	r3, [pc, #328]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007b30:	2201      	movs	r2, #1
 8007b32:	715a      	strb	r2, [r3, #5]
  USBD_AUDIO_CfgDesc[6] = 0x00; /* iConfiguration */
 8007b34:	4b50      	ldr	r3, [pc, #320]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007b36:	2200      	movs	r2, #0
 8007b38:	719a      	strb	r2, [r3, #6]
  USBD_AUDIO_CfgDesc[7] = 0x80; /* bmAttributes  BUS Powered*/
 8007b3a:	4b4f      	ldr	r3, [pc, #316]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007b3c:	2280      	movs	r2, #128	@ 0x80
 8007b3e:	71da      	strb	r2, [r3, #7]
  USBD_AUDIO_CfgDesc[8] = 0x32; /* bMaxPower = 100 mA*/
 8007b40:	4b4d      	ldr	r3, [pc, #308]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007b42:	2232      	movs	r2, #50	@ 0x32
 8007b44:	721a      	strb	r2, [r3, #8]
  /* USB Microphone Standard interface descriptor */
  USBD_AUDIO_CfgDesc[9] = 9; /* bLength */
 8007b46:	4b4c      	ldr	r3, [pc, #304]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007b48:	2209      	movs	r2, #9
 8007b4a:	725a      	strb	r2, [r3, #9]
  USBD_AUDIO_CfgDesc[10] = USB_INTERFACE_DESCRIPTOR_TYPE; /* bDescriptorType */
 8007b4c:	4b4a      	ldr	r3, [pc, #296]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007b4e:	2204      	movs	r2, #4
 8007b50:	729a      	strb	r2, [r3, #10]
  USBD_AUDIO_CfgDesc[11] = 0x00; /* bInterfaceNumber */
 8007b52:	4b49      	ldr	r3, [pc, #292]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007b54:	2200      	movs	r2, #0
 8007b56:	72da      	strb	r2, [r3, #11]
  USBD_AUDIO_CfgDesc[12] = 0x00; /* bAlternateSetting */
 8007b58:	4b47      	ldr	r3, [pc, #284]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	731a      	strb	r2, [r3, #12]
  USBD_AUDIO_CfgDesc[13] = 0x00; /* bNumEndpoints */
 8007b5e:	4b46      	ldr	r3, [pc, #280]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007b60:	2200      	movs	r2, #0
 8007b62:	735a      	strb	r2, [r3, #13]
  USBD_AUDIO_CfgDesc[14] = USB_DEVICE_CLASS_AUDIO; /* bInterfaceClass */
 8007b64:	4b44      	ldr	r3, [pc, #272]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007b66:	2201      	movs	r2, #1
 8007b68:	739a      	strb	r2, [r3, #14]
  USBD_AUDIO_CfgDesc[15] = AUDIO_SUBCLASS_AUDIOCONTROL; /* bInterfaceSubClass */
 8007b6a:	4b43      	ldr	r3, [pc, #268]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007b6c:	2201      	movs	r2, #1
 8007b6e:	73da      	strb	r2, [r3, #15]
  USBD_AUDIO_CfgDesc[16] = AUDIO_PROTOCOL_UNDEFINED; /* bInterfaceProtocol */
 8007b70:	4b41      	ldr	r3, [pc, #260]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007b72:	2200      	movs	r2, #0
 8007b74:	741a      	strb	r2, [r3, #16]
  USBD_AUDIO_CfgDesc[17] = 0x00; /* iInterface */
 8007b76:	4b40      	ldr	r3, [pc, #256]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007b78:	2200      	movs	r2, #0
 8007b7a:	745a      	strb	r2, [r3, #17]
  /* USB Microphone Class-specific AC Interface Descriptor */
  USBD_AUDIO_CfgDesc[18] = 9; /* bLength */
 8007b7c:	4b3e      	ldr	r3, [pc, #248]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007b7e:	2209      	movs	r2, #9
 8007b80:	749a      	strb	r2, [r3, #18]
  USBD_AUDIO_CfgDesc[19] = AUDIO_INTERFACE_DESCRIPTOR_TYPE; /* bDescriptorType */
 8007b82:	4b3d      	ldr	r3, [pc, #244]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007b84:	2224      	movs	r2, #36	@ 0x24
 8007b86:	74da      	strb	r2, [r3, #19]
  USBD_AUDIO_CfgDesc[20] = AUDIO_CONTROL_HEADER; /* bDescriptorSubtype */
 8007b88:	4b3b      	ldr	r3, [pc, #236]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	751a      	strb	r2, [r3, #20]
  USBD_AUDIO_CfgDesc[21] = 0x00; /* 1.00 *//* bcdADC */
 8007b8e:	4b3a      	ldr	r3, [pc, #232]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007b90:	2200      	movs	r2, #0
 8007b92:	755a      	strb	r2, [r3, #21]
  USBD_AUDIO_CfgDesc[22] = 0x01;
 8007b94:	4b38      	ldr	r3, [pc, #224]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007b96:	2201      	movs	r2, #1
 8007b98:	759a      	strb	r2, [r3, #22]
  USBD_AUDIO_CfgDesc[23] = 0x25 + Channels; /* wTotalLength = 37+AUDIO_CHANNELS*/
 8007b9a:	79fb      	ldrb	r3, [r7, #7]
 8007b9c:	3325      	adds	r3, #37	@ 0x25
 8007b9e:	b2da      	uxtb	r2, r3
 8007ba0:	4b35      	ldr	r3, [pc, #212]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007ba2:	75da      	strb	r2, [r3, #23]
  USBD_AUDIO_CfgDesc[24] = 0x00;
 8007ba4:	4b34      	ldr	r3, [pc, #208]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	761a      	strb	r2, [r3, #24]
  USBD_AUDIO_CfgDesc[25] = 0x01; /* bInCollection */
 8007baa:	4b33      	ldr	r3, [pc, #204]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007bac:	2201      	movs	r2, #1
 8007bae:	765a      	strb	r2, [r3, #25]
  USBD_AUDIO_CfgDesc[26] = 0x01; /* baInterfaceNr */
 8007bb0:	4b31      	ldr	r3, [pc, #196]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007bb2:	2201      	movs	r2, #1
 8007bb4:	769a      	strb	r2, [r3, #26]
  /* USB Microphone Input Terminal Descriptor */
  USBD_AUDIO_CfgDesc[27] = AUDIO_INPUT_TERMINAL_DESC_SIZE; /* bLength */
 8007bb6:	4b30      	ldr	r3, [pc, #192]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007bb8:	220c      	movs	r2, #12
 8007bba:	76da      	strb	r2, [r3, #27]
  USBD_AUDIO_CfgDesc[28] = AUDIO_INTERFACE_DESCRIPTOR_TYPE; /* bDescriptorType */
 8007bbc:	4b2e      	ldr	r3, [pc, #184]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007bbe:	2224      	movs	r2, #36	@ 0x24
 8007bc0:	771a      	strb	r2, [r3, #28]
  USBD_AUDIO_CfgDesc[29] = AUDIO_CONTROL_INPUT_TERMINAL; /* bDescriptorSubtype */
 8007bc2:	4b2d      	ldr	r3, [pc, #180]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007bc4:	2202      	movs	r2, #2
 8007bc6:	775a      	strb	r2, [r3, #29]
  USBD_AUDIO_CfgDesc[30] = 0x01; /* bTerminalID */
 8007bc8:	4b2b      	ldr	r3, [pc, #172]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007bca:	2201      	movs	r2, #1
 8007bcc:	779a      	strb	r2, [r3, #30]
  USBD_AUDIO_CfgDesc[31] = 0x01; /* wTerminalType AUDIO_TERMINAL_USB_MICROPHONE   0x0201 */
 8007bce:	4b2a      	ldr	r3, [pc, #168]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	77da      	strb	r2, [r3, #31]
  USBD_AUDIO_CfgDesc[32] = 0x02;
 8007bd4:	4b28      	ldr	r3, [pc, #160]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007bd6:	2202      	movs	r2, #2
 8007bd8:	f883 2020 	strb.w	r2, [r3, #32]
  USBD_AUDIO_CfgDesc[33] = 0x00; /* bAssocTerminal */
 8007bdc:	4b26      	ldr	r3, [pc, #152]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007bde:	2200      	movs	r2, #0
 8007be0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  USBD_AUDIO_CfgDesc[34] = Channels; /* bNrChannels */
 8007be4:	4a24      	ldr	r2, [pc, #144]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007be6:	79fb      	ldrb	r3, [r7, #7]
 8007be8:	f882 3022 	strb.w	r3, [r2, #34]	@ 0x22
  if (Channels != 2) {
 8007bec:	79fb      	ldrb	r3, [r7, #7]
 8007bee:	2b02      	cmp	r3, #2
 8007bf0:	d008      	beq.n	8007c04 <USBD_AUDIO_Init_Microphone_Descriptor+0x10c>
    USBD_AUDIO_CfgDesc[35] = 0x00; /* wChannelConfig 0x0000  Mono */
 8007bf2:	4b21      	ldr	r3, [pc, #132]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    USBD_AUDIO_CfgDesc[36] = 0x00;
 8007bfa:	4b1f      	ldr	r3, [pc, #124]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8007c02:	e007      	b.n	8007c14 <USBD_AUDIO_Init_Microphone_Descriptor+0x11c>
  } else {
    USBD_AUDIO_CfgDesc[35] = 0x03; /* wChannelConfig 0x0003  Stereo */
 8007c04:	4b1c      	ldr	r3, [pc, #112]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007c06:	2203      	movs	r2, #3
 8007c08:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    USBD_AUDIO_CfgDesc[36] = 0x00;
 8007c0c:	4b1a      	ldr	r3, [pc, #104]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007c0e:	2200      	movs	r2, #0
 8007c10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  USBD_AUDIO_CfgDesc[37] = 0x00; /* iChannelNames */
 8007c14:	4b18      	ldr	r3, [pc, #96]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007c16:	2200      	movs	r2, #0
 8007c18:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  USBD_AUDIO_CfgDesc[38] = 0x00; /* iTerminal */
 8007c1c:	4b16      	ldr	r3, [pc, #88]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007c1e:	2200      	movs	r2, #0
 8007c20:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  /* USB Microphone Audio Feature Unit Descriptor */
  USBD_AUDIO_CfgDesc[39] = 0x07 + Channels + 1; /* bLength */
 8007c24:	79fb      	ldrb	r3, [r7, #7]
 8007c26:	3308      	adds	r3, #8
 8007c28:	b2da      	uxtb	r2, r3
 8007c2a:	4b13      	ldr	r3, [pc, #76]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007c2c:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  USBD_AUDIO_CfgDesc[40] = AUDIO_INTERFACE_DESCRIPTOR_TYPE; /* bDescriptorType */
 8007c30:	4b11      	ldr	r3, [pc, #68]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007c32:	2224      	movs	r2, #36	@ 0x24
 8007c34:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  USBD_AUDIO_CfgDesc[41] = AUDIO_CONTROL_FEATURE_UNIT; /* bDescriptorSubtype */
 8007c38:	4b0f      	ldr	r3, [pc, #60]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007c3a:	2206      	movs	r2, #6
 8007c3c:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  USBD_AUDIO_CfgDesc[42] = 0x02; /* bUnitID */
 8007c40:	4b0d      	ldr	r3, [pc, #52]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007c42:	2202      	movs	r2, #2
 8007c44:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  USBD_AUDIO_CfgDesc[43] = 0x01; /* bSourceID */
 8007c48:	4b0b      	ldr	r3, [pc, #44]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007c4a:	2201      	movs	r2, #1
 8007c4c:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
  USBD_AUDIO_CfgDesc[44] = 0x01; /* bControlSize */
 8007c50:	4b09      	ldr	r3, [pc, #36]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007c52:	2201      	movs	r2, #1
 8007c54:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  index = 47;
 8007c58:	232f      	movs	r3, #47	@ 0x2f
 8007c5a:	82fb      	strh	r3, [r7, #22]
  if (Channels == 1) {
 8007c5c:	79fb      	ldrb	r3, [r7, #7]
 8007c5e:	2b01      	cmp	r3, #1
 8007c60:	d10c      	bne.n	8007c7c <USBD_AUDIO_Init_Microphone_Descriptor+0x184>
    AUDIO_CONTROLS = (FEATURE_VOLUME | FEATURE_GRAPHIC_EQ);
 8007c62:	2322      	movs	r3, #34	@ 0x22
 8007c64:	757b      	strb	r3, [r7, #21]
    USBD_AUDIO_CfgDesc[45] = AUDIO_CONTROLS;
 8007c66:	4a04      	ldr	r2, [pc, #16]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007c68:	7d7b      	ldrb	r3, [r7, #21]
 8007c6a:	f882 302d 	strb.w	r3, [r2, #45]	@ 0x2d
    USBD_AUDIO_CfgDesc[46] = 0x00;
 8007c6e:	4b02      	ldr	r3, [pc, #8]	@ (8007c78 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 8007c70:	2200      	movs	r2, #0
 8007c72:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
 8007c76:	e012      	b.n	8007c9e <USBD_AUDIO_Init_Microphone_Descriptor+0x1a6>
 8007c78:	20000448 	.word	0x20000448
  } else {
    AUDIO_CONTROLS = (FEATURE_VOLUME | FEATURE_GRAPHIC_EQ);
 8007c7c:	2322      	movs	r3, #34	@ 0x22
 8007c7e:	757b      	strb	r3, [r7, #21]
    USBD_AUDIO_CfgDesc[45] = 0x00;
 8007c80:	4bab      	ldr	r3, [pc, #684]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007c82:	2200      	movs	r2, #0
 8007c84:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    USBD_AUDIO_CfgDesc[46] = AUDIO_CONTROLS;
 8007c88:	4aa9      	ldr	r2, [pc, #676]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007c8a:	7d7b      	ldrb	r3, [r7, #21]
 8007c8c:	f882 302e 	strb.w	r3, [r2, #46]	@ 0x2e
    USBD_AUDIO_CfgDesc[index] = AUDIO_CONTROLS;
 8007c90:	8afb      	ldrh	r3, [r7, #22]
 8007c92:	49a7      	ldr	r1, [pc, #668]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007c94:	7d7a      	ldrb	r2, [r7, #21]
 8007c96:	54ca      	strb	r2, [r1, r3]
    index++;
 8007c98:	8afb      	ldrh	r3, [r7, #22]
 8007c9a:	3301      	adds	r3, #1
 8007c9c:	82fb      	strh	r3, [r7, #22]
  }
  if (Channels > 2) {
 8007c9e:	79fb      	ldrb	r3, [r7, #7]
 8007ca0:	2b02      	cmp	r3, #2
 8007ca2:	d906      	bls.n	8007cb2 <USBD_AUDIO_Init_Microphone_Descriptor+0x1ba>
    USBD_AUDIO_CfgDesc[index] = AUDIO_CONTROLS;
 8007ca4:	8afb      	ldrh	r3, [r7, #22]
 8007ca6:	49a2      	ldr	r1, [pc, #648]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007ca8:	7d7a      	ldrb	r2, [r7, #21]
 8007caa:	54ca      	strb	r2, [r1, r3]
    index++;
 8007cac:	8afb      	ldrh	r3, [r7, #22]
 8007cae:	3301      	adds	r3, #1
 8007cb0:	82fb      	strh	r3, [r7, #22]
  }
  if (Channels > 3) {
 8007cb2:	79fb      	ldrb	r3, [r7, #7]
 8007cb4:	2b03      	cmp	r3, #3
 8007cb6:	d906      	bls.n	8007cc6 <USBD_AUDIO_Init_Microphone_Descriptor+0x1ce>
    USBD_AUDIO_CfgDesc[index] = AUDIO_CONTROLS;
 8007cb8:	8afb      	ldrh	r3, [r7, #22]
 8007cba:	499d      	ldr	r1, [pc, #628]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007cbc:	7d7a      	ldrb	r2, [r7, #21]
 8007cbe:	54ca      	strb	r2, [r1, r3]
    index++;
 8007cc0:	8afb      	ldrh	r3, [r7, #22]
 8007cc2:	3301      	adds	r3, #1
 8007cc4:	82fb      	strh	r3, [r7, #22]
  }
  if (Channels > 4) {
 8007cc6:	79fb      	ldrb	r3, [r7, #7]
 8007cc8:	2b04      	cmp	r3, #4
 8007cca:	d906      	bls.n	8007cda <USBD_AUDIO_Init_Microphone_Descriptor+0x1e2>
    USBD_AUDIO_CfgDesc[index] = AUDIO_CONTROLS;
 8007ccc:	8afb      	ldrh	r3, [r7, #22]
 8007cce:	4998      	ldr	r1, [pc, #608]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007cd0:	7d7a      	ldrb	r2, [r7, #21]
 8007cd2:	54ca      	strb	r2, [r1, r3]
    index++;
 8007cd4:	8afb      	ldrh	r3, [r7, #22]
 8007cd6:	3301      	adds	r3, #1
 8007cd8:	82fb      	strh	r3, [r7, #22]
  }
  if (Channels > 5) {
 8007cda:	79fb      	ldrb	r3, [r7, #7]
 8007cdc:	2b05      	cmp	r3, #5
 8007cde:	d906      	bls.n	8007cee <USBD_AUDIO_Init_Microphone_Descriptor+0x1f6>
    USBD_AUDIO_CfgDesc[index] = AUDIO_CONTROLS;
 8007ce0:	8afb      	ldrh	r3, [r7, #22]
 8007ce2:	4993      	ldr	r1, [pc, #588]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007ce4:	7d7a      	ldrb	r2, [r7, #21]
 8007ce6:	54ca      	strb	r2, [r1, r3]
    index++;
 8007ce8:	8afb      	ldrh	r3, [r7, #22]
 8007cea:	3301      	adds	r3, #1
 8007cec:	82fb      	strh	r3, [r7, #22]
  }
  if (Channels > 6) {
 8007cee:	79fb      	ldrb	r3, [r7, #7]
 8007cf0:	2b06      	cmp	r3, #6
 8007cf2:	d906      	bls.n	8007d02 <USBD_AUDIO_Init_Microphone_Descriptor+0x20a>
    USBD_AUDIO_CfgDesc[index] = AUDIO_CONTROLS;
 8007cf4:	8afb      	ldrh	r3, [r7, #22]
 8007cf6:	498e      	ldr	r1, [pc, #568]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007cf8:	7d7a      	ldrb	r2, [r7, #21]
 8007cfa:	54ca      	strb	r2, [r1, r3]
    index++;
 8007cfc:	8afb      	ldrh	r3, [r7, #22]
 8007cfe:	3301      	adds	r3, #1
 8007d00:	82fb      	strh	r3, [r7, #22]
  }
  if (Channels > 7) {
 8007d02:	79fb      	ldrb	r3, [r7, #7]
 8007d04:	2b07      	cmp	r3, #7
 8007d06:	d906      	bls.n	8007d16 <USBD_AUDIO_Init_Microphone_Descriptor+0x21e>
    USBD_AUDIO_CfgDesc[index] = AUDIO_CONTROLS;
 8007d08:	8afb      	ldrh	r3, [r7, #22]
 8007d0a:	4989      	ldr	r1, [pc, #548]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007d0c:	7d7a      	ldrb	r2, [r7, #21]
 8007d0e:	54ca      	strb	r2, [r1, r3]
    index++;
 8007d10:	8afb      	ldrh	r3, [r7, #22]
 8007d12:	3301      	adds	r3, #1
 8007d14:	82fb      	strh	r3, [r7, #22]
  }
  USBD_AUDIO_CfgDesc[index] = 0x00; /* iTerminal */
 8007d16:	8afb      	ldrh	r3, [r7, #22]
 8007d18:	4a85      	ldr	r2, [pc, #532]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007d1a:	2100      	movs	r1, #0
 8007d1c:	54d1      	strb	r1, [r2, r3]
  index++;
 8007d1e:	8afb      	ldrh	r3, [r7, #22]
 8007d20:	3301      	adds	r3, #1
 8007d22:	82fb      	strh	r3, [r7, #22]
  /*USB Microphone Output Terminal Descriptor */
  USBD_AUDIO_CfgDesc[index++] = 0x09; /* bLength */
 8007d24:	8afb      	ldrh	r3, [r7, #22]
 8007d26:	1c5a      	adds	r2, r3, #1
 8007d28:	82fa      	strh	r2, [r7, #22]
 8007d2a:	461a      	mov	r2, r3
 8007d2c:	4b80      	ldr	r3, [pc, #512]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007d2e:	2109      	movs	r1, #9
 8007d30:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_INTERFACE_DESCRIPTOR_TYPE; /* bDescriptorType */
 8007d32:	8afb      	ldrh	r3, [r7, #22]
 8007d34:	1c5a      	adds	r2, r3, #1
 8007d36:	82fa      	strh	r2, [r7, #22]
 8007d38:	461a      	mov	r2, r3
 8007d3a:	4b7d      	ldr	r3, [pc, #500]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007d3c:	2124      	movs	r1, #36	@ 0x24
 8007d3e:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_CONTROL_OUTPUT_TERMINAL; /* bDescriptorSubtype */
 8007d40:	8afb      	ldrh	r3, [r7, #22]
 8007d42:	1c5a      	adds	r2, r3, #1
 8007d44:	82fa      	strh	r2, [r7, #22]
 8007d46:	461a      	mov	r2, r3
 8007d48:	4b79      	ldr	r3, [pc, #484]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007d4a:	2103      	movs	r1, #3
 8007d4c:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x03; /* bTerminalID */
 8007d4e:	8afb      	ldrh	r3, [r7, #22]
 8007d50:	1c5a      	adds	r2, r3, #1
 8007d52:	82fa      	strh	r2, [r7, #22]
 8007d54:	461a      	mov	r2, r3
 8007d56:	4b76      	ldr	r3, [pc, #472]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007d58:	2103      	movs	r1, #3
 8007d5a:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01; /* wTerminalType AUDIO_TERMINAL_USB_STREAMING 0x0101*/
 8007d5c:	8afb      	ldrh	r3, [r7, #22]
 8007d5e:	1c5a      	adds	r2, r3, #1
 8007d60:	82fa      	strh	r2, [r7, #22]
 8007d62:	461a      	mov	r2, r3
 8007d64:	4b72      	ldr	r3, [pc, #456]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007d66:	2101      	movs	r1, #1
 8007d68:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01;
 8007d6a:	8afb      	ldrh	r3, [r7, #22]
 8007d6c:	1c5a      	adds	r2, r3, #1
 8007d6e:	82fa      	strh	r2, [r7, #22]
 8007d70:	461a      	mov	r2, r3
 8007d72:	4b6f      	ldr	r3, [pc, #444]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007d74:	2101      	movs	r1, #1
 8007d76:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;
 8007d78:	8afb      	ldrh	r3, [r7, #22]
 8007d7a:	1c5a      	adds	r2, r3, #1
 8007d7c:	82fa      	strh	r2, [r7, #22]
 8007d7e:	461a      	mov	r2, r3
 8007d80:	4b6b      	ldr	r3, [pc, #428]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007d82:	2100      	movs	r1, #0
 8007d84:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x02;
 8007d86:	8afb      	ldrh	r3, [r7, #22]
 8007d88:	1c5a      	adds	r2, r3, #1
 8007d8a:	82fa      	strh	r2, [r7, #22]
 8007d8c:	461a      	mov	r2, r3
 8007d8e:	4b68      	ldr	r3, [pc, #416]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007d90:	2102      	movs	r1, #2
 8007d92:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;
 8007d94:	8afb      	ldrh	r3, [r7, #22]
 8007d96:	1c5a      	adds	r2, r3, #1
 8007d98:	82fa      	strh	r2, [r7, #22]
 8007d9a:	461a      	mov	r2, r3
 8007d9c:	4b64      	ldr	r3, [pc, #400]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007d9e:	2100      	movs	r1, #0
 8007da0:	5499      	strb	r1, [r3, r2]
  /* USB Microphone Standard AS Interface Descriptor - Audio Streaming Zero Bandwith */
  /* Interface 1, Alternate Setting 0                                             */
  USBD_AUDIO_CfgDesc[index++] = 9; /* bLength */
 8007da2:	8afb      	ldrh	r3, [r7, #22]
 8007da4:	1c5a      	adds	r2, r3, #1
 8007da6:	82fa      	strh	r2, [r7, #22]
 8007da8:	461a      	mov	r2, r3
 8007daa:	4b61      	ldr	r3, [pc, #388]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007dac:	2109      	movs	r1, #9
 8007dae:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = USB_INTERFACE_DESCRIPTOR_TYPE; /* bDescriptorType */
 8007db0:	8afb      	ldrh	r3, [r7, #22]
 8007db2:	1c5a      	adds	r2, r3, #1
 8007db4:	82fa      	strh	r2, [r7, #22]
 8007db6:	461a      	mov	r2, r3
 8007db8:	4b5d      	ldr	r3, [pc, #372]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007dba:	2104      	movs	r1, #4
 8007dbc:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01; /* bInterfaceNumber */
 8007dbe:	8afb      	ldrh	r3, [r7, #22]
 8007dc0:	1c5a      	adds	r2, r3, #1
 8007dc2:	82fa      	strh	r2, [r7, #22]
 8007dc4:	461a      	mov	r2, r3
 8007dc6:	4b5a      	ldr	r3, [pc, #360]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007dc8:	2101      	movs	r1, #1
 8007dca:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00; /* bAlternateSetting */
 8007dcc:	8afb      	ldrh	r3, [r7, #22]
 8007dce:	1c5a      	adds	r2, r3, #1
 8007dd0:	82fa      	strh	r2, [r7, #22]
 8007dd2:	461a      	mov	r2, r3
 8007dd4:	4b56      	ldr	r3, [pc, #344]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007dd6:	2100      	movs	r1, #0
 8007dd8:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00; /* bNumEndpoints */
 8007dda:	8afb      	ldrh	r3, [r7, #22]
 8007ddc:	1c5a      	adds	r2, r3, #1
 8007dde:	82fa      	strh	r2, [r7, #22]
 8007de0:	461a      	mov	r2, r3
 8007de2:	4b53      	ldr	r3, [pc, #332]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007de4:	2100      	movs	r1, #0
 8007de6:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = USB_DEVICE_CLASS_AUDIO; /* bInterfaceClass */
 8007de8:	8afb      	ldrh	r3, [r7, #22]
 8007dea:	1c5a      	adds	r2, r3, #1
 8007dec:	82fa      	strh	r2, [r7, #22]
 8007dee:	461a      	mov	r2, r3
 8007df0:	4b4f      	ldr	r3, [pc, #316]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007df2:	2101      	movs	r1, #1
 8007df4:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_SUBCLASS_AUDIOSTREAMING; /* bInterfaceSubClass */
 8007df6:	8afb      	ldrh	r3, [r7, #22]
 8007df8:	1c5a      	adds	r2, r3, #1
 8007dfa:	82fa      	strh	r2, [r7, #22]
 8007dfc:	461a      	mov	r2, r3
 8007dfe:	4b4c      	ldr	r3, [pc, #304]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007e00:	2102      	movs	r1, #2
 8007e02:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_PROTOCOL_UNDEFINED; /* bInterfaceProtocol */
 8007e04:	8afb      	ldrh	r3, [r7, #22]
 8007e06:	1c5a      	adds	r2, r3, #1
 8007e08:	82fa      	strh	r2, [r7, #22]
 8007e0a:	461a      	mov	r2, r3
 8007e0c:	4b48      	ldr	r3, [pc, #288]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007e0e:	2100      	movs	r1, #0
 8007e10:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;
 8007e12:	8afb      	ldrh	r3, [r7, #22]
 8007e14:	1c5a      	adds	r2, r3, #1
 8007e16:	82fa      	strh	r2, [r7, #22]
 8007e18:	461a      	mov	r2, r3
 8007e1a:	4b45      	ldr	r3, [pc, #276]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007e1c:	2100      	movs	r1, #0
 8007e1e:	5499      	strb	r1, [r3, r2]
  /* USB Microphone Standard AS Interface Descriptor - Audio Streaming Operational */
  /* Interface 1, Alternate Setting 1                                           */
  USBD_AUDIO_CfgDesc[index++] = 9; /* bLength */
 8007e20:	8afb      	ldrh	r3, [r7, #22]
 8007e22:	1c5a      	adds	r2, r3, #1
 8007e24:	82fa      	strh	r2, [r7, #22]
 8007e26:	461a      	mov	r2, r3
 8007e28:	4b41      	ldr	r3, [pc, #260]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007e2a:	2109      	movs	r1, #9
 8007e2c:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = USB_INTERFACE_DESCRIPTOR_TYPE; /* bDescriptorType */
 8007e2e:	8afb      	ldrh	r3, [r7, #22]
 8007e30:	1c5a      	adds	r2, r3, #1
 8007e32:	82fa      	strh	r2, [r7, #22]
 8007e34:	461a      	mov	r2, r3
 8007e36:	4b3e      	ldr	r3, [pc, #248]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007e38:	2104      	movs	r1, #4
 8007e3a:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01; /* bInterfaceNumber */
 8007e3c:	8afb      	ldrh	r3, [r7, #22]
 8007e3e:	1c5a      	adds	r2, r3, #1
 8007e40:	82fa      	strh	r2, [r7, #22]
 8007e42:	461a      	mov	r2, r3
 8007e44:	4b3a      	ldr	r3, [pc, #232]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007e46:	2101      	movs	r1, #1
 8007e48:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01; /* bAlternateSetting */
 8007e4a:	8afb      	ldrh	r3, [r7, #22]
 8007e4c:	1c5a      	adds	r2, r3, #1
 8007e4e:	82fa      	strh	r2, [r7, #22]
 8007e50:	461a      	mov	r2, r3
 8007e52:	4b37      	ldr	r3, [pc, #220]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007e54:	2101      	movs	r1, #1
 8007e56:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01; /* bNumEndpoints */
 8007e58:	8afb      	ldrh	r3, [r7, #22]
 8007e5a:	1c5a      	adds	r2, r3, #1
 8007e5c:	82fa      	strh	r2, [r7, #22]
 8007e5e:	461a      	mov	r2, r3
 8007e60:	4b33      	ldr	r3, [pc, #204]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007e62:	2101      	movs	r1, #1
 8007e64:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = USB_DEVICE_CLASS_AUDIO; /* bInterfaceClass */
 8007e66:	8afb      	ldrh	r3, [r7, #22]
 8007e68:	1c5a      	adds	r2, r3, #1
 8007e6a:	82fa      	strh	r2, [r7, #22]
 8007e6c:	461a      	mov	r2, r3
 8007e6e:	4b30      	ldr	r3, [pc, #192]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007e70:	2101      	movs	r1, #1
 8007e72:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_SUBCLASS_AUDIOSTREAMING; /* bInterfaceSubClass */
 8007e74:	8afb      	ldrh	r3, [r7, #22]
 8007e76:	1c5a      	adds	r2, r3, #1
 8007e78:	82fa      	strh	r2, [r7, #22]
 8007e7a:	461a      	mov	r2, r3
 8007e7c:	4b2c      	ldr	r3, [pc, #176]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007e7e:	2102      	movs	r1, #2
 8007e80:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_PROTOCOL_UNDEFINED; /* bInterfaceProtocol */
 8007e82:	8afb      	ldrh	r3, [r7, #22]
 8007e84:	1c5a      	adds	r2, r3, #1
 8007e86:	82fa      	strh	r2, [r7, #22]
 8007e88:	461a      	mov	r2, r3
 8007e8a:	4b29      	ldr	r3, [pc, #164]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007e8c:	2100      	movs	r1, #0
 8007e8e:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00; /* iInterface */
 8007e90:	8afb      	ldrh	r3, [r7, #22]
 8007e92:	1c5a      	adds	r2, r3, #1
 8007e94:	82fa      	strh	r2, [r7, #22]
 8007e96:	461a      	mov	r2, r3
 8007e98:	4b25      	ldr	r3, [pc, #148]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007e9a:	2100      	movs	r1, #0
 8007e9c:	5499      	strb	r1, [r3, r2]
  /* USB Microphone Audio Streaming Interface Descriptor */
  USBD_AUDIO_CfgDesc[index++] = AUDIO_STREAMING_INTERFACE_DESC_SIZE; /* bLength */
 8007e9e:	8afb      	ldrh	r3, [r7, #22]
 8007ea0:	1c5a      	adds	r2, r3, #1
 8007ea2:	82fa      	strh	r2, [r7, #22]
 8007ea4:	461a      	mov	r2, r3
 8007ea6:	4b22      	ldr	r3, [pc, #136]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007ea8:	2107      	movs	r1, #7
 8007eaa:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_INTERFACE_DESCRIPTOR_TYPE; /* bDescriptorType */
 8007eac:	8afb      	ldrh	r3, [r7, #22]
 8007eae:	1c5a      	adds	r2, r3, #1
 8007eb0:	82fa      	strh	r2, [r7, #22]
 8007eb2:	461a      	mov	r2, r3
 8007eb4:	4b1e      	ldr	r3, [pc, #120]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007eb6:	2124      	movs	r1, #36	@ 0x24
 8007eb8:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_STREAMING_GENERAL; /* bDescriptorSubtype */
 8007eba:	8afb      	ldrh	r3, [r7, #22]
 8007ebc:	1c5a      	adds	r2, r3, #1
 8007ebe:	82fa      	strh	r2, [r7, #22]
 8007ec0:	461a      	mov	r2, r3
 8007ec2:	4b1b      	ldr	r3, [pc, #108]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007ec4:	2101      	movs	r1, #1
 8007ec6:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x03; /* bTerminalLink */
 8007ec8:	8afb      	ldrh	r3, [r7, #22]
 8007eca:	1c5a      	adds	r2, r3, #1
 8007ecc:	82fa      	strh	r2, [r7, #22]
 8007ece:	461a      	mov	r2, r3
 8007ed0:	4b17      	ldr	r3, [pc, #92]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007ed2:	2103      	movs	r1, #3
 8007ed4:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01; /* bDelay */
 8007ed6:	8afb      	ldrh	r3, [r7, #22]
 8007ed8:	1c5a      	adds	r2, r3, #1
 8007eda:	82fa      	strh	r2, [r7, #22]
 8007edc:	461a      	mov	r2, r3
 8007ede:	4b14      	ldr	r3, [pc, #80]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007ee0:	2101      	movs	r1, #1
 8007ee2:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01; /* wFormatTag AUDIO_FORMAT_PCM  0x0001*/
 8007ee4:	8afb      	ldrh	r3, [r7, #22]
 8007ee6:	1c5a      	adds	r2, r3, #1
 8007ee8:	82fa      	strh	r2, [r7, #22]
 8007eea:	461a      	mov	r2, r3
 8007eec:	4b10      	ldr	r3, [pc, #64]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007eee:	2101      	movs	r1, #1
 8007ef0:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;
 8007ef2:	8afb      	ldrh	r3, [r7, #22]
 8007ef4:	1c5a      	adds	r2, r3, #1
 8007ef6:	82fa      	strh	r2, [r7, #22]
 8007ef8:	461a      	mov	r2, r3
 8007efa:	4b0d      	ldr	r3, [pc, #52]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007efc:	2100      	movs	r1, #0
 8007efe:	5499      	strb	r1, [r3, r2]
  /* USB Microphone Audio Type I Format Interface Descriptor */
  USBD_AUDIO_CfgDesc[index++] = 0x0B; /* bLength */
 8007f00:	8afb      	ldrh	r3, [r7, #22]
 8007f02:	1c5a      	adds	r2, r3, #1
 8007f04:	82fa      	strh	r2, [r7, #22]
 8007f06:	461a      	mov	r2, r3
 8007f08:	4b09      	ldr	r3, [pc, #36]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007f0a:	210b      	movs	r1, #11
 8007f0c:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_INTERFACE_DESCRIPTOR_TYPE; /* bDescriptorType */
 8007f0e:	8afb      	ldrh	r3, [r7, #22]
 8007f10:	1c5a      	adds	r2, r3, #1
 8007f12:	82fa      	strh	r2, [r7, #22]
 8007f14:	461a      	mov	r2, r3
 8007f16:	4b06      	ldr	r3, [pc, #24]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007f18:	2124      	movs	r1, #36	@ 0x24
 8007f1a:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_STREAMING_FORMAT_TYPE; /* bDescriptorSubtype */
 8007f1c:	8afb      	ldrh	r3, [r7, #22]
 8007f1e:	1c5a      	adds	r2, r3, #1
 8007f20:	82fa      	strh	r2, [r7, #22]
 8007f22:	461a      	mov	r2, r3
 8007f24:	4b02      	ldr	r3, [pc, #8]	@ (8007f30 <USBD_AUDIO_Init_Microphone_Descriptor+0x438>)
 8007f26:	2102      	movs	r1, #2
 8007f28:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_FORMAT_TYPE_I; /* bFormatType */
 8007f2a:	8afb      	ldrh	r3, [r7, #22]
 8007f2c:	1c5a      	adds	r2, r3, #1
 8007f2e:	e001      	b.n	8007f34 <USBD_AUDIO_Init_Microphone_Descriptor+0x43c>
 8007f30:	20000448 	.word	0x20000448
 8007f34:	82fa      	strh	r2, [r7, #22]
 8007f36:	461a      	mov	r2, r3
 8007f38:	4b7e      	ldr	r3, [pc, #504]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8007f3a:	2101      	movs	r1, #1
 8007f3c:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = Channels; /* bNrChannels */
 8007f3e:	8afb      	ldrh	r3, [r7, #22]
 8007f40:	1c5a      	adds	r2, r3, #1
 8007f42:	82fa      	strh	r2, [r7, #22]
 8007f44:	4619      	mov	r1, r3
 8007f46:	4a7b      	ldr	r2, [pc, #492]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8007f48:	79fb      	ldrb	r3, [r7, #7]
 8007f4a:	5453      	strb	r3, [r2, r1]
  USBD_AUDIO_CfgDesc[index++] = 0x02; /* bSubFrameSize */
 8007f4c:	8afb      	ldrh	r3, [r7, #22]
 8007f4e:	1c5a      	adds	r2, r3, #1
 8007f50:	82fa      	strh	r2, [r7, #22]
 8007f52:	461a      	mov	r2, r3
 8007f54:	4b77      	ldr	r3, [pc, #476]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8007f56:	2102      	movs	r1, #2
 8007f58:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 16; /* bBitResolution */
 8007f5a:	8afb      	ldrh	r3, [r7, #22]
 8007f5c:	1c5a      	adds	r2, r3, #1
 8007f5e:	82fa      	strh	r2, [r7, #22]
 8007f60:	461a      	mov	r2, r3
 8007f62:	4b74      	ldr	r3, [pc, #464]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8007f64:	2110      	movs	r1, #16
 8007f66:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01; /* bSamFreqType */
 8007f68:	8afb      	ldrh	r3, [r7, #22]
 8007f6a:	1c5a      	adds	r2, r3, #1
 8007f6c:	82fa      	strh	r2, [r7, #22]
 8007f6e:	461a      	mov	r2, r3
 8007f70:	4b70      	ldr	r3, [pc, #448]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8007f72:	2101      	movs	r1, #1
 8007f74:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = samplingFrequency & 0xff; /* tSamFreq 8000 = 0x1F40 */
 8007f76:	8afb      	ldrh	r3, [r7, #22]
 8007f78:	1c5a      	adds	r2, r3, #1
 8007f7a:	82fa      	strh	r2, [r7, #22]
 8007f7c:	461a      	mov	r2, r3
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	b2d9      	uxtb	r1, r3
 8007f82:	4b6c      	ldr	r3, [pc, #432]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8007f84:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = (samplingFrequency >> 8) & 0xff;
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	0a19      	lsrs	r1, r3, #8
 8007f8a:	8afb      	ldrh	r3, [r7, #22]
 8007f8c:	1c5a      	adds	r2, r3, #1
 8007f8e:	82fa      	strh	r2, [r7, #22]
 8007f90:	461a      	mov	r2, r3
 8007f92:	b2c9      	uxtb	r1, r1
 8007f94:	4b67      	ldr	r3, [pc, #412]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8007f96:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = samplingFrequency >> 16;
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	0c19      	lsrs	r1, r3, #16
 8007f9c:	8afb      	ldrh	r3, [r7, #22]
 8007f9e:	1c5a      	adds	r2, r3, #1
 8007fa0:	82fa      	strh	r2, [r7, #22]
 8007fa2:	461a      	mov	r2, r3
 8007fa4:	b2c9      	uxtb	r1, r1
 8007fa6:	4b63      	ldr	r3, [pc, #396]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8007fa8:	5499      	strb	r1, [r3, r2]
  /* Endpoint 1 - Standard Descriptor */
  USBD_AUDIO_CfgDesc[index++] = AUDIO_STANDARD_ENDPOINT_DESC_SIZE; /* bLength */
 8007faa:	8afb      	ldrh	r3, [r7, #22]
 8007fac:	1c5a      	adds	r2, r3, #1
 8007fae:	82fa      	strh	r2, [r7, #22]
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	4b60      	ldr	r3, [pc, #384]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8007fb4:	2109      	movs	r1, #9
 8007fb6:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x05; /* bDescriptorType */
 8007fb8:	8afb      	ldrh	r3, [r7, #22]
 8007fba:	1c5a      	adds	r2, r3, #1
 8007fbc:	82fa      	strh	r2, [r7, #22]
 8007fbe:	461a      	mov	r2, r3
 8007fc0:	4b5c      	ldr	r3, [pc, #368]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8007fc2:	2105      	movs	r1, #5
 8007fc4:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_IN_EP; /* bEndpointAddress 1 in endpoint*/
 8007fc6:	8afb      	ldrh	r3, [r7, #22]
 8007fc8:	1c5a      	adds	r2, r3, #1
 8007fca:	82fa      	strh	r2, [r7, #22]
 8007fcc:	461a      	mov	r2, r3
 8007fce:	4b59      	ldr	r3, [pc, #356]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8007fd0:	2181      	movs	r1, #129	@ 0x81
 8007fd2:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x05; /* bmAttributes */
 8007fd4:	8afb      	ldrh	r3, [r7, #22]
 8007fd6:	1c5a      	adds	r2, r3, #1
 8007fd8:	82fa      	strh	r2, [r7, #22]
 8007fda:	461a      	mov	r2, r3
 8007fdc:	4b55      	ldr	r3, [pc, #340]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8007fde:	2105      	movs	r1, #5
 8007fe0:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = ((samplingFrequency / 1000 + 2) * Channels * 2) & 0xFF; /* wMaxPacketSize */
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	4a54      	ldr	r2, [pc, #336]	@ (8008138 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 8007fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8007fea:	099b      	lsrs	r3, r3, #6
 8007fec:	3302      	adds	r3, #2
 8007fee:	b2db      	uxtb	r3, r3
 8007ff0:	79fa      	ldrb	r2, [r7, #7]
 8007ff2:	fb12 f303 	smulbb	r3, r2, r3
 8007ff6:	b2da      	uxtb	r2, r3
 8007ff8:	8afb      	ldrh	r3, [r7, #22]
 8007ffa:	1c59      	adds	r1, r3, #1
 8007ffc:	82f9      	strh	r1, [r7, #22]
 8007ffe:	4619      	mov	r1, r3
 8008000:	0053      	lsls	r3, r2, #1
 8008002:	b2da      	uxtb	r2, r3
 8008004:	4b4b      	ldr	r3, [pc, #300]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8008006:	545a      	strb	r2, [r3, r1]
  USBD_AUDIO_CfgDesc[index++] = ((samplingFrequency / 1000 + 2) * Channels * 2) >> 8;
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	4a4b      	ldr	r2, [pc, #300]	@ (8008138 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800800c:	fba2 2303 	umull	r2, r3, r2, r3
 8008010:	099b      	lsrs	r3, r3, #6
 8008012:	3302      	adds	r3, #2
 8008014:	79fa      	ldrb	r2, [r7, #7]
 8008016:	fb02 f303 	mul.w	r3, r2, r3
 800801a:	005b      	lsls	r3, r3, #1
 800801c:	0a19      	lsrs	r1, r3, #8
 800801e:	8afb      	ldrh	r3, [r7, #22]
 8008020:	1c5a      	adds	r2, r3, #1
 8008022:	82fa      	strh	r2, [r7, #22]
 8008024:	461a      	mov	r2, r3
 8008026:	b2c9      	uxtb	r1, r1
 8008028:	4b42      	ldr	r3, [pc, #264]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 800802a:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01; /* bInterval */
 800802c:	8afb      	ldrh	r3, [r7, #22]
 800802e:	1c5a      	adds	r2, r3, #1
 8008030:	82fa      	strh	r2, [r7, #22]
 8008032:	461a      	mov	r2, r3
 8008034:	4b3f      	ldr	r3, [pc, #252]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8008036:	2101      	movs	r1, #1
 8008038:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00; /* bRefresh */
 800803a:	8afb      	ldrh	r3, [r7, #22]
 800803c:	1c5a      	adds	r2, r3, #1
 800803e:	82fa      	strh	r2, [r7, #22]
 8008040:	461a      	mov	r2, r3
 8008042:	4b3c      	ldr	r3, [pc, #240]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8008044:	2100      	movs	r1, #0
 8008046:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00; /* bSynchAddress */
 8008048:	8afb      	ldrh	r3, [r7, #22]
 800804a:	1c5a      	adds	r2, r3, #1
 800804c:	82fa      	strh	r2, [r7, #22]
 800804e:	461a      	mov	r2, r3
 8008050:	4b38      	ldr	r3, [pc, #224]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8008052:	2100      	movs	r1, #0
 8008054:	5499      	strb	r1, [r3, r2]
  /* Endpoint - Audio Streaming Descriptor*/
  USBD_AUDIO_CfgDesc[index++] = AUDIO_STREAMING_ENDPOINT_DESC_SIZE; /* bLength */
 8008056:	8afb      	ldrh	r3, [r7, #22]
 8008058:	1c5a      	adds	r2, r3, #1
 800805a:	82fa      	strh	r2, [r7, #22]
 800805c:	461a      	mov	r2, r3
 800805e:	4b35      	ldr	r3, [pc, #212]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8008060:	2107      	movs	r1, #7
 8008062:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_ENDPOINT_DESCRIPTOR_TYPE; /* bDescriptorType */
 8008064:	8afb      	ldrh	r3, [r7, #22]
 8008066:	1c5a      	adds	r2, r3, #1
 8008068:	82fa      	strh	r2, [r7, #22]
 800806a:	461a      	mov	r2, r3
 800806c:	4b31      	ldr	r3, [pc, #196]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 800806e:	2125      	movs	r1, #37	@ 0x25
 8008070:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_ENDPOINT_GENERAL; /* bDescriptor */
 8008072:	8afb      	ldrh	r3, [r7, #22]
 8008074:	1c5a      	adds	r2, r3, #1
 8008076:	82fa      	strh	r2, [r7, #22]
 8008078:	461a      	mov	r2, r3
 800807a:	4b2e      	ldr	r3, [pc, #184]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 800807c:	2101      	movs	r1, #1
 800807e:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00; /* bmAttributes */
 8008080:	8afb      	ldrh	r3, [r7, #22]
 8008082:	1c5a      	adds	r2, r3, #1
 8008084:	82fa      	strh	r2, [r7, #22]
 8008086:	461a      	mov	r2, r3
 8008088:	4b2a      	ldr	r3, [pc, #168]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 800808a:	2100      	movs	r1, #0
 800808c:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00; /* bLockDelayUnits */
 800808e:	8afb      	ldrh	r3, [r7, #22]
 8008090:	1c5a      	adds	r2, r3, #1
 8008092:	82fa      	strh	r2, [r7, #22]
 8008094:	461a      	mov	r2, r3
 8008096:	4b27      	ldr	r3, [pc, #156]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 8008098:	2100      	movs	r1, #0
 800809a:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00; /* wLockDelay */
 800809c:	8afb      	ldrh	r3, [r7, #22]
 800809e:	1c5a      	adds	r2, r3, #1
 80080a0:	82fa      	strh	r2, [r7, #22]
 80080a2:	461a      	mov	r2, r3
 80080a4:	4b23      	ldr	r3, [pc, #140]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 80080a6:	2100      	movs	r1, #0
 80080a8:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;
 80080aa:	8afb      	ldrh	r3, [r7, #22]
 80080ac:	1c5a      	adds	r2, r3, #1
 80080ae:	82fa      	strh	r2, [r7, #22]
 80080b0:	461a      	mov	r2, r3
 80080b2:	4b20      	ldr	r3, [pc, #128]	@ (8008134 <USBD_AUDIO_Init_Microphone_Descriptor+0x63c>)
 80080b4:	2100      	movs	r1, #0
 80080b6:	5499      	strb	r1, [r3, r2]

  haudioInstance.paketDimension = (samplingFrequency / 1000 * Channels * 2);
 80080b8:	68bb      	ldr	r3, [r7, #8]
 80080ba:	4a1f      	ldr	r2, [pc, #124]	@ (8008138 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 80080bc:	fba2 2303 	umull	r2, r3, r2, r3
 80080c0:	099b      	lsrs	r3, r3, #6
 80080c2:	b29a      	uxth	r2, r3
 80080c4:	79fb      	ldrb	r3, [r7, #7]
 80080c6:	b29b      	uxth	r3, r3
 80080c8:	fb12 f303 	smulbb	r3, r2, r3
 80080cc:	b29b      	uxth	r3, r3
 80080ce:	005b      	lsls	r3, r3, #1
 80080d0:	b29a      	uxth	r2, r3
 80080d2:	4b1a      	ldr	r3, [pc, #104]	@ (800813c <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 80080d4:	825a      	strh	r2, [r3, #18]
  haudioInstance.frequency = samplingFrequency;
 80080d6:	4a19      	ldr	r2, [pc, #100]	@ (800813c <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	6093      	str	r3, [r2, #8]
  haudioInstance.buffer_length = haudioInstance.paketDimension * AUDIO_IN_PACKET_NUM;
 80080dc:	4b17      	ldr	r3, [pc, #92]	@ (800813c <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 80080de:	8a5b      	ldrh	r3, [r3, #18]
 80080e0:	461a      	mov	r2, r3
 80080e2:	0052      	lsls	r2, r2, #1
 80080e4:	4413      	add	r3, r2
 80080e6:	005b      	lsls	r3, r3, #1
 80080e8:	b29a      	uxth	r2, r3
 80080ea:	4b14      	ldr	r3, [pc, #80]	@ (800813c <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 80080ec:	81da      	strh	r2, [r3, #14]
  haudioInstance.channels = Channels;
 80080ee:	4a13      	ldr	r2, [pc, #76]	@ (800813c <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 80080f0:	79fb      	ldrb	r3, [r7, #7]
 80080f2:	7113      	strb	r3, [r2, #4]
  haudioInstance.upper_treshold = 5;
 80080f4:	4b11      	ldr	r3, [pc, #68]	@ (800813c <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 80080f6:	2205      	movs	r2, #5
 80080f8:	769a      	strb	r2, [r3, #26]
  haudioInstance.lower_treshold = 2;
 80080fa:	4b10      	ldr	r3, [pc, #64]	@ (800813c <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 80080fc:	2202      	movs	r2, #2
 80080fe:	76da      	strb	r2, [r3, #27]
  haudioInstance.state = STATE_USB_WAITING_FOR_INIT;
 8008100:	4b0e      	ldr	r3, [pc, #56]	@ (800813c <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 8008102:	2200      	movs	r2, #0
 8008104:	751a      	strb	r2, [r3, #20]
  haudioInstance.wr_ptr = 3 * haudioInstance.paketDimension;
 8008106:	4b0d      	ldr	r3, [pc, #52]	@ (800813c <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 8008108:	8a5b      	ldrh	r3, [r3, #18]
 800810a:	461a      	mov	r2, r3
 800810c:	0052      	lsls	r2, r2, #1
 800810e:	4413      	add	r3, r2
 8008110:	b29a      	uxth	r2, r3
 8008112:	4b0a      	ldr	r3, [pc, #40]	@ (800813c <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 8008114:	831a      	strh	r2, [r3, #24]
  haudioInstance.rd_ptr = 0;
 8008116:	4b09      	ldr	r3, [pc, #36]	@ (800813c <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 8008118:	2200      	movs	r2, #0
 800811a:	82da      	strh	r2, [r3, #22]
  haudioInstance.dataAmount = 0;
 800811c:	4b07      	ldr	r3, [pc, #28]	@ (800813c <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 800811e:	2200      	movs	r2, #0
 8008120:	821a      	strh	r2, [r3, #16]
  haudioInstance.buffer = 0;
 8008122:	4b06      	ldr	r3, [pc, #24]	@ (800813c <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 8008124:	2200      	movs	r2, #0
 8008126:	661a      	str	r2, [r3, #96]	@ 0x60
}
 8008128:	bf00      	nop
 800812a:	371c      	adds	r7, #28
 800812c:	46bd      	mov	sp, r7
 800812e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008132:	4770      	bx	lr
 8008134:	20000448 	.word	0x20000448
 8008138:	10624dd3 	.word	0x10624dd3
 800813c:	200003e0 	.word	0x200003e0

08008140 <USBD_Init>:
 * @param  pdev: device instance
 * @param  pdesc: Descriptor structure address
 * @param  id: Low level core index
 * @retval None
 */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id) {
 8008140:	b580      	push	{r7, lr}
 8008142:	b086      	sub	sp, #24
 8008144:	af00      	add	r7, sp, #0
 8008146:	60f8      	str	r0, [r7, #12]
 8008148:	60b9      	str	r1, [r7, #8]
 800814a:	4613      	mov	r3, r2
 800814c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL) {
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d101      	bne.n	8008158 <USBD_Init+0x18>
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008154:	2303      	movs	r3, #3
 8008156:	e025      	b.n	80081a4 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL) {
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800815e:	2b00      	cmp	r3, #0
 8008160:	d003      	beq.n	800816a <USBD_Init+0x2a>
    pdev->pClass = NULL;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	2200      	movs	r2, #0
 8008166:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  if (pdev->pConfDesc != NULL) {
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	f8d3 32cc 	ldr.w	r3, [r3, #716]	@ 0x2cc
 8008170:	2b00      	cmp	r3, #0
 8008172:	d003      	beq.n	800817c <USBD_Init+0x3c>
    pdev->pConfDesc = NULL;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	2200      	movs	r2, #0
 8008178:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL) {
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d003      	beq.n	800818a <USBD_Init+0x4a>
    pdev->pDesc = pdesc;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	68ba      	ldr	r2, [r7, #8]
 8008186:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	2201      	movs	r2, #1
 800818e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	79fa      	ldrb	r2, [r7, #7]
 8008196:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008198:	68f8      	ldr	r0, [r7, #12]
 800819a:	f001 fdff 	bl	8009d9c <USBD_LL_Init>
 800819e:	4603      	mov	r3, r0
 80081a0:	75fb      	strb	r3, [r7, #23]

  return ret;
 80081a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80081a4:	4618      	mov	r0, r3
 80081a6:	3718      	adds	r7, #24
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}

080081ac <USBD_RegisterClass>:
 *         Link class driver to Device Core.
 * @param  pDevice : Device Handle
 * @param  pclass: Class handle
 * @retval USBD Status
 */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass) {
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b084      	sub	sp, #16
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
 80081b4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80081b6:	2300      	movs	r3, #0
 80081b8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL) {
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d101      	bne.n	80081c4 <USBD_RegisterClass+0x18>
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80081c0:	2303      	movs	r3, #3
 80081c2:	e010      	b.n	80081e6 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	683a      	ldr	r2, [r7, #0]
 80081c8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void*) pdev->pClass->GetHSConfigDescriptor(&len);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081d4:	f107 020e 	add.w	r2, r7, #14
 80081d8:	4610      	mov	r0, r2
 80081da:	4798      	blx	r3
 80081dc:	4602      	mov	r2, r0
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#endif /* USE_USB_FS */

  return USBD_OK;
 80081e4:	2300      	movs	r3, #0
}
 80081e6:	4618      	mov	r0, r3
 80081e8:	3710      	adds	r7, #16
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bd80      	pop	{r7, pc}

080081ee <USBD_Start>:
 * @brief  USBD_Start
 *         Start the USB Device Core.
 * @param  pdev: Device Handle
 * @retval USBD Status
 */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev) {
 80081ee:	b580      	push	{r7, lr}
 80081f0:	b082      	sub	sp, #8
 80081f2:	af00      	add	r7, sp, #0
 80081f4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f001 fe1c 	bl	8009e34 <USBD_LL_Start>
 80081fc:	4603      	mov	r3, r0
}
 80081fe:	4618      	mov	r0, r3
 8008200:	3708      	adds	r7, #8
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}

08008206 <USBD_RunTestMode>:
 * @brief  USBD_RunTestMode
 *         Launch test mode process
 * @param  pdev: device instance
 * @retval status
 */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev) {
 8008206:	b480      	push	{r7}
 8008208:	b083      	sub	sp, #12
 800820a:	af00      	add	r7, sp, #0
 800820c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800820e:	2300      	movs	r3, #0
}
 8008210:	4618      	mov	r0, r3
 8008212:	370c      	adds	r7, #12
 8008214:	46bd      	mov	sp, r7
 8008216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821a:	4770      	bx	lr

0800821c <USBD_SetClassConfig>:
 * @param  pdev: device instance
 * @param  cfgidx: configuration index
 * @retval status
 */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx) {
 800821c:	b580      	push	{r7, lr}
 800821e:	b084      	sub	sp, #16
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
 8008224:	460b      	mov	r3, r1
 8008226:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008228:	2303      	movs	r3, #3
 800822a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL) {
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008232:	2b00      	cmp	r3, #0
 8008234:	d009      	beq.n	800824a <USBD_SetClassConfig+0x2e>
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef) pdev->pClass->Init(pdev, cfgidx);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	78fa      	ldrb	r2, [r7, #3]
 8008240:	4611      	mov	r1, r2
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	4798      	blx	r3
 8008246:	4603      	mov	r3, r0
 8008248:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800824a:	7bfb      	ldrb	r3, [r7, #15]
}
 800824c:	4618      	mov	r0, r3
 800824e:	3710      	adds	r7, #16
 8008250:	46bd      	mov	sp, r7
 8008252:	bd80      	pop	{r7, pc}

08008254 <USBD_ClrClassConfig>:
 *         Clear current configuration
 * @param  pdev: device instance
 * @param  cfgidx: configuration index
 * @retval status: USBD_StatusTypeDef
 */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx) {
 8008254:	b580      	push	{r7, lr}
 8008256:	b082      	sub	sp, #8
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
 800825c:	460b      	mov	r3, r1
 800825e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL) {
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008266:	2b00      	cmp	r3, #0
 8008268:	d007      	beq.n	800827a <USBD_ClrClassConfig+0x26>
    pdev->pClass->DeInit(pdev, cfgidx);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008270:	685b      	ldr	r3, [r3, #4]
 8008272:	78fa      	ldrb	r2, [r7, #3]
 8008274:	4611      	mov	r1, r2
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	4798      	blx	r3
  }

  return USBD_OK;
 800827a:	2300      	movs	r3, #0
}
 800827c:	4618      	mov	r0, r3
 800827e:	3708      	adds	r7, #8
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}

08008284 <USBD_LL_SetupStage>:
 * @brief  USBD_SetupStage
 *         Handle the setup stage
 * @param  pdev: device instance
 * @retval status
 */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup) {
 8008284:	b580      	push	{r7, lr}
 8008286:	b084      	sub	sp, #16
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
 800828c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008294:	6839      	ldr	r1, [r7, #0]
 8008296:	4618      	mov	r0, r3
 8008298:	f000 ff3b 	bl	8009112 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2201      	movs	r2, #1
 80082a0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80082aa:	461a      	mov	r2, r3
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU) {
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80082b8:	f003 031f 	and.w	r3, r3, #31
 80082bc:	2b02      	cmp	r3, #2
 80082be:	d01a      	beq.n	80082f6 <USBD_LL_SetupStage+0x72>
 80082c0:	2b02      	cmp	r3, #2
 80082c2:	d822      	bhi.n	800830a <USBD_LL_SetupStage+0x86>
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d002      	beq.n	80082ce <USBD_LL_SetupStage+0x4a>
 80082c8:	2b01      	cmp	r3, #1
 80082ca:	d00a      	beq.n	80082e2 <USBD_LL_SetupStage+0x5e>
 80082cc:	e01d      	b.n	800830a <USBD_LL_SetupStage+0x86>
  case USB_REQ_RECIPIENT_DEVICE:
    ret = USBD_StdDevReq(pdev, &pdev->request);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80082d4:	4619      	mov	r1, r3
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f000 fa18 	bl	800870c <USBD_StdDevReq>
 80082dc:	4603      	mov	r3, r0
 80082de:	73fb      	strb	r3, [r7, #15]
    break;
 80082e0:	e020      	b.n	8008324 <USBD_LL_SetupStage+0xa0>

  case USB_REQ_RECIPIENT_INTERFACE:
    ret = USBD_StdItfReq(pdev, &pdev->request);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80082e8:	4619      	mov	r1, r3
 80082ea:	6878      	ldr	r0, [r7, #4]
 80082ec:	f000 fa7c 	bl	80087e8 <USBD_StdItfReq>
 80082f0:	4603      	mov	r3, r0
 80082f2:	73fb      	strb	r3, [r7, #15]
    break;
 80082f4:	e016      	b.n	8008324 <USBD_LL_SetupStage+0xa0>

  case USB_REQ_RECIPIENT_ENDPOINT:
    ret = USBD_StdEPReq(pdev, &pdev->request);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80082fc:	4619      	mov	r1, r3
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f000 faba 	bl	8008878 <USBD_StdEPReq>
 8008304:	4603      	mov	r3, r0
 8008306:	73fb      	strb	r3, [r7, #15]
    break;
 8008308:	e00c      	b.n	8008324 <USBD_LL_SetupStage+0xa0>

  default:
    ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008310:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008314:	b2db      	uxtb	r3, r3
 8008316:	4619      	mov	r1, r3
 8008318:	6878      	ldr	r0, [r7, #4]
 800831a:	f001 fe0a 	bl	8009f32 <USBD_LL_StallEP>
 800831e:	4603      	mov	r3, r0
 8008320:	73fb      	strb	r3, [r7, #15]
    break;
 8008322:	bf00      	nop
  }

  return ret;
 8008324:	7bfb      	ldrb	r3, [r7, #15]
}
 8008326:	4618      	mov	r0, r3
 8008328:	3710      	adds	r7, #16
 800832a:	46bd      	mov	sp, r7
 800832c:	bd80      	pop	{r7, pc}

0800832e <USBD_LL_DataOutStage>:
 *         Handle data OUT stage
 * @param  pdev: device instance
 * @param  epnum: endpoint index
 * @retval status
 */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev, uint8_t epnum, uint8_t *pdata) {
 800832e:	b580      	push	{r7, lr}
 8008330:	b086      	sub	sp, #24
 8008332:	af00      	add	r7, sp, #0
 8008334:	60f8      	str	r0, [r7, #12]
 8008336:	460b      	mov	r3, r1
 8008338:	607a      	str	r2, [r7, #4]
 800833a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U) {
 800833c:	7afb      	ldrb	r3, [r7, #11]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d137      	bne.n	80083b2 <USBD_LL_DataOutStage+0x84>
    pep = &pdev->ep_out[0];
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008348:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT) {
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008350:	2b03      	cmp	r3, #3
 8008352:	d14a      	bne.n	80083ea <USBD_LL_DataOutStage+0xbc>
      if (pep->rem_length > pep->maxpacket) {
 8008354:	693b      	ldr	r3, [r7, #16]
 8008356:	689a      	ldr	r2, [r3, #8]
 8008358:	693b      	ldr	r3, [r7, #16]
 800835a:	68db      	ldr	r3, [r3, #12]
 800835c:	429a      	cmp	r2, r3
 800835e:	d913      	bls.n	8008388 <USBD_LL_DataOutStage+0x5a>
        pep->rem_length -= pep->maxpacket;
 8008360:	693b      	ldr	r3, [r7, #16]
 8008362:	689a      	ldr	r2, [r3, #8]
 8008364:	693b      	ldr	r3, [r7, #16]
 8008366:	68db      	ldr	r3, [r3, #12]
 8008368:	1ad2      	subs	r2, r2, r3
 800836a:	693b      	ldr	r3, [r7, #16]
 800836c:	609a      	str	r2, [r3, #8]

        (void) USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800836e:	693b      	ldr	r3, [r7, #16]
 8008370:	68da      	ldr	r2, [r3, #12]
 8008372:	693b      	ldr	r3, [r7, #16]
 8008374:	689b      	ldr	r3, [r3, #8]
 8008376:	4293      	cmp	r3, r2
 8008378:	bf28      	it	cs
 800837a:	4613      	movcs	r3, r2
 800837c:	461a      	mov	r2, r3
 800837e:	6879      	ldr	r1, [r7, #4]
 8008380:	68f8      	ldr	r0, [r7, #12]
 8008382:	f000 ffba 	bl	80092fa <USBD_CtlContinueRx>
 8008386:	e030      	b.n	80083ea <USBD_LL_DataOutStage+0xbc>
      } else {
        if ((pdev->pClass->EP0_RxReady != NULL) && (pdev->dev_state == USBD_STATE_CONFIGURED)) {
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800838e:	691b      	ldr	r3, [r3, #16]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d00a      	beq.n	80083aa <USBD_LL_DataOutStage+0x7c>
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800839a:	2b03      	cmp	r3, #3
 800839c:	d105      	bne.n	80083aa <USBD_LL_DataOutStage+0x7c>
          pdev->pClass->EP0_RxReady(pdev);
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80083a4:	691b      	ldr	r3, [r3, #16]
 80083a6:	68f8      	ldr	r0, [r7, #12]
 80083a8:	4798      	blx	r3
        }
        (void) USBD_CtlSendStatus(pdev);
 80083aa:	68f8      	ldr	r0, [r7, #12]
 80083ac:	f000 ffb6 	bl	800931c <USBD_CtlSendStatus>
 80083b0:	e01b      	b.n	80083ea <USBD_LL_DataOutStage+0xbc>
        pdev->ep0_state = USBD_EP0_IDLE;
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  } else if ((pdev->pClass->DataOut != NULL) && (pdev->dev_state == USBD_STATE_CONFIGURED)) {
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80083b8:	699b      	ldr	r3, [r3, #24]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d013      	beq.n	80083e6 <USBD_LL_DataOutStage+0xb8>
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80083c4:	2b03      	cmp	r3, #3
 80083c6:	d10e      	bne.n	80083e6 <USBD_LL_DataOutStage+0xb8>
    ret = (USBD_StatusTypeDef) pdev->pClass->DataOut(pdev, epnum);
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80083ce:	699b      	ldr	r3, [r3, #24]
 80083d0:	7afa      	ldrb	r2, [r7, #11]
 80083d2:	4611      	mov	r1, r2
 80083d4:	68f8      	ldr	r0, [r7, #12]
 80083d6:	4798      	blx	r3
 80083d8:	4603      	mov	r3, r0
 80083da:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK) {
 80083dc:	7dfb      	ldrb	r3, [r7, #23]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d003      	beq.n	80083ea <USBD_LL_DataOutStage+0xbc>
      return ret;
 80083e2:	7dfb      	ldrb	r3, [r7, #23]
 80083e4:	e002      	b.n	80083ec <USBD_LL_DataOutStage+0xbe>
    }
  } else {
    /* should never be in this condition */
    return USBD_FAIL;
 80083e6:	2303      	movs	r3, #3
 80083e8:	e000      	b.n	80083ec <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 80083ea:	2300      	movs	r3, #0
}
 80083ec:	4618      	mov	r0, r3
 80083ee:	3718      	adds	r7, #24
 80083f0:	46bd      	mov	sp, r7
 80083f2:	bd80      	pop	{r7, pc}

080083f4 <USBD_LL_DataInStage>:
 *         Handle data in stage
 * @param  pdev: device instance
 * @param  epnum: endpoint index
 * @retval status
 */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum, uint8_t *pdata) {
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b086      	sub	sp, #24
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	60f8      	str	r0, [r7, #12]
 80083fc:	460b      	mov	r3, r1
 80083fe:	607a      	str	r2, [r7, #4]
 8008400:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U) {
 8008402:	7afb      	ldrb	r3, [r7, #11]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d16a      	bne.n	80084de <USBD_LL_DataInStage+0xea>
    pep = &pdev->ep_in[0];
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	3314      	adds	r3, #20
 800840c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN) {
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008414:	2b02      	cmp	r3, #2
 8008416:	d155      	bne.n	80084c4 <USBD_LL_DataInStage+0xd0>
      if (pep->rem_length > pep->maxpacket) {
 8008418:	693b      	ldr	r3, [r7, #16]
 800841a:	689a      	ldr	r2, [r3, #8]
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	68db      	ldr	r3, [r3, #12]
 8008420:	429a      	cmp	r2, r3
 8008422:	d914      	bls.n	800844e <USBD_LL_DataInStage+0x5a>
        pep->rem_length -= pep->maxpacket;
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	689a      	ldr	r2, [r3, #8]
 8008428:	693b      	ldr	r3, [r7, #16]
 800842a:	68db      	ldr	r3, [r3, #12]
 800842c:	1ad2      	subs	r2, r2, r3
 800842e:	693b      	ldr	r3, [r7, #16]
 8008430:	609a      	str	r2, [r3, #8]

        (void) USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	689b      	ldr	r3, [r3, #8]
 8008436:	461a      	mov	r2, r3
 8008438:	6879      	ldr	r1, [r7, #4]
 800843a:	68f8      	ldr	r0, [r7, #12]
 800843c:	f000 ff2f 	bl	800929e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void) USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008440:	2300      	movs	r3, #0
 8008442:	2200      	movs	r2, #0
 8008444:	2100      	movs	r1, #0
 8008446:	68f8      	ldr	r0, [r7, #12]
 8008448:	f001 fe1d 	bl	800a086 <USBD_LL_PrepareReceive>
 800844c:	e03a      	b.n	80084c4 <USBD_LL_DataInStage+0xd0>
      } else {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) && (pep->total_length >= pep->maxpacket)
 800844e:	693b      	ldr	r3, [r7, #16]
 8008450:	68da      	ldr	r2, [r3, #12]
 8008452:	693b      	ldr	r3, [r7, #16]
 8008454:	689b      	ldr	r3, [r3, #8]
 8008456:	429a      	cmp	r2, r3
 8008458:	d11c      	bne.n	8008494 <USBD_LL_DataInStage+0xa0>
 800845a:	693b      	ldr	r3, [r7, #16]
 800845c:	685a      	ldr	r2, [r3, #4]
 800845e:	693b      	ldr	r3, [r7, #16]
 8008460:	68db      	ldr	r3, [r3, #12]
 8008462:	429a      	cmp	r2, r3
 8008464:	d316      	bcc.n	8008494 <USBD_LL_DataInStage+0xa0>
            && (pep->total_length < pdev->ep0_data_len)) {
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	685a      	ldr	r2, [r3, #4]
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
 8008470:	429a      	cmp	r2, r3
 8008472:	d20f      	bcs.n	8008494 <USBD_LL_DataInStage+0xa0>
          (void) USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008474:	2200      	movs	r2, #0
 8008476:	2100      	movs	r1, #0
 8008478:	68f8      	ldr	r0, [r7, #12]
 800847a:	f000 ff10 	bl	800929e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	2200      	movs	r2, #0
 8008482:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void) USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008486:	2300      	movs	r3, #0
 8008488:	2200      	movs	r2, #0
 800848a:	2100      	movs	r1, #0
 800848c:	68f8      	ldr	r0, [r7, #12]
 800848e:	f001 fdfa 	bl	800a086 <USBD_LL_PrepareReceive>
 8008492:	e017      	b.n	80084c4 <USBD_LL_DataInStage+0xd0>
        } else {
          if ((pdev->pClass->EP0_TxSent != NULL) && (pdev->dev_state == USBD_STATE_CONFIGURED)) {
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800849a:	68db      	ldr	r3, [r3, #12]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d00a      	beq.n	80084b6 <USBD_LL_DataInStage+0xc2>
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084a6:	2b03      	cmp	r3, #3
 80084a8:	d105      	bne.n	80084b6 <USBD_LL_DataInStage+0xc2>
            pdev->pClass->EP0_TxSent(pdev);
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80084b0:	68db      	ldr	r3, [r3, #12]
 80084b2:	68f8      	ldr	r0, [r7, #12]
 80084b4:	4798      	blx	r3
          }
          (void) USBD_LL_StallEP(pdev, 0x80U);
 80084b6:	2180      	movs	r1, #128	@ 0x80
 80084b8:	68f8      	ldr	r0, [r7, #12]
 80084ba:	f001 fd3a 	bl	8009f32 <USBD_LL_StallEP>
          (void) USBD_CtlReceiveStatus(pdev);
 80084be:	68f8      	ldr	r0, [r7, #12]
 80084c0:	f000 ff3f 	bl	8009342 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U) {
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80084ca:	2b01      	cmp	r3, #1
 80084cc:	d123      	bne.n	8008516 <USBD_LL_DataInStage+0x122>
      (void) USBD_RunTestMode(pdev);
 80084ce:	68f8      	ldr	r0, [r7, #12]
 80084d0:	f7ff fe99 	bl	8008206 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	2200      	movs	r2, #0
 80084d8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80084dc:	e01b      	b.n	8008516 <USBD_LL_DataInStage+0x122>
    }
  } else if ((pdev->pClass->DataIn != NULL) && (pdev->dev_state == USBD_STATE_CONFIGURED)) {
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80084e4:	695b      	ldr	r3, [r3, #20]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d013      	beq.n	8008512 <USBD_LL_DataInStage+0x11e>
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084f0:	2b03      	cmp	r3, #3
 80084f2:	d10e      	bne.n	8008512 <USBD_LL_DataInStage+0x11e>
    ret = (USBD_StatusTypeDef) pdev->pClass->DataIn(pdev, epnum);
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80084fa:	695b      	ldr	r3, [r3, #20]
 80084fc:	7afa      	ldrb	r2, [r7, #11]
 80084fe:	4611      	mov	r1, r2
 8008500:	68f8      	ldr	r0, [r7, #12]
 8008502:	4798      	blx	r3
 8008504:	4603      	mov	r3, r0
 8008506:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK) {
 8008508:	7dfb      	ldrb	r3, [r7, #23]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d003      	beq.n	8008516 <USBD_LL_DataInStage+0x122>
      return ret;
 800850e:	7dfb      	ldrb	r3, [r7, #23]
 8008510:	e002      	b.n	8008518 <USBD_LL_DataInStage+0x124>
    }
  } else {
    /* should never be in this condition */
    return USBD_FAIL;
 8008512:	2303      	movs	r3, #3
 8008514:	e000      	b.n	8008518 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 8008516:	2300      	movs	r3, #0
}
 8008518:	4618      	mov	r0, r3
 800851a:	3718      	adds	r7, #24
 800851c:	46bd      	mov	sp, r7
 800851e:	bd80      	pop	{r7, pc}

08008520 <USBD_LL_Reset>:
 *         Handle Reset event
 * @param  pdev: device instance
 * @retval status
 */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev) {
 8008520:	b580      	push	{r7, lr}
 8008522:	b082      	sub	sp, #8
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2201      	movs	r2, #1
 800852c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2200      	movs	r2, #0
 8008534:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2200      	movs	r2, #0
 800853c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2200      	movs	r2, #0
 8008542:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData != NULL) {
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800854c:	2b00      	cmp	r3, #0
 800854e:	d009      	beq.n	8008564 <USBD_LL_Reset+0x44>
    pdev->pClass->DeInit(pdev, (uint8_t) pdev->dev_config);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008556:	685b      	ldr	r3, [r3, #4]
 8008558:	687a      	ldr	r2, [r7, #4]
 800855a:	6852      	ldr	r2, [r2, #4]
 800855c:	b2d2      	uxtb	r2, r2
 800855e:	4611      	mov	r1, r2
 8008560:	6878      	ldr	r0, [r7, #4]
 8008562:	4798      	blx	r3
  }

  /* Open EP0 OUT */
  (void) USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008564:	2340      	movs	r3, #64	@ 0x40
 8008566:	2200      	movs	r2, #0
 8008568:	2100      	movs	r1, #0
 800856a:	6878      	ldr	r0, [r7, #4]
 800856c:	f001 fc7d 	bl	8009e6a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2201      	movs	r2, #1
 8008574:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2240      	movs	r2, #64	@ 0x40
 800857c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void) USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008580:	2340      	movs	r3, #64	@ 0x40
 8008582:	2200      	movs	r2, #0
 8008584:	2180      	movs	r1, #128	@ 0x80
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f001 fc6f 	bl	8009e6a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2201      	movs	r2, #1
 8008590:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	2240      	movs	r2, #64	@ 0x40
 8008596:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8008598:	2300      	movs	r3, #0
}
 800859a:	4618      	mov	r0, r3
 800859c:	3708      	adds	r7, #8
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}

080085a2 <USBD_LL_SetSpeed>:
 * @brief  USBD_LL_Reset
 *         Handle Reset event
 * @param  pdev: device instance
 * @retval status
 */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev, USBD_SpeedTypeDef speed) {
 80085a2:	b480      	push	{r7}
 80085a4:	b083      	sub	sp, #12
 80085a6:	af00      	add	r7, sp, #0
 80085a8:	6078      	str	r0, [r7, #4]
 80085aa:	460b      	mov	r3, r1
 80085ac:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	78fa      	ldrb	r2, [r7, #3]
 80085b2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80085b4:	2300      	movs	r3, #0
}
 80085b6:	4618      	mov	r0, r3
 80085b8:	370c      	adds	r7, #12
 80085ba:	46bd      	mov	sp, r7
 80085bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c0:	4770      	bx	lr

080085c2 <USBD_LL_Suspend>:
 *         Handle Suspend event
 * @param  pdev: device instance
 * @retval status
 */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev) {
 80085c2:	b480      	push	{r7}
 80085c4:	b083      	sub	sp, #12
 80085c6:	af00      	add	r7, sp, #0
 80085c8:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	2204      	movs	r2, #4
 80085da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80085de:	2300      	movs	r3, #0
}
 80085e0:	4618      	mov	r0, r3
 80085e2:	370c      	adds	r7, #12
 80085e4:	46bd      	mov	sp, r7
 80085e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ea:	4770      	bx	lr

080085ec <USBD_LL_Resume>:
 *         Handle Resume event
 * @param  pdev: device instance
 * @retval status
 */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev) {
 80085ec:	b480      	push	{r7}
 80085ee:	b083      	sub	sp, #12
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED) {
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085fa:	2b04      	cmp	r3, #4
 80085fc:	d105      	bne.n	800860a <USBD_LL_Resume+0x1e>
    pdev->dev_state = pdev->dev_old_state;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800860a:	2300      	movs	r3, #0
}
 800860c:	4618      	mov	r0, r3
 800860e:	370c      	adds	r7, #12
 8008610:	46bd      	mov	sp, r7
 8008612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008616:	4770      	bx	lr

08008618 <USBD_LL_SOF>:
 *         Handle SOF event
 * @param  pdev: device instance
 * @retval status
 */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev) {
 8008618:	b580      	push	{r7, lr}
 800861a:	b082      	sub	sp, #8
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED) {
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008626:	2b03      	cmp	r3, #3
 8008628:	d10b      	bne.n	8008642 <USBD_LL_SOF+0x2a>
    if (pdev->pClass->SOF != NULL) {
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008630:	69db      	ldr	r3, [r3, #28]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d005      	beq.n	8008642 <USBD_LL_SOF+0x2a>
      pdev->pClass->SOF(pdev);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800863c:	69db      	ldr	r3, [r3, #28]
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008642:	2300      	movs	r3, #0
}
 8008644:	4618      	mov	r0, r3
 8008646:	3708      	adds	r7, #8
 8008648:	46bd      	mov	sp, r7
 800864a:	bd80      	pop	{r7, pc}

0800864c <USBD_LL_IsoINIncomplete>:
 * @brief  USBD_IsoINIncomplete
 *         Handle iso in incomplete event
 * @param  pdev: device instance
 * @retval status
 */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum) {
 800864c:	b480      	push	{r7}
 800864e:	b083      	sub	sp, #12
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
 8008654:	460b      	mov	r3, r1
 8008656:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8008658:	2300      	movs	r3, #0
}
 800865a:	4618      	mov	r0, r3
 800865c:	370c      	adds	r7, #12
 800865e:	46bd      	mov	sp, r7
 8008660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008664:	4770      	bx	lr

08008666 <USBD_LL_IsoOUTIncomplete>:
 * @brief  USBD_IsoOUTIncomplete
 *         Handle iso out incomplete event
 * @param  pdev: device instance
 * @retval status
 */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum) {
 8008666:	b480      	push	{r7}
 8008668:	b083      	sub	sp, #12
 800866a:	af00      	add	r7, sp, #0
 800866c:	6078      	str	r0, [r7, #4]
 800866e:	460b      	mov	r3, r1
 8008670:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8008672:	2300      	movs	r3, #0
}
 8008674:	4618      	mov	r0, r3
 8008676:	370c      	adds	r7, #12
 8008678:	46bd      	mov	sp, r7
 800867a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867e:	4770      	bx	lr

08008680 <USBD_LL_DevConnected>:
 * @brief  USBD_DevConnected
 *         Handle device connection event
 * @param  pdev: device instance
 * @retval status
 */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev) {
 8008680:	b480      	push	{r7}
 8008682:	b083      	sub	sp, #12
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008688:	2300      	movs	r3, #0
}
 800868a:	4618      	mov	r0, r3
 800868c:	370c      	adds	r7, #12
 800868e:	46bd      	mov	sp, r7
 8008690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008694:	4770      	bx	lr

08008696 <USBD_LL_DevDisconnected>:
 * @brief  USBD_DevDisconnected
 *         Handle device disconnection event
 * @param  pdev: device instance
 * @retval status
 */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev) {
 8008696:	b580      	push	{r7, lr}
 8008698:	b082      	sub	sp, #8
 800869a:	af00      	add	r7, sp, #0
 800869c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2201      	movs	r2, #1
 80086a2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  if (pdev->pClass != NULL) {
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d009      	beq.n	80086c4 <USBD_LL_DevDisconnected+0x2e>
    pdev->pClass->DeInit(pdev, (uint8_t) pdev->dev_config);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086b6:	685b      	ldr	r3, [r3, #4]
 80086b8:	687a      	ldr	r2, [r7, #4]
 80086ba:	6852      	ldr	r2, [r2, #4]
 80086bc:	b2d2      	uxtb	r2, r2
 80086be:	4611      	mov	r1, r2
 80086c0:	6878      	ldr	r0, [r7, #4]
 80086c2:	4798      	blx	r3
  }

  return USBD_OK;
 80086c4:	2300      	movs	r3, #0
}
 80086c6:	4618      	mov	r0, r3
 80086c8:	3708      	adds	r7, #8
 80086ca:	46bd      	mov	sp, r7
 80086cc:	bd80      	pop	{r7, pc}

080086ce <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80086ce:	b480      	push	{r7}
 80086d0:	b087      	sub	sp, #28
 80086d2:	af00      	add	r7, sp, #0
 80086d4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80086da:	697b      	ldr	r3, [r7, #20]
 80086dc:	781b      	ldrb	r3, [r3, #0]
 80086de:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80086e0:	697b      	ldr	r3, [r7, #20]
 80086e2:	3301      	adds	r3, #1
 80086e4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80086e6:	697b      	ldr	r3, [r7, #20]
 80086e8:	781b      	ldrb	r3, [r3, #0]
 80086ea:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80086ec:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80086f0:	021b      	lsls	r3, r3, #8
 80086f2:	b21a      	sxth	r2, r3
 80086f4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80086f8:	4313      	orrs	r3, r2
 80086fa:	b21b      	sxth	r3, r3
 80086fc:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80086fe:	89fb      	ldrh	r3, [r7, #14]
}
 8008700:	4618      	mov	r0, r3
 8008702:	371c      	adds	r7, #28
 8008704:	46bd      	mov	sp, r7
 8008706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870a:	4770      	bx	lr

0800870c <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b084      	sub	sp, #16
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008716:	2300      	movs	r3, #0
 8008718:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	781b      	ldrb	r3, [r3, #0]
 800871e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008722:	2b40      	cmp	r3, #64	@ 0x40
 8008724:	d005      	beq.n	8008732 <USBD_StdDevReq+0x26>
 8008726:	2b40      	cmp	r3, #64	@ 0x40
 8008728:	d853      	bhi.n	80087d2 <USBD_StdDevReq+0xc6>
 800872a:	2b00      	cmp	r3, #0
 800872c:	d00b      	beq.n	8008746 <USBD_StdDevReq+0x3a>
 800872e:	2b20      	cmp	r3, #32
 8008730:	d14f      	bne.n	80087d2 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008738:	689b      	ldr	r3, [r3, #8]
 800873a:	6839      	ldr	r1, [r7, #0]
 800873c:	6878      	ldr	r0, [r7, #4]
 800873e:	4798      	blx	r3
 8008740:	4603      	mov	r3, r0
 8008742:	73fb      	strb	r3, [r7, #15]
    break;
 8008744:	e04a      	b.n	80087dc <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8008746:	683b      	ldr	r3, [r7, #0]
 8008748:	785b      	ldrb	r3, [r3, #1]
 800874a:	2b09      	cmp	r3, #9
 800874c:	d83b      	bhi.n	80087c6 <USBD_StdDevReq+0xba>
 800874e:	a201      	add	r2, pc, #4	@ (adr r2, 8008754 <USBD_StdDevReq+0x48>)
 8008750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008754:	080087a9 	.word	0x080087a9
 8008758:	080087bd 	.word	0x080087bd
 800875c:	080087c7 	.word	0x080087c7
 8008760:	080087b3 	.word	0x080087b3
 8008764:	080087c7 	.word	0x080087c7
 8008768:	08008787 	.word	0x08008787
 800876c:	0800877d 	.word	0x0800877d
 8008770:	080087c7 	.word	0x080087c7
 8008774:	0800879f 	.word	0x0800879f
 8008778:	08008791 	.word	0x08008791
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800877c:	6839      	ldr	r1, [r7, #0]
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f000 f9d8 	bl	8008b34 <USBD_GetDescriptor>
      break;
 8008784:	e024      	b.n	80087d0 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 8008786:	6839      	ldr	r1, [r7, #0]
 8008788:	6878      	ldr	r0, [r7, #4]
 800878a:	f000 fb3d 	bl	8008e08 <USBD_SetAddress>
      break;
 800878e:	e01f      	b.n	80087d0 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8008790:	6839      	ldr	r1, [r7, #0]
 8008792:	6878      	ldr	r0, [r7, #4]
 8008794:	f000 fb7c 	bl	8008e90 <USBD_SetConfig>
 8008798:	4603      	mov	r3, r0
 800879a:	73fb      	strb	r3, [r7, #15]
      break;
 800879c:	e018      	b.n	80087d0 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800879e:	6839      	ldr	r1, [r7, #0]
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	f000 fc19 	bl	8008fd8 <USBD_GetConfig>
      break;
 80087a6:	e013      	b.n	80087d0 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 80087a8:	6839      	ldr	r1, [r7, #0]
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f000 fc49 	bl	8009042 <USBD_GetStatus>
      break;
 80087b0:	e00e      	b.n	80087d0 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 80087b2:	6839      	ldr	r1, [r7, #0]
 80087b4:	6878      	ldr	r0, [r7, #4]
 80087b6:	f000 fc77 	bl	80090a8 <USBD_SetFeature>
      break;
 80087ba:	e009      	b.n	80087d0 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 80087bc:	6839      	ldr	r1, [r7, #0]
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	f000 fc86 	bl	80090d0 <USBD_ClrFeature>
      break;
 80087c4:	e004      	b.n	80087d0 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 80087c6:	6839      	ldr	r1, [r7, #0]
 80087c8:	6878      	ldr	r0, [r7, #4]
 80087ca:	f000 fcdc 	bl	8009186 <USBD_CtlError>
      break;
 80087ce:	bf00      	nop
    }
    break;
 80087d0:	e004      	b.n	80087dc <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 80087d2:	6839      	ldr	r1, [r7, #0]
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f000 fcd6 	bl	8009186 <USBD_CtlError>
    break;
 80087da:	bf00      	nop
  }

  return ret;
 80087dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80087de:	4618      	mov	r0, r3
 80087e0:	3710      	adds	r7, #16
 80087e2:	46bd      	mov	sp, r7
 80087e4:	bd80      	pop	{r7, pc}
 80087e6:	bf00      	nop

080087e8 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b084      	sub	sp, #16
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
 80087f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80087f2:	2300      	movs	r3, #0
 80087f4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	781b      	ldrb	r3, [r3, #0]
 80087fa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80087fe:	2b40      	cmp	r3, #64	@ 0x40
 8008800:	d005      	beq.n	800880e <USBD_StdItfReq+0x26>
 8008802:	2b40      	cmp	r3, #64	@ 0x40
 8008804:	d82e      	bhi.n	8008864 <USBD_StdItfReq+0x7c>
 8008806:	2b00      	cmp	r3, #0
 8008808:	d001      	beq.n	800880e <USBD_StdItfReq+0x26>
 800880a:	2b20      	cmp	r3, #32
 800880c:	d12a      	bne.n	8008864 <USBD_StdItfReq+0x7c>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008814:	3b01      	subs	r3, #1
 8008816:	2b02      	cmp	r3, #2
 8008818:	d81d      	bhi.n	8008856 <USBD_StdItfReq+0x6e>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	889b      	ldrh	r3, [r3, #4]
 800881e:	b2db      	uxtb	r3, r3
 8008820:	2b02      	cmp	r3, #2
 8008822:	d813      	bhi.n	800884c <USBD_StdItfReq+0x64>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800882a:	689b      	ldr	r3, [r3, #8]
 800882c:	6839      	ldr	r1, [r7, #0]
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	4798      	blx	r3
 8008832:	4603      	mov	r3, r0
 8008834:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	88db      	ldrh	r3, [r3, #6]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d110      	bne.n	8008860 <USBD_StdItfReq+0x78>
 800883e:	7bfb      	ldrb	r3, [r7, #15]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d10d      	bne.n	8008860 <USBD_StdItfReq+0x78>
        {
          (void)USBD_CtlSendStatus(pdev);
 8008844:	6878      	ldr	r0, [r7, #4]
 8008846:	f000 fd69 	bl	800931c <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800884a:	e009      	b.n	8008860 <USBD_StdItfReq+0x78>
        USBD_CtlError(pdev, req);
 800884c:	6839      	ldr	r1, [r7, #0]
 800884e:	6878      	ldr	r0, [r7, #4]
 8008850:	f000 fc99 	bl	8009186 <USBD_CtlError>
      break;
 8008854:	e004      	b.n	8008860 <USBD_StdItfReq+0x78>

    default:
      USBD_CtlError(pdev, req);
 8008856:	6839      	ldr	r1, [r7, #0]
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f000 fc94 	bl	8009186 <USBD_CtlError>
      break;
 800885e:	e000      	b.n	8008862 <USBD_StdItfReq+0x7a>
      break;
 8008860:	bf00      	nop
    }
    break;
 8008862:	e004      	b.n	800886e <USBD_StdItfReq+0x86>

  default:
    USBD_CtlError(pdev, req);
 8008864:	6839      	ldr	r1, [r7, #0]
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	f000 fc8d 	bl	8009186 <USBD_CtlError>
    break;
 800886c:	bf00      	nop
  }

  return ret;
 800886e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008870:	4618      	mov	r0, r3
 8008872:	3710      	adds	r7, #16
 8008874:	46bd      	mov	sp, r7
 8008876:	bd80      	pop	{r7, pc}

08008878 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b084      	sub	sp, #16
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
 8008880:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008882:	2300      	movs	r3, #0
 8008884:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	889b      	ldrh	r3, [r3, #4]
 800888a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	781b      	ldrb	r3, [r3, #0]
 8008890:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008894:	2b40      	cmp	r3, #64	@ 0x40
 8008896:	d007      	beq.n	80088a8 <USBD_StdEPReq+0x30>
 8008898:	2b40      	cmp	r3, #64	@ 0x40
 800889a:	f200 8140 	bhi.w	8008b1e <USBD_StdEPReq+0x2a6>
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d00c      	beq.n	80088bc <USBD_StdEPReq+0x44>
 80088a2:	2b20      	cmp	r3, #32
 80088a4:	f040 813b 	bne.w	8008b1e <USBD_StdEPReq+0x2a6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80088ae:	689b      	ldr	r3, [r3, #8]
 80088b0:	6839      	ldr	r1, [r7, #0]
 80088b2:	6878      	ldr	r0, [r7, #4]
 80088b4:	4798      	blx	r3
 80088b6:	4603      	mov	r3, r0
 80088b8:	73fb      	strb	r3, [r7, #15]
    break;
 80088ba:	e135      	b.n	8008b28 <USBD_StdEPReq+0x2b0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80088bc:	683b      	ldr	r3, [r7, #0]
 80088be:	785b      	ldrb	r3, [r3, #1]
 80088c0:	2b03      	cmp	r3, #3
 80088c2:	d007      	beq.n	80088d4 <USBD_StdEPReq+0x5c>
 80088c4:	2b03      	cmp	r3, #3
 80088c6:	f300 8124 	bgt.w	8008b12 <USBD_StdEPReq+0x29a>
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d07b      	beq.n	80089c6 <USBD_StdEPReq+0x14e>
 80088ce:	2b01      	cmp	r3, #1
 80088d0:	d03b      	beq.n	800894a <USBD_StdEPReq+0xd2>
 80088d2:	e11e      	b.n	8008b12 <USBD_StdEPReq+0x29a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088da:	2b02      	cmp	r3, #2
 80088dc:	d002      	beq.n	80088e4 <USBD_StdEPReq+0x6c>
 80088de:	2b03      	cmp	r3, #3
 80088e0:	d016      	beq.n	8008910 <USBD_StdEPReq+0x98>
 80088e2:	e02c      	b.n	800893e <USBD_StdEPReq+0xc6>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80088e4:	7bbb      	ldrb	r3, [r7, #14]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d00d      	beq.n	8008906 <USBD_StdEPReq+0x8e>
 80088ea:	7bbb      	ldrb	r3, [r7, #14]
 80088ec:	2b80      	cmp	r3, #128	@ 0x80
 80088ee:	d00a      	beq.n	8008906 <USBD_StdEPReq+0x8e>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 80088f0:	7bbb      	ldrb	r3, [r7, #14]
 80088f2:	4619      	mov	r1, r3
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	f001 fb1c 	bl	8009f32 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80088fa:	2180      	movs	r1, #128	@ 0x80
 80088fc:	6878      	ldr	r0, [r7, #4]
 80088fe:	f001 fb18 	bl	8009f32 <USBD_LL_StallEP>
 8008902:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8008904:	e020      	b.n	8008948 <USBD_StdEPReq+0xd0>
          USBD_CtlError(pdev, req);
 8008906:	6839      	ldr	r1, [r7, #0]
 8008908:	6878      	ldr	r0, [r7, #4]
 800890a:	f000 fc3c 	bl	8009186 <USBD_CtlError>
        break;
 800890e:	e01b      	b.n	8008948 <USBD_StdEPReq+0xd0>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	885b      	ldrh	r3, [r3, #2]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d10e      	bne.n	8008936 <USBD_StdEPReq+0xbe>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008918:	7bbb      	ldrb	r3, [r7, #14]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d00b      	beq.n	8008936 <USBD_StdEPReq+0xbe>
 800891e:	7bbb      	ldrb	r3, [r7, #14]
 8008920:	2b80      	cmp	r3, #128	@ 0x80
 8008922:	d008      	beq.n	8008936 <USBD_StdEPReq+0xbe>
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	88db      	ldrh	r3, [r3, #6]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d104      	bne.n	8008936 <USBD_StdEPReq+0xbe>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800892c:	7bbb      	ldrb	r3, [r7, #14]
 800892e:	4619      	mov	r1, r3
 8008930:	6878      	ldr	r0, [r7, #4]
 8008932:	f001 fafe 	bl	8009f32 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 8008936:	6878      	ldr	r0, [r7, #4]
 8008938:	f000 fcf0 	bl	800931c <USBD_CtlSendStatus>

        break;
 800893c:	e004      	b.n	8008948 <USBD_StdEPReq+0xd0>

      default:
        USBD_CtlError(pdev, req);
 800893e:	6839      	ldr	r1, [r7, #0]
 8008940:	6878      	ldr	r0, [r7, #4]
 8008942:	f000 fc20 	bl	8009186 <USBD_CtlError>
        break;
 8008946:	bf00      	nop
      }
      break;
 8008948:	e0e8      	b.n	8008b1c <USBD_StdEPReq+0x2a4>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008950:	2b02      	cmp	r3, #2
 8008952:	d002      	beq.n	800895a <USBD_StdEPReq+0xe2>
 8008954:	2b03      	cmp	r3, #3
 8008956:	d016      	beq.n	8008986 <USBD_StdEPReq+0x10e>
 8008958:	e02e      	b.n	80089b8 <USBD_StdEPReq+0x140>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800895a:	7bbb      	ldrb	r3, [r7, #14]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d00d      	beq.n	800897c <USBD_StdEPReq+0x104>
 8008960:	7bbb      	ldrb	r3, [r7, #14]
 8008962:	2b80      	cmp	r3, #128	@ 0x80
 8008964:	d00a      	beq.n	800897c <USBD_StdEPReq+0x104>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8008966:	7bbb      	ldrb	r3, [r7, #14]
 8008968:	4619      	mov	r1, r3
 800896a:	6878      	ldr	r0, [r7, #4]
 800896c:	f001 fae1 	bl	8009f32 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008970:	2180      	movs	r1, #128	@ 0x80
 8008972:	6878      	ldr	r0, [r7, #4]
 8008974:	f001 fadd 	bl	8009f32 <USBD_LL_StallEP>
 8008978:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800897a:	e023      	b.n	80089c4 <USBD_StdEPReq+0x14c>
          USBD_CtlError(pdev, req);
 800897c:	6839      	ldr	r1, [r7, #0]
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	f000 fc01 	bl	8009186 <USBD_CtlError>
        break;
 8008984:	e01e      	b.n	80089c4 <USBD_StdEPReq+0x14c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	885b      	ldrh	r3, [r3, #2]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d119      	bne.n	80089c2 <USBD_StdEPReq+0x14a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800898e:	7bbb      	ldrb	r3, [r7, #14]
 8008990:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008994:	2b00      	cmp	r3, #0
 8008996:	d004      	beq.n	80089a2 <USBD_StdEPReq+0x12a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008998:	7bbb      	ldrb	r3, [r7, #14]
 800899a:	4619      	mov	r1, r3
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f001 fae7 	bl	8009f70 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f000 fcba 	bl	800931c <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80089ae:	689b      	ldr	r3, [r3, #8]
 80089b0:	6839      	ldr	r1, [r7, #0]
 80089b2:	6878      	ldr	r0, [r7, #4]
 80089b4:	4798      	blx	r3
        }
        break;
 80089b6:	e004      	b.n	80089c2 <USBD_StdEPReq+0x14a>

      default:
        USBD_CtlError(pdev, req);
 80089b8:	6839      	ldr	r1, [r7, #0]
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f000 fbe3 	bl	8009186 <USBD_CtlError>
        break;
 80089c0:	e000      	b.n	80089c4 <USBD_StdEPReq+0x14c>
        break;
 80089c2:	bf00      	nop
      }
      break;
 80089c4:	e0aa      	b.n	8008b1c <USBD_StdEPReq+0x2a4>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80089cc:	2b02      	cmp	r3, #2
 80089ce:	d002      	beq.n	80089d6 <USBD_StdEPReq+0x15e>
 80089d0:	2b03      	cmp	r3, #3
 80089d2:	d032      	beq.n	8008a3a <USBD_StdEPReq+0x1c2>
 80089d4:	e097      	b.n	8008b06 <USBD_StdEPReq+0x28e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80089d6:	7bbb      	ldrb	r3, [r7, #14]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d007      	beq.n	80089ec <USBD_StdEPReq+0x174>
 80089dc:	7bbb      	ldrb	r3, [r7, #14]
 80089de:	2b80      	cmp	r3, #128	@ 0x80
 80089e0:	d004      	beq.n	80089ec <USBD_StdEPReq+0x174>
        {
          USBD_CtlError(pdev, req);
 80089e2:	6839      	ldr	r1, [r7, #0]
 80089e4:	6878      	ldr	r0, [r7, #4]
 80089e6:	f000 fbce 	bl	8009186 <USBD_CtlError>
          break;
 80089ea:	e091      	b.n	8008b10 <USBD_StdEPReq+0x298>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80089ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	da0b      	bge.n	8008a0c <USBD_StdEPReq+0x194>
 80089f4:	7bbb      	ldrb	r3, [r7, #14]
 80089f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80089fa:	4613      	mov	r3, r2
 80089fc:	009b      	lsls	r3, r3, #2
 80089fe:	4413      	add	r3, r2
 8008a00:	009b      	lsls	r3, r3, #2
 8008a02:	3310      	adds	r3, #16
 8008a04:	687a      	ldr	r2, [r7, #4]
 8008a06:	4413      	add	r3, r2
 8008a08:	3304      	adds	r3, #4
 8008a0a:	e00b      	b.n	8008a24 <USBD_StdEPReq+0x1ac>
              &pdev->ep_out[ep_addr & 0x7FU];
 8008a0c:	7bbb      	ldrb	r3, [r7, #14]
 8008a0e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008a12:	4613      	mov	r3, r2
 8008a14:	009b      	lsls	r3, r3, #2
 8008a16:	4413      	add	r3, r2
 8008a18:	009b      	lsls	r3, r3, #2
 8008a1a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008a1e:	687a      	ldr	r2, [r7, #4]
 8008a20:	4413      	add	r3, r2
 8008a22:	3304      	adds	r3, #4
 8008a24:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 8008a26:	68bb      	ldr	r3, [r7, #8]
 8008a28:	2200      	movs	r2, #0
 8008a2a:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	2202      	movs	r2, #2
 8008a30:	4619      	mov	r1, r3
 8008a32:	6878      	ldr	r0, [r7, #4]
 8008a34:	f000 fc18 	bl	8009268 <USBD_CtlSendData>
        break;
 8008a38:	e06a      	b.n	8008b10 <USBD_StdEPReq+0x298>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 8008a3a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	da11      	bge.n	8008a66 <USBD_StdEPReq+0x1ee>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008a42:	7bbb      	ldrb	r3, [r7, #14]
 8008a44:	f003 020f 	and.w	r2, r3, #15
 8008a48:	6879      	ldr	r1, [r7, #4]
 8008a4a:	4613      	mov	r3, r2
 8008a4c:	009b      	lsls	r3, r3, #2
 8008a4e:	4413      	add	r3, r2
 8008a50:	009b      	lsls	r3, r3, #2
 8008a52:	440b      	add	r3, r1
 8008a54:	3324      	adds	r3, #36	@ 0x24
 8008a56:	881b      	ldrh	r3, [r3, #0]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d117      	bne.n	8008a8c <USBD_StdEPReq+0x214>
          {
            USBD_CtlError(pdev, req);
 8008a5c:	6839      	ldr	r1, [r7, #0]
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f000 fb91 	bl	8009186 <USBD_CtlError>
            break;
 8008a64:	e054      	b.n	8008b10 <USBD_StdEPReq+0x298>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008a66:	7bbb      	ldrb	r3, [r7, #14]
 8008a68:	f003 020f 	and.w	r2, r3, #15
 8008a6c:	6879      	ldr	r1, [r7, #4]
 8008a6e:	4613      	mov	r3, r2
 8008a70:	009b      	lsls	r3, r3, #2
 8008a72:	4413      	add	r3, r2
 8008a74:	009b      	lsls	r3, r3, #2
 8008a76:	440b      	add	r3, r1
 8008a78:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008a7c:	881b      	ldrh	r3, [r3, #0]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d104      	bne.n	8008a8c <USBD_StdEPReq+0x214>
          {
            USBD_CtlError(pdev, req);
 8008a82:	6839      	ldr	r1, [r7, #0]
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f000 fb7e 	bl	8009186 <USBD_CtlError>
            break;
 8008a8a:	e041      	b.n	8008b10 <USBD_StdEPReq+0x298>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008a8c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	da0b      	bge.n	8008aac <USBD_StdEPReq+0x234>
 8008a94:	7bbb      	ldrb	r3, [r7, #14]
 8008a96:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008a9a:	4613      	mov	r3, r2
 8008a9c:	009b      	lsls	r3, r3, #2
 8008a9e:	4413      	add	r3, r2
 8008aa0:	009b      	lsls	r3, r3, #2
 8008aa2:	3310      	adds	r3, #16
 8008aa4:	687a      	ldr	r2, [r7, #4]
 8008aa6:	4413      	add	r3, r2
 8008aa8:	3304      	adds	r3, #4
 8008aaa:	e00b      	b.n	8008ac4 <USBD_StdEPReq+0x24c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8008aac:	7bbb      	ldrb	r3, [r7, #14]
 8008aae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008ab2:	4613      	mov	r3, r2
 8008ab4:	009b      	lsls	r3, r3, #2
 8008ab6:	4413      	add	r3, r2
 8008ab8:	009b      	lsls	r3, r3, #2
 8008aba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008abe:	687a      	ldr	r2, [r7, #4]
 8008ac0:	4413      	add	r3, r2
 8008ac2:	3304      	adds	r3, #4
 8008ac4:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008ac6:	7bbb      	ldrb	r3, [r7, #14]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d002      	beq.n	8008ad2 <USBD_StdEPReq+0x25a>
 8008acc:	7bbb      	ldrb	r3, [r7, #14]
 8008ace:	2b80      	cmp	r3, #128	@ 0x80
 8008ad0:	d103      	bne.n	8008ada <USBD_StdEPReq+0x262>
          {
            pep->status = 0x0000U;
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	601a      	str	r2, [r3, #0]
 8008ad8:	e00e      	b.n	8008af8 <USBD_StdEPReq+0x280>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008ada:	7bbb      	ldrb	r3, [r7, #14]
 8008adc:	4619      	mov	r1, r3
 8008ade:	6878      	ldr	r0, [r7, #4]
 8008ae0:	f001 fa65 	bl	8009fae <USBD_LL_IsStallEP>
 8008ae4:	4603      	mov	r3, r0
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d003      	beq.n	8008af2 <USBD_StdEPReq+0x27a>
          {
            pep->status = 0x0001U;
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	2201      	movs	r2, #1
 8008aee:	601a      	str	r2, [r3, #0]
 8008af0:	e002      	b.n	8008af8 <USBD_StdEPReq+0x280>
          }
          else
          {
            pep->status = 0x0000U;
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	2200      	movs	r2, #0
 8008af6:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	2202      	movs	r2, #2
 8008afc:	4619      	mov	r1, r3
 8008afe:	6878      	ldr	r0, [r7, #4]
 8008b00:	f000 fbb2 	bl	8009268 <USBD_CtlSendData>
          break;
 8008b04:	e004      	b.n	8008b10 <USBD_StdEPReq+0x298>

      default:
        USBD_CtlError(pdev, req);
 8008b06:	6839      	ldr	r1, [r7, #0]
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f000 fb3c 	bl	8009186 <USBD_CtlError>
        break;
 8008b0e:	bf00      	nop
      }
      break;
 8008b10:	e004      	b.n	8008b1c <USBD_StdEPReq+0x2a4>

    default:
      USBD_CtlError(pdev, req);
 8008b12:	6839      	ldr	r1, [r7, #0]
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f000 fb36 	bl	8009186 <USBD_CtlError>
      break;
 8008b1a:	bf00      	nop
    }
    break;
 8008b1c:	e004      	b.n	8008b28 <USBD_StdEPReq+0x2b0>

  default:
    USBD_CtlError(pdev, req);
 8008b1e:	6839      	ldr	r1, [r7, #0]
 8008b20:	6878      	ldr	r0, [r7, #4]
 8008b22:	f000 fb30 	bl	8009186 <USBD_CtlError>
    break;
 8008b26:	bf00      	nop
  }

  return ret;
 8008b28:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	3710      	adds	r7, #16
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	bd80      	pop	{r7, pc}
	...

08008b34 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b084      	sub	sp, #16
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008b3e:	2300      	movs	r3, #0
 8008b40:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008b42:	2300      	movs	r3, #0
 8008b44:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008b46:	2300      	movs	r3, #0
 8008b48:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	885b      	ldrh	r3, [r3, #2]
 8008b4e:	0a1b      	lsrs	r3, r3, #8
 8008b50:	b29b      	uxth	r3, r3
 8008b52:	3b01      	subs	r3, #1
 8008b54:	2b06      	cmp	r3, #6
 8008b56:	f200 8128 	bhi.w	8008daa <USBD_GetDescriptor+0x276>
 8008b5a:	a201      	add	r2, pc, #4	@ (adr r2, 8008b60 <USBD_GetDescriptor+0x2c>)
 8008b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b60:	08008b7d 	.word	0x08008b7d
 8008b64:	08008b95 	.word	0x08008b95
 8008b68:	08008bd5 	.word	0x08008bd5
 8008b6c:	08008dab 	.word	0x08008dab
 8008b70:	08008dab 	.word	0x08008dab
 8008b74:	08008d4b 	.word	0x08008d4b
 8008b78:	08008d77 	.word	0x08008d77
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	687a      	ldr	r2, [r7, #4]
 8008b86:	7c12      	ldrb	r2, [r2, #16]
 8008b88:	f107 0108 	add.w	r1, r7, #8
 8008b8c:	4610      	mov	r0, r2
 8008b8e:	4798      	blx	r3
 8008b90:	60f8      	str	r0, [r7, #12]
    break;
 8008b92:	e112      	b.n	8008dba <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	7c1b      	ldrb	r3, [r3, #16]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d10d      	bne.n	8008bb8 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ba4:	f107 0208 	add.w	r2, r7, #8
 8008ba8:	4610      	mov	r0, r2
 8008baa:	4798      	blx	r3
 8008bac:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	3301      	adds	r3, #1
 8008bb2:	2202      	movs	r2, #2
 8008bb4:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8008bb6:	e100      	b.n	8008dba <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bc0:	f107 0208 	add.w	r2, r7, #8
 8008bc4:	4610      	mov	r0, r2
 8008bc6:	4798      	blx	r3
 8008bc8:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	3301      	adds	r3, #1
 8008bce:	2202      	movs	r2, #2
 8008bd0:	701a      	strb	r2, [r3, #0]
    break;
 8008bd2:	e0f2      	b.n	8008dba <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	885b      	ldrh	r3, [r3, #2]
 8008bd8:	b2db      	uxtb	r3, r3
 8008bda:	2b05      	cmp	r3, #5
 8008bdc:	f200 80ac 	bhi.w	8008d38 <USBD_GetDescriptor+0x204>
 8008be0:	a201      	add	r2, pc, #4	@ (adr r2, 8008be8 <USBD_GetDescriptor+0xb4>)
 8008be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008be6:	bf00      	nop
 8008be8:	08008c01 	.word	0x08008c01
 8008bec:	08008c35 	.word	0x08008c35
 8008bf0:	08008c69 	.word	0x08008c69
 8008bf4:	08008c9d 	.word	0x08008c9d
 8008bf8:	08008cd1 	.word	0x08008cd1
 8008bfc:	08008d05 	.word	0x08008d05
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c06:	685b      	ldr	r3, [r3, #4]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d00b      	beq.n	8008c24 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c12:	685b      	ldr	r3, [r3, #4]
 8008c14:	687a      	ldr	r2, [r7, #4]
 8008c16:	7c12      	ldrb	r2, [r2, #16]
 8008c18:	f107 0108 	add.w	r1, r7, #8
 8008c1c:	4610      	mov	r0, r2
 8008c1e:	4798      	blx	r3
 8008c20:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008c22:	e091      	b.n	8008d48 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008c24:	6839      	ldr	r1, [r7, #0]
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f000 faad 	bl	8009186 <USBD_CtlError>
        err++;
 8008c2c:	7afb      	ldrb	r3, [r7, #11]
 8008c2e:	3301      	adds	r3, #1
 8008c30:	72fb      	strb	r3, [r7, #11]
      break;
 8008c32:	e089      	b.n	8008d48 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c3a:	689b      	ldr	r3, [r3, #8]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d00b      	beq.n	8008c58 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c46:	689b      	ldr	r3, [r3, #8]
 8008c48:	687a      	ldr	r2, [r7, #4]
 8008c4a:	7c12      	ldrb	r2, [r2, #16]
 8008c4c:	f107 0108 	add.w	r1, r7, #8
 8008c50:	4610      	mov	r0, r2
 8008c52:	4798      	blx	r3
 8008c54:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008c56:	e077      	b.n	8008d48 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008c58:	6839      	ldr	r1, [r7, #0]
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	f000 fa93 	bl	8009186 <USBD_CtlError>
        err++;
 8008c60:	7afb      	ldrb	r3, [r7, #11]
 8008c62:	3301      	adds	r3, #1
 8008c64:	72fb      	strb	r3, [r7, #11]
      break;
 8008c66:	e06f      	b.n	8008d48 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c6e:	68db      	ldr	r3, [r3, #12]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d00b      	beq.n	8008c8c <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c7a:	68db      	ldr	r3, [r3, #12]
 8008c7c:	687a      	ldr	r2, [r7, #4]
 8008c7e:	7c12      	ldrb	r2, [r2, #16]
 8008c80:	f107 0108 	add.w	r1, r7, #8
 8008c84:	4610      	mov	r0, r2
 8008c86:	4798      	blx	r3
 8008c88:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008c8a:	e05d      	b.n	8008d48 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008c8c:	6839      	ldr	r1, [r7, #0]
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	f000 fa79 	bl	8009186 <USBD_CtlError>
        err++;
 8008c94:	7afb      	ldrb	r3, [r7, #11]
 8008c96:	3301      	adds	r3, #1
 8008c98:	72fb      	strb	r3, [r7, #11]
      break;
 8008c9a:	e055      	b.n	8008d48 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ca2:	691b      	ldr	r3, [r3, #16]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d00b      	beq.n	8008cc0 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008cae:	691b      	ldr	r3, [r3, #16]
 8008cb0:	687a      	ldr	r2, [r7, #4]
 8008cb2:	7c12      	ldrb	r2, [r2, #16]
 8008cb4:	f107 0108 	add.w	r1, r7, #8
 8008cb8:	4610      	mov	r0, r2
 8008cba:	4798      	blx	r3
 8008cbc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008cbe:	e043      	b.n	8008d48 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008cc0:	6839      	ldr	r1, [r7, #0]
 8008cc2:	6878      	ldr	r0, [r7, #4]
 8008cc4:	f000 fa5f 	bl	8009186 <USBD_CtlError>
        err++;
 8008cc8:	7afb      	ldrb	r3, [r7, #11]
 8008cca:	3301      	adds	r3, #1
 8008ccc:	72fb      	strb	r3, [r7, #11]
      break;
 8008cce:	e03b      	b.n	8008d48 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008cd6:	695b      	ldr	r3, [r3, #20]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d00b      	beq.n	8008cf4 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ce2:	695b      	ldr	r3, [r3, #20]
 8008ce4:	687a      	ldr	r2, [r7, #4]
 8008ce6:	7c12      	ldrb	r2, [r2, #16]
 8008ce8:	f107 0108 	add.w	r1, r7, #8
 8008cec:	4610      	mov	r0, r2
 8008cee:	4798      	blx	r3
 8008cf0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008cf2:	e029      	b.n	8008d48 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008cf4:	6839      	ldr	r1, [r7, #0]
 8008cf6:	6878      	ldr	r0, [r7, #4]
 8008cf8:	f000 fa45 	bl	8009186 <USBD_CtlError>
        err++;
 8008cfc:	7afb      	ldrb	r3, [r7, #11]
 8008cfe:	3301      	adds	r3, #1
 8008d00:	72fb      	strb	r3, [r7, #11]
      break;
 8008d02:	e021      	b.n	8008d48 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d0a:	699b      	ldr	r3, [r3, #24]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d00b      	beq.n	8008d28 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d16:	699b      	ldr	r3, [r3, #24]
 8008d18:	687a      	ldr	r2, [r7, #4]
 8008d1a:	7c12      	ldrb	r2, [r2, #16]
 8008d1c:	f107 0108 	add.w	r1, r7, #8
 8008d20:	4610      	mov	r0, r2
 8008d22:	4798      	blx	r3
 8008d24:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008d26:	e00f      	b.n	8008d48 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008d28:	6839      	ldr	r1, [r7, #0]
 8008d2a:	6878      	ldr	r0, [r7, #4]
 8008d2c:	f000 fa2b 	bl	8009186 <USBD_CtlError>
        err++;
 8008d30:	7afb      	ldrb	r3, [r7, #11]
 8008d32:	3301      	adds	r3, #1
 8008d34:	72fb      	strb	r3, [r7, #11]
      break;
 8008d36:	e007      	b.n	8008d48 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 8008d38:	6839      	ldr	r1, [r7, #0]
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f000 fa23 	bl	8009186 <USBD_CtlError>
      err++;
 8008d40:	7afb      	ldrb	r3, [r7, #11]
 8008d42:	3301      	adds	r3, #1
 8008d44:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 8008d46:	bf00      	nop
    }
    break;
 8008d48:	e037      	b.n	8008dba <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	7c1b      	ldrb	r3, [r3, #16]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d109      	bne.n	8008d66 <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d5a:	f107 0208 	add.w	r2, r7, #8
 8008d5e:	4610      	mov	r0, r2
 8008d60:	4798      	blx	r3
 8008d62:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8008d64:	e029      	b.n	8008dba <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8008d66:	6839      	ldr	r1, [r7, #0]
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f000 fa0c 	bl	8009186 <USBD_CtlError>
      err++;
 8008d6e:	7afb      	ldrb	r3, [r7, #11]
 8008d70:	3301      	adds	r3, #1
 8008d72:	72fb      	strb	r3, [r7, #11]
    break;
 8008d74:	e021      	b.n	8008dba <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	7c1b      	ldrb	r3, [r3, #16]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d10d      	bne.n	8008d9a <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d86:	f107 0208 	add.w	r2, r7, #8
 8008d8a:	4610      	mov	r0, r2
 8008d8c:	4798      	blx	r3
 8008d8e:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	3301      	adds	r3, #1
 8008d94:	2207      	movs	r2, #7
 8008d96:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8008d98:	e00f      	b.n	8008dba <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8008d9a:	6839      	ldr	r1, [r7, #0]
 8008d9c:	6878      	ldr	r0, [r7, #4]
 8008d9e:	f000 f9f2 	bl	8009186 <USBD_CtlError>
      err++;
 8008da2:	7afb      	ldrb	r3, [r7, #11]
 8008da4:	3301      	adds	r3, #1
 8008da6:	72fb      	strb	r3, [r7, #11]
    break;
 8008da8:	e007      	b.n	8008dba <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 8008daa:	6839      	ldr	r1, [r7, #0]
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	f000 f9ea 	bl	8009186 <USBD_CtlError>
    err++;
 8008db2:	7afb      	ldrb	r3, [r7, #11]
 8008db4:	3301      	adds	r3, #1
 8008db6:	72fb      	strb	r3, [r7, #11]
    break;
 8008db8:	bf00      	nop
  }

  if (err != 0U)
 8008dba:	7afb      	ldrb	r3, [r7, #11]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d11e      	bne.n	8008dfe <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	88db      	ldrh	r3, [r3, #6]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d016      	beq.n	8008df6 <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 8008dc8:	893b      	ldrh	r3, [r7, #8]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d00e      	beq.n	8008dec <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	88da      	ldrh	r2, [r3, #6]
 8008dd2:	893b      	ldrh	r3, [r7, #8]
 8008dd4:	4293      	cmp	r3, r2
 8008dd6:	bf28      	it	cs
 8008dd8:	4613      	movcs	r3, r2
 8008dda:	b29b      	uxth	r3, r3
 8008ddc:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8008dde:	893b      	ldrh	r3, [r7, #8]
 8008de0:	461a      	mov	r2, r3
 8008de2:	68f9      	ldr	r1, [r7, #12]
 8008de4:	6878      	ldr	r0, [r7, #4]
 8008de6:	f000 fa3f 	bl	8009268 <USBD_CtlSendData>
 8008dea:	e009      	b.n	8008e00 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8008dec:	6839      	ldr	r1, [r7, #0]
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	f000 f9c9 	bl	8009186 <USBD_CtlError>
 8008df4:	e004      	b.n	8008e00 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 8008df6:	6878      	ldr	r0, [r7, #4]
 8008df8:	f000 fa90 	bl	800931c <USBD_CtlSendStatus>
 8008dfc:	e000      	b.n	8008e00 <USBD_GetDescriptor+0x2cc>
    return;
 8008dfe:	bf00      	nop
    }
  }
}
 8008e00:	3710      	adds	r7, #16
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}
 8008e06:	bf00      	nop

08008e08 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b084      	sub	sp, #16
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
 8008e10:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	889b      	ldrh	r3, [r3, #4]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d130      	bne.n	8008e7c <USBD_SetAddress+0x74>
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	88db      	ldrh	r3, [r3, #6]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d12c      	bne.n	8008e7c <USBD_SetAddress+0x74>
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	885b      	ldrh	r3, [r3, #2]
 8008e26:	2b7f      	cmp	r3, #127	@ 0x7f
 8008e28:	d828      	bhi.n	8008e7c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	885b      	ldrh	r3, [r3, #2]
 8008e2e:	b2db      	uxtb	r3, r3
 8008e30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008e34:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e3c:	2b03      	cmp	r3, #3
 8008e3e:	d104      	bne.n	8008e4a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008e40:	6839      	ldr	r1, [r7, #0]
 8008e42:	6878      	ldr	r0, [r7, #4]
 8008e44:	f000 f99f 	bl	8009186 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e48:	e01d      	b.n	8008e86 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	7bfa      	ldrb	r2, [r7, #15]
 8008e4e:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008e52:	7bfb      	ldrb	r3, [r7, #15]
 8008e54:	4619      	mov	r1, r3
 8008e56:	6878      	ldr	r0, [r7, #4]
 8008e58:	f001 f8d5 	bl	800a006 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f000 fa5d 	bl	800931c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008e62:	7bfb      	ldrb	r3, [r7, #15]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d004      	beq.n	8008e72 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2202      	movs	r2, #2
 8008e6c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e70:	e009      	b.n	8008e86 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	2201      	movs	r2, #1
 8008e76:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e7a:	e004      	b.n	8008e86 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008e7c:	6839      	ldr	r1, [r7, #0]
 8008e7e:	6878      	ldr	r0, [r7, #4]
 8008e80:	f000 f981 	bl	8009186 <USBD_CtlError>
  }
}
 8008e84:	bf00      	nop
 8008e86:	bf00      	nop
 8008e88:	3710      	adds	r7, #16
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bd80      	pop	{r7, pc}
	...

08008e90 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b084      	sub	sp, #16
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
 8008e98:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	885b      	ldrh	r3, [r3, #2]
 8008ea2:	b2da      	uxtb	r2, r3
 8008ea4:	4b4b      	ldr	r3, [pc, #300]	@ (8008fd4 <USBD_SetConfig+0x144>)
 8008ea6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008ea8:	4b4a      	ldr	r3, [pc, #296]	@ (8008fd4 <USBD_SetConfig+0x144>)
 8008eaa:	781b      	ldrb	r3, [r3, #0]
 8008eac:	2b01      	cmp	r3, #1
 8008eae:	d905      	bls.n	8008ebc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008eb0:	6839      	ldr	r1, [r7, #0]
 8008eb2:	6878      	ldr	r0, [r7, #4]
 8008eb4:	f000 f967 	bl	8009186 <USBD_CtlError>
    return USBD_FAIL;
 8008eb8:	2303      	movs	r3, #3
 8008eba:	e087      	b.n	8008fcc <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ec2:	2b02      	cmp	r3, #2
 8008ec4:	d002      	beq.n	8008ecc <USBD_SetConfig+0x3c>
 8008ec6:	2b03      	cmp	r3, #3
 8008ec8:	d025      	beq.n	8008f16 <USBD_SetConfig+0x86>
 8008eca:	e071      	b.n	8008fb0 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 8008ecc:	4b41      	ldr	r3, [pc, #260]	@ (8008fd4 <USBD_SetConfig+0x144>)
 8008ece:	781b      	ldrb	r3, [r3, #0]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d01c      	beq.n	8008f0e <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 8008ed4:	4b3f      	ldr	r3, [pc, #252]	@ (8008fd4 <USBD_SetConfig+0x144>)
 8008ed6:	781b      	ldrb	r3, [r3, #0]
 8008ed8:	461a      	mov	r2, r3
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 8008ede:	4b3d      	ldr	r3, [pc, #244]	@ (8008fd4 <USBD_SetConfig+0x144>)
 8008ee0:	781b      	ldrb	r3, [r3, #0]
 8008ee2:	4619      	mov	r1, r3
 8008ee4:	6878      	ldr	r0, [r7, #4]
 8008ee6:	f7ff f999 	bl	800821c <USBD_SetClassConfig>
 8008eea:	4603      	mov	r3, r0
 8008eec:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 8008eee:	7bfb      	ldrb	r3, [r7, #15]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d004      	beq.n	8008efe <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8008ef4:	6839      	ldr	r1, [r7, #0]
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	f000 f945 	bl	8009186 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8008efc:	e065      	b.n	8008fca <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8008efe:	6878      	ldr	r0, [r7, #4]
 8008f00:	f000 fa0c 	bl	800931c <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2203      	movs	r2, #3
 8008f08:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    break;
 8008f0c:	e05d      	b.n	8008fca <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8008f0e:	6878      	ldr	r0, [r7, #4]
 8008f10:	f000 fa04 	bl	800931c <USBD_CtlSendStatus>
    break;
 8008f14:	e059      	b.n	8008fca <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8008f16:	4b2f      	ldr	r3, [pc, #188]	@ (8008fd4 <USBD_SetConfig+0x144>)
 8008f18:	781b      	ldrb	r3, [r3, #0]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d112      	bne.n	8008f44 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2202      	movs	r2, #2
 8008f22:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      pdev->dev_config = cfgidx;
 8008f26:	4b2b      	ldr	r3, [pc, #172]	@ (8008fd4 <USBD_SetConfig+0x144>)
 8008f28:	781b      	ldrb	r3, [r3, #0]
 8008f2a:	461a      	mov	r2, r3
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008f30:	4b28      	ldr	r3, [pc, #160]	@ (8008fd4 <USBD_SetConfig+0x144>)
 8008f32:	781b      	ldrb	r3, [r3, #0]
 8008f34:	4619      	mov	r1, r3
 8008f36:	6878      	ldr	r0, [r7, #4]
 8008f38:	f7ff f98c 	bl	8008254 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8008f3c:	6878      	ldr	r0, [r7, #4]
 8008f3e:	f000 f9ed 	bl	800931c <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8008f42:	e042      	b.n	8008fca <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8008f44:	4b23      	ldr	r3, [pc, #140]	@ (8008fd4 <USBD_SetConfig+0x144>)
 8008f46:	781b      	ldrb	r3, [r3, #0]
 8008f48:	461a      	mov	r2, r3
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	685b      	ldr	r3, [r3, #4]
 8008f4e:	429a      	cmp	r2, r3
 8008f50:	d02a      	beq.n	8008fa8 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	685b      	ldr	r3, [r3, #4]
 8008f56:	b2db      	uxtb	r3, r3
 8008f58:	4619      	mov	r1, r3
 8008f5a:	6878      	ldr	r0, [r7, #4]
 8008f5c:	f7ff f97a 	bl	8008254 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8008f60:	4b1c      	ldr	r3, [pc, #112]	@ (8008fd4 <USBD_SetConfig+0x144>)
 8008f62:	781b      	ldrb	r3, [r3, #0]
 8008f64:	461a      	mov	r2, r3
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8008f6a:	4b1a      	ldr	r3, [pc, #104]	@ (8008fd4 <USBD_SetConfig+0x144>)
 8008f6c:	781b      	ldrb	r3, [r3, #0]
 8008f6e:	4619      	mov	r1, r3
 8008f70:	6878      	ldr	r0, [r7, #4]
 8008f72:	f7ff f953 	bl	800821c <USBD_SetClassConfig>
 8008f76:	4603      	mov	r3, r0
 8008f78:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 8008f7a:	7bfb      	ldrb	r3, [r7, #15]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d00f      	beq.n	8008fa0 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 8008f80:	6839      	ldr	r1, [r7, #0]
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	f000 f8ff 	bl	8009186 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	685b      	ldr	r3, [r3, #4]
 8008f8c:	b2db      	uxtb	r3, r3
 8008f8e:	4619      	mov	r1, r3
 8008f90:	6878      	ldr	r0, [r7, #4]
 8008f92:	f7ff f95f 	bl	8008254 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	2202      	movs	r2, #2
 8008f9a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    break;
 8008f9e:	e014      	b.n	8008fca <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8008fa0:	6878      	ldr	r0, [r7, #4]
 8008fa2:	f000 f9bb 	bl	800931c <USBD_CtlSendStatus>
    break;
 8008fa6:	e010      	b.n	8008fca <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8008fa8:	6878      	ldr	r0, [r7, #4]
 8008faa:	f000 f9b7 	bl	800931c <USBD_CtlSendStatus>
    break;
 8008fae:	e00c      	b.n	8008fca <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 8008fb0:	6839      	ldr	r1, [r7, #0]
 8008fb2:	6878      	ldr	r0, [r7, #4]
 8008fb4:	f000 f8e7 	bl	8009186 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008fb8:	4b06      	ldr	r3, [pc, #24]	@ (8008fd4 <USBD_SetConfig+0x144>)
 8008fba:	781b      	ldrb	r3, [r3, #0]
 8008fbc:	4619      	mov	r1, r3
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f7ff f948 	bl	8008254 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 8008fc4:	2303      	movs	r3, #3
 8008fc6:	73fb      	strb	r3, [r7, #15]
    break;
 8008fc8:	bf00      	nop
  }

  return ret;
 8008fca:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	3710      	adds	r7, #16
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	bd80      	pop	{r7, pc}
 8008fd4:	200004be 	.word	0x200004be

08008fd8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b082      	sub	sp, #8
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
 8008fe0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	88db      	ldrh	r3, [r3, #6]
 8008fe6:	2b01      	cmp	r3, #1
 8008fe8:	d004      	beq.n	8008ff4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008fea:	6839      	ldr	r1, [r7, #0]
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f000 f8ca 	bl	8009186 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 8008ff2:	e022      	b.n	800903a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ffa:	2b02      	cmp	r3, #2
 8008ffc:	dc02      	bgt.n	8009004 <USBD_GetConfig+0x2c>
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	dc03      	bgt.n	800900a <USBD_GetConfig+0x32>
 8009002:	e015      	b.n	8009030 <USBD_GetConfig+0x58>
 8009004:	2b03      	cmp	r3, #3
 8009006:	d00b      	beq.n	8009020 <USBD_GetConfig+0x48>
 8009008:	e012      	b.n	8009030 <USBD_GetConfig+0x58>
      pdev->dev_default_config = 0U;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2200      	movs	r2, #0
 800900e:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	3308      	adds	r3, #8
 8009014:	2201      	movs	r2, #1
 8009016:	4619      	mov	r1, r3
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f000 f925 	bl	8009268 <USBD_CtlSendData>
      break;
 800901e:	e00c      	b.n	800903a <USBD_GetConfig+0x62>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	3304      	adds	r3, #4
 8009024:	2201      	movs	r2, #1
 8009026:	4619      	mov	r1, r3
 8009028:	6878      	ldr	r0, [r7, #4]
 800902a:	f000 f91d 	bl	8009268 <USBD_CtlSendData>
      break;
 800902e:	e004      	b.n	800903a <USBD_GetConfig+0x62>
      USBD_CtlError(pdev, req);
 8009030:	6839      	ldr	r1, [r7, #0]
 8009032:	6878      	ldr	r0, [r7, #4]
 8009034:	f000 f8a7 	bl	8009186 <USBD_CtlError>
      break;
 8009038:	bf00      	nop
}
 800903a:	bf00      	nop
 800903c:	3708      	adds	r7, #8
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}

08009042 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009042:	b580      	push	{r7, lr}
 8009044:	b082      	sub	sp, #8
 8009046:	af00      	add	r7, sp, #0
 8009048:	6078      	str	r0, [r7, #4]
 800904a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009052:	3b01      	subs	r3, #1
 8009054:	2b02      	cmp	r3, #2
 8009056:	d81e      	bhi.n	8009096 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8009058:	683b      	ldr	r3, [r7, #0]
 800905a:	88db      	ldrh	r3, [r3, #6]
 800905c:	2b02      	cmp	r3, #2
 800905e:	d004      	beq.n	800906a <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 8009060:	6839      	ldr	r1, [r7, #0]
 8009062:	6878      	ldr	r0, [r7, #4]
 8009064:	f000 f88f 	bl	8009186 <USBD_CtlError>
      break;
 8009068:	e01a      	b.n	80090a0 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	2201      	movs	r2, #1
 800906e:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009076:	2b00      	cmp	r3, #0
 8009078:	d005      	beq.n	8009086 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	68db      	ldr	r3, [r3, #12]
 800907e:	f043 0202 	orr.w	r2, r3, #2
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	330c      	adds	r3, #12
 800908a:	2202      	movs	r2, #2
 800908c:	4619      	mov	r1, r3
 800908e:	6878      	ldr	r0, [r7, #4]
 8009090:	f000 f8ea 	bl	8009268 <USBD_CtlSendData>
    break;
 8009094:	e004      	b.n	80090a0 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8009096:	6839      	ldr	r1, [r7, #0]
 8009098:	6878      	ldr	r0, [r7, #4]
 800909a:	f000 f874 	bl	8009186 <USBD_CtlError>
    break;
 800909e:	bf00      	nop
  }
}
 80090a0:	bf00      	nop
 80090a2:	3708      	adds	r7, #8
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}

080090a8 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b082      	sub	sp, #8
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
 80090b0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	885b      	ldrh	r3, [r3, #2]
 80090b6:	2b01      	cmp	r3, #1
 80090b8:	d106      	bne.n	80090c8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	2201      	movs	r2, #1
 80090be:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80090c2:	6878      	ldr	r0, [r7, #4]
 80090c4:	f000 f92a 	bl	800931c <USBD_CtlSendStatus>
  }
}
 80090c8:	bf00      	nop
 80090ca:	3708      	adds	r7, #8
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bd80      	pop	{r7, pc}

080090d0 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b082      	sub	sp, #8
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
 80090d8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090e0:	3b01      	subs	r3, #1
 80090e2:	2b02      	cmp	r3, #2
 80090e4:	d80b      	bhi.n	80090fe <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	885b      	ldrh	r3, [r3, #2]
 80090ea:	2b01      	cmp	r3, #1
 80090ec:	d10c      	bne.n	8009108 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2200      	movs	r2, #0
 80090f2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f000 f910 	bl	800931c <USBD_CtlSendStatus>
      }
      break;
 80090fc:	e004      	b.n	8009108 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80090fe:	6839      	ldr	r1, [r7, #0]
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f000 f840 	bl	8009186 <USBD_CtlError>
      break;
 8009106:	e000      	b.n	800910a <USBD_ClrFeature+0x3a>
      break;
 8009108:	bf00      	nop
  }
}
 800910a:	bf00      	nop
 800910c:	3708      	adds	r7, #8
 800910e:	46bd      	mov	sp, r7
 8009110:	bd80      	pop	{r7, pc}

08009112 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009112:	b580      	push	{r7, lr}
 8009114:	b084      	sub	sp, #16
 8009116:	af00      	add	r7, sp, #0
 8009118:	6078      	str	r0, [r7, #4]
 800911a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800911c:	683b      	ldr	r3, [r7, #0]
 800911e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	781a      	ldrb	r2, [r3, #0]
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	3301      	adds	r3, #1
 800912c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	781a      	ldrb	r2, [r3, #0]
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	3301      	adds	r3, #1
 800913a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800913c:	68f8      	ldr	r0, [r7, #12]
 800913e:	f7ff fac6 	bl	80086ce <SWAPBYTE>
 8009142:	4603      	mov	r3, r0
 8009144:	461a      	mov	r2, r3
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	3301      	adds	r3, #1
 800914e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	3301      	adds	r3, #1
 8009154:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009156:	68f8      	ldr	r0, [r7, #12]
 8009158:	f7ff fab9 	bl	80086ce <SWAPBYTE>
 800915c:	4603      	mov	r3, r0
 800915e:	461a      	mov	r2, r3
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	3301      	adds	r3, #1
 8009168:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	3301      	adds	r3, #1
 800916e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009170:	68f8      	ldr	r0, [r7, #12]
 8009172:	f7ff faac 	bl	80086ce <SWAPBYTE>
 8009176:	4603      	mov	r3, r0
 8009178:	461a      	mov	r2, r3
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	80da      	strh	r2, [r3, #6]
}
 800917e:	bf00      	nop
 8009180:	3710      	adds	r7, #16
 8009182:	46bd      	mov	sp, r7
 8009184:	bd80      	pop	{r7, pc}

08009186 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009186:	b580      	push	{r7, lr}
 8009188:	b082      	sub	sp, #8
 800918a:	af00      	add	r7, sp, #0
 800918c:	6078      	str	r0, [r7, #4]
 800918e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009190:	2180      	movs	r1, #128	@ 0x80
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f000 fecd 	bl	8009f32 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009198:	2100      	movs	r1, #0
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	f000 fec9 	bl	8009f32 <USBD_LL_StallEP>
}
 80091a0:	bf00      	nop
 80091a2:	3708      	adds	r7, #8
 80091a4:	46bd      	mov	sp, r7
 80091a6:	bd80      	pop	{r7, pc}

080091a8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b086      	sub	sp, #24
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	60f8      	str	r0, [r7, #12]
 80091b0:	60b9      	str	r1, [r7, #8]
 80091b2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80091b4:	2300      	movs	r3, #0
 80091b6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d036      	beq.n	800922c <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80091c2:	6938      	ldr	r0, [r7, #16]
 80091c4:	f000 f836 	bl	8009234 <USBD_GetLen>
 80091c8:	4603      	mov	r3, r0
 80091ca:	3301      	adds	r3, #1
 80091cc:	b29b      	uxth	r3, r3
 80091ce:	005b      	lsls	r3, r3, #1
 80091d0:	b29a      	uxth	r2, r3
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80091d6:	7dfb      	ldrb	r3, [r7, #23]
 80091d8:	68ba      	ldr	r2, [r7, #8]
 80091da:	4413      	add	r3, r2
 80091dc:	687a      	ldr	r2, [r7, #4]
 80091de:	7812      	ldrb	r2, [r2, #0]
 80091e0:	701a      	strb	r2, [r3, #0]
  idx++;
 80091e2:	7dfb      	ldrb	r3, [r7, #23]
 80091e4:	3301      	adds	r3, #1
 80091e6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80091e8:	7dfb      	ldrb	r3, [r7, #23]
 80091ea:	68ba      	ldr	r2, [r7, #8]
 80091ec:	4413      	add	r3, r2
 80091ee:	2203      	movs	r2, #3
 80091f0:	701a      	strb	r2, [r3, #0]
  idx++;
 80091f2:	7dfb      	ldrb	r3, [r7, #23]
 80091f4:	3301      	adds	r3, #1
 80091f6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80091f8:	e013      	b.n	8009222 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80091fa:	7dfb      	ldrb	r3, [r7, #23]
 80091fc:	68ba      	ldr	r2, [r7, #8]
 80091fe:	4413      	add	r3, r2
 8009200:	693a      	ldr	r2, [r7, #16]
 8009202:	7812      	ldrb	r2, [r2, #0]
 8009204:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009206:	693b      	ldr	r3, [r7, #16]
 8009208:	3301      	adds	r3, #1
 800920a:	613b      	str	r3, [r7, #16]
    idx++;
 800920c:	7dfb      	ldrb	r3, [r7, #23]
 800920e:	3301      	adds	r3, #1
 8009210:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009212:	7dfb      	ldrb	r3, [r7, #23]
 8009214:	68ba      	ldr	r2, [r7, #8]
 8009216:	4413      	add	r3, r2
 8009218:	2200      	movs	r2, #0
 800921a:	701a      	strb	r2, [r3, #0]
    idx++;
 800921c:	7dfb      	ldrb	r3, [r7, #23]
 800921e:	3301      	adds	r3, #1
 8009220:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009222:	693b      	ldr	r3, [r7, #16]
 8009224:	781b      	ldrb	r3, [r3, #0]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d1e7      	bne.n	80091fa <USBD_GetString+0x52>
 800922a:	e000      	b.n	800922e <USBD_GetString+0x86>
    return;
 800922c:	bf00      	nop
  }
}
 800922e:	3718      	adds	r7, #24
 8009230:	46bd      	mov	sp, r7
 8009232:	bd80      	pop	{r7, pc}

08009234 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009234:	b480      	push	{r7}
 8009236:	b085      	sub	sp, #20
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800923c:	2300      	movs	r3, #0
 800923e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009244:	e005      	b.n	8009252 <USBD_GetLen+0x1e>
  {
    len++;
 8009246:	7bfb      	ldrb	r3, [r7, #15]
 8009248:	3301      	adds	r3, #1
 800924a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800924c:	68bb      	ldr	r3, [r7, #8]
 800924e:	3301      	adds	r3, #1
 8009250:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009252:	68bb      	ldr	r3, [r7, #8]
 8009254:	781b      	ldrb	r3, [r3, #0]
 8009256:	2b00      	cmp	r3, #0
 8009258:	d1f5      	bne.n	8009246 <USBD_GetLen+0x12>
  }

  return len;
 800925a:	7bfb      	ldrb	r3, [r7, #15]
}
 800925c:	4618      	mov	r0, r3
 800925e:	3714      	adds	r7, #20
 8009260:	46bd      	mov	sp, r7
 8009262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009266:	4770      	bx	lr

08009268 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b084      	sub	sp, #16
 800926c:	af00      	add	r7, sp, #0
 800926e:	60f8      	str	r0, [r7, #12]
 8009270:	60b9      	str	r1, [r7, #8]
 8009272:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	2202      	movs	r2, #2
 8009278:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	687a      	ldr	r2, [r7, #4]
 8009280:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	687a      	ldr	r2, [r7, #4]
 8009286:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	68ba      	ldr	r2, [r7, #8]
 800928c:	2100      	movs	r1, #0
 800928e:	68f8      	ldr	r0, [r7, #12]
 8009290:	f000 fed8 	bl	800a044 <USBD_LL_Transmit>

  return USBD_OK;
 8009294:	2300      	movs	r3, #0
}
 8009296:	4618      	mov	r0, r3
 8009298:	3710      	adds	r7, #16
 800929a:	46bd      	mov	sp, r7
 800929c:	bd80      	pop	{r7, pc}

0800929e <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800929e:	b580      	push	{r7, lr}
 80092a0:	b084      	sub	sp, #16
 80092a2:	af00      	add	r7, sp, #0
 80092a4:	60f8      	str	r0, [r7, #12]
 80092a6:	60b9      	str	r1, [r7, #8]
 80092a8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	68ba      	ldr	r2, [r7, #8]
 80092ae:	2100      	movs	r1, #0
 80092b0:	68f8      	ldr	r0, [r7, #12]
 80092b2:	f000 fec7 	bl	800a044 <USBD_LL_Transmit>

  return USBD_OK;
 80092b6:	2300      	movs	r3, #0
}
 80092b8:	4618      	mov	r0, r3
 80092ba:	3710      	adds	r7, #16
 80092bc:	46bd      	mov	sp, r7
 80092be:	bd80      	pop	{r7, pc}

080092c0 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80092c0:	b580      	push	{r7, lr}
 80092c2:	b084      	sub	sp, #16
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	60f8      	str	r0, [r7, #12]
 80092c8:	60b9      	str	r1, [r7, #8]
 80092ca:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	2203      	movs	r2, #3
 80092d0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	687a      	ldr	r2, [r7, #4]
 80092d8:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
  pdev->ep_out[0].rem_length = len;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	687a      	ldr	r2, [r7, #4]
 80092e0:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	68ba      	ldr	r2, [r7, #8]
 80092e8:	2100      	movs	r1, #0
 80092ea:	68f8      	ldr	r0, [r7, #12]
 80092ec:	f000 fecb 	bl	800a086 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80092f0:	2300      	movs	r3, #0
}
 80092f2:	4618      	mov	r0, r3
 80092f4:	3710      	adds	r7, #16
 80092f6:	46bd      	mov	sp, r7
 80092f8:	bd80      	pop	{r7, pc}

080092fa <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80092fa:	b580      	push	{r7, lr}
 80092fc:	b084      	sub	sp, #16
 80092fe:	af00      	add	r7, sp, #0
 8009300:	60f8      	str	r0, [r7, #12]
 8009302:	60b9      	str	r1, [r7, #8]
 8009304:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	68ba      	ldr	r2, [r7, #8]
 800930a:	2100      	movs	r1, #0
 800930c:	68f8      	ldr	r0, [r7, #12]
 800930e:	f000 feba 	bl	800a086 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009312:	2300      	movs	r3, #0
}
 8009314:	4618      	mov	r0, r3
 8009316:	3710      	adds	r7, #16
 8009318:	46bd      	mov	sp, r7
 800931a:	bd80      	pop	{r7, pc}

0800931c <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b082      	sub	sp, #8
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2204      	movs	r2, #4
 8009328:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800932c:	2300      	movs	r3, #0
 800932e:	2200      	movs	r2, #0
 8009330:	2100      	movs	r1, #0
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f000 fe86 	bl	800a044 <USBD_LL_Transmit>

  return USBD_OK;
 8009338:	2300      	movs	r3, #0
}
 800933a:	4618      	mov	r0, r3
 800933c:	3708      	adds	r7, #8
 800933e:	46bd      	mov	sp, r7
 8009340:	bd80      	pop	{r7, pc}

08009342 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009342:	b580      	push	{r7, lr}
 8009344:	b082      	sub	sp, #8
 8009346:	af00      	add	r7, sp, #0
 8009348:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	2205      	movs	r2, #5
 800934e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009352:	2300      	movs	r3, #0
 8009354:	2200      	movs	r2, #0
 8009356:	2100      	movs	r1, #0
 8009358:	6878      	ldr	r0, [r7, #4]
 800935a:	f000 fe94 	bl	800a086 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800935e:	2300      	movs	r3, #0
}
 8009360:	4618      	mov	r0, r3
 8009362:	3708      	adds	r7, #8
 8009364:	46bd      	mov	sp, r7
 8009366:	bd80      	pop	{r7, pc}

08009368 <MX_USB_DEVICE_Init>:


USBD_HandleTypeDef hUsbDeviceFS;


void MX_USB_DEVICE_Init() {
 8009368:	b580      	push	{r7, lr}
 800936a:	af00      	add	r7, sp, #0

  USBD_AUDIO_Init_Microphone_Descriptor(&hUsbDeviceFS, MIC_SAMPLE_FREQUENCY, MIC_NUM_CHANNELS);
 800936c:	2201      	movs	r2, #1
 800936e:	f64b 3180 	movw	r1, #48000	@ 0xbb80
 8009372:	4811      	ldr	r0, [pc, #68]	@ (80093b8 <MX_USB_DEVICE_Init+0x50>)
 8009374:	f7fe fbc0 	bl	8007af8 <USBD_AUDIO_Init_Microphone_Descriptor>

  /* Init Device Library, add supported class and start the library. */

  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK ||
 8009378:	2200      	movs	r2, #0
 800937a:	4910      	ldr	r1, [pc, #64]	@ (80093bc <MX_USB_DEVICE_Init+0x54>)
 800937c:	480e      	ldr	r0, [pc, #56]	@ (80093b8 <MX_USB_DEVICE_Init+0x50>)
 800937e:	f7fe fedf 	bl	8008140 <USBD_Init>
 8009382:	4603      	mov	r3, r0
 8009384:	2b00      	cmp	r3, #0
 8009386:	d113      	bne.n	80093b0 <MX_USB_DEVICE_Init+0x48>
      USBD_RegisterClass(&hUsbDeviceFS, &USBD_AUDIO) != USBD_OK ||
 8009388:	490d      	ldr	r1, [pc, #52]	@ (80093c0 <MX_USB_DEVICE_Init+0x58>)
 800938a:	480b      	ldr	r0, [pc, #44]	@ (80093b8 <MX_USB_DEVICE_Init+0x50>)
 800938c:	f7fe ff0e 	bl	80081ac <USBD_RegisterClass>
 8009390:	4603      	mov	r3, r0
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK ||
 8009392:	2b00      	cmp	r3, #0
 8009394:	d10c      	bne.n	80093b0 <MX_USB_DEVICE_Init+0x48>
      USBD_AUDIO_RegisterInterface(&hUsbDeviceFS, &USBD_AUDIO_fops) != USBD_OK ||
 8009396:	490b      	ldr	r1, [pc, #44]	@ (80093c4 <MX_USB_DEVICE_Init+0x5c>)
 8009398:	4807      	ldr	r0, [pc, #28]	@ (80093b8 <MX_USB_DEVICE_Init+0x50>)
 800939a:	f7fe fb99 	bl	8007ad0 <USBD_AUDIO_RegisterInterface>
 800939e:	4603      	mov	r3, r0
      USBD_RegisterClass(&hUsbDeviceFS, &USBD_AUDIO) != USBD_OK ||
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d105      	bne.n	80093b0 <MX_USB_DEVICE_Init+0x48>
      USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 80093a4:	4804      	ldr	r0, [pc, #16]	@ (80093b8 <MX_USB_DEVICE_Init+0x50>)
 80093a6:	f7fe ff22 	bl	80081ee <USBD_Start>
 80093aa:	4603      	mov	r3, r0
      USBD_AUDIO_RegisterInterface(&hUsbDeviceFS, &USBD_AUDIO_fops) != USBD_OK ||
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d001      	beq.n	80093b4 <MX_USB_DEVICE_Init+0x4c>
    Error_Handler();
 80093b0:	f7f7 fdfc 	bl	8000fac <Error_Handler>
  }
}
 80093b4:	bf00      	nop
 80093b6:	bd80      	pop	{r7, pc}
 80093b8:	200004c0 	.word	0x200004c0
 80093bc:	20000074 	.word	0x20000074
 80093c0:	2000000c 	.word	0x2000000c
 80093c4:	20000050 	.word	0x20000050

080093c8 <_ZN13VolumeControl7setMuteEb>:

/**
 * Set the muted state
 */

inline void VolumeControl::setMute(bool mute) {
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b084      	sub	sp, #16
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	6078      	str	r0, [r7, #4]
 80093d0:	460b      	mov	r3, r1
 80093d2:	70fb      	strb	r3, [r7, #3]

  _dynamicParams.mute = mute ? 1 : 0;
 80093d4:	78fb      	ldrb	r3, [r7, #3]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d001      	beq.n	80093de <_ZN13VolumeControl7setMuteEb+0x16>
 80093da:	2201      	movs	r2, #1
 80093dc:	e000      	b.n	80093e0 <_ZN13VolumeControl7setMuteEb+0x18>
 80093de:	2200      	movs	r2, #0
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	865a      	strh	r2, [r3, #50]	@ 0x32

  int32_t error = svc_setConfig(&_dynamicParams, _svcPersistent);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	4619      	mov	r1, r3
 80093f0:	4610      	mov	r0, r2
 80093f2:	f001 fc5b 	bl	800acac <svc_setConfig>
 80093f6:	60f8      	str	r0, [r7, #12]
  if (error != SVC_ERROR_NONE) {
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d001      	beq.n	8009402 <_ZN13VolumeControl7setMuteEb+0x3a>
    Error_Handler();
 80093fe:	f7f7 fdd5 	bl	8000fac <Error_Handler>
  }
}
 8009402:	bf00      	nop
 8009404:	3710      	adds	r7, #16
 8009406:	46bd      	mov	sp, r7
 8009408:	bd80      	pop	{r7, pc}

0800940a <_ZNK13VolumeControl7isMutedEv>:

/**
 * Get the mute state
 */

inline bool VolumeControl::isMuted() const {
 800940a:	b480      	push	{r7}
 800940c:	b083      	sub	sp, #12
 800940e:	af00      	add	r7, sp, #0
 8009410:	6078      	str	r0, [r7, #4]
  return _dynamicParams.mute == 1;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 8009418:	2b01      	cmp	r3, #1
 800941a:	bf0c      	ite	eq
 800941c:	2301      	moveq	r3, #1
 800941e:	2300      	movne	r3, #0
 8009420:	b2db      	uxtb	r3, r3
}
 8009422:	4618      	mov	r0, r3
 8009424:	370c      	adds	r7, #12
 8009426:	46bd      	mov	sp, r7
 8009428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942c:	4770      	bx	lr

0800942e <_ZN13VolumeControl7processEPsl>:

/**
 * Process a sample buffer
 */

inline void VolumeControl::process(int16_t *iobuffer, int32_t nSamples) {
 800942e:	b580      	push	{r7, lr}
 8009430:	b086      	sub	sp, #24
 8009432:	af00      	add	r7, sp, #0
 8009434:	60f8      	str	r0, [r7, #12]
 8009436:	60b9      	str	r1, [r7, #8]
 8009438:	607a      	str	r2, [r7, #4]

  // initialise the buffer parameters

  _svcInput.buffer_size = _svcOutput.buffer_size = nSamples;
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	687a      	ldr	r2, [r7, #4]
 800943e:	629a      	str	r2, [r3, #40]	@ 0x28
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	615a      	str	r2, [r3, #20]

  _svcInput.data_ptr = iobuffer;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	68ba      	ldr	r2, [r7, #8]
 800944c:	611a      	str	r2, [r3, #16]
  _svcOutput.data_ptr = iobuffer;
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	68ba      	ldr	r2, [r7, #8]
 8009452:	625a      	str	r2, [r3, #36]	@ 0x24

  // call the library method

  int32_t error = svc_process(&_svcInput, &_svcOutput, _svcPersistent);
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	f103 0008 	add.w	r0, r3, #8
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	f103 011c 	add.w	r1, r3, #28
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	461a      	mov	r2, r3
 8009466:	f001 fcc7 	bl	800adf8 <svc_process>
 800946a:	6178      	str	r0, [r7, #20]
  if (error != SVC_ERROR_NONE) {
 800946c:	697b      	ldr	r3, [r7, #20]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d001      	beq.n	8009476 <_ZN13VolumeControl7processEPsl+0x48>
    Error_Handler();
 8009472:	f7f7 fd9b 	bl	8000fac <Error_Handler>
  }
}
 8009476:	bf00      	nop
 8009478:	3718      	adds	r7, #24
 800947a:	46bd      	mov	sp, r7
 800947c:	bd80      	pop	{r7, pc}

0800947e <_ZN16GraphicEqualizer7processEPsl>:

/**
 * Process a sample buffer
 */

inline void GraphicEqualizer::process(int16_t *iobuffer, int32_t nSamples) {
 800947e:	b580      	push	{r7, lr}
 8009480:	b086      	sub	sp, #24
 8009482:	af00      	add	r7, sp, #0
 8009484:	60f8      	str	r0, [r7, #12]
 8009486:	60b9      	str	r1, [r7, #8]
 8009488:	607a      	str	r2, [r7, #4]

  // initialise the buffer parameters

  _greqInput.buffer_size = _greqOutput.buffer_size = nSamples;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	687a      	ldr	r2, [r7, #4]
 800948e:	629a      	str	r2, [r3, #40]	@ 0x28
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	615a      	str	r2, [r3, #20]

  _greqInput.data_ptr = iobuffer;
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	68ba      	ldr	r2, [r7, #8]
 800949c:	611a      	str	r2, [r3, #16]
  _greqOutput.data_ptr = iobuffer;
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	68ba      	ldr	r2, [r7, #8]
 80094a2:	625a      	str	r2, [r3, #36]	@ 0x24

  // call the library method

  int32_t error = greq_process(&_greqInput, &_greqOutput, _greqPersistent);
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	f103 0008 	add.w	r0, r3, #8
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	f103 011c 	add.w	r1, r3, #28
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	461a      	mov	r2, r3
 80094b6:	f003 fc43 	bl	800cd40 <greq_process>
 80094ba:	6178      	str	r0, [r7, #20]
  if (error != GREQ_ERROR_NONE) {
 80094bc:	697b      	ldr	r3, [r7, #20]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d001      	beq.n	80094c6 <_ZN16GraphicEqualizer7processEPsl+0x48>
    Error_Handler();
 80094c2:	f7f7 fd73 	bl	8000fac <Error_Handler>
  }
}
 80094c6:	bf00      	nop
 80094c8:	3718      	adds	r7, #24
 80094ca:	46bd      	mov	sp, r7
 80094cc:	bd80      	pop	{r7, pc}
	...

080094d0 <_ZN5Audio5startEv>:
inline int8_t Audio::start() {
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b084      	sub	sp, #16
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
  if ((status = HAL_I2S_Receive_DMA(&hi2s2, (uint16_t*) _sampleBuffer, MIC_SAMPLES_PER_PACKET * 2)) == HAL_OK) {
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	f44f 62f0 	mov.w	r2, #1920	@ 0x780
 80094e0:	4619      	mov	r1, r3
 80094e2:	480b      	ldr	r0, [pc, #44]	@ (8009510 <_ZN5Audio5startEv+0x40>)
 80094e4:	f7f9 f898 	bl	8002618 <HAL_I2S_Receive_DMA>
 80094e8:	4603      	mov	r3, r0
 80094ea:	73fb      	strb	r3, [r7, #15]
 80094ec:	7bfb      	ldrb	r3, [r7, #15]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	bf0c      	ite	eq
 80094f2:	2301      	moveq	r3, #1
 80094f4:	2300      	movne	r3, #0
 80094f6:	b2db      	uxtb	r3, r3
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d002      	beq.n	8009502 <_ZN5Audio5startEv+0x32>
    _running = true;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2201      	movs	r2, #1
 8009500:	771a      	strb	r2, [r3, #28]
  return status;
 8009502:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009506:	4618      	mov	r0, r3
 8009508:	3710      	adds	r7, #16
 800950a:	46bd      	mov	sp, r7
 800950c:	bd80      	pop	{r7, pc}
 800950e:	bf00      	nop
 8009510:	20000140 	.word	0x20000140

08009514 <_ZN5Audio4stopEv>:
inline int8_t Audio::stop() {
 8009514:	b580      	push	{r7, lr}
 8009516:	b084      	sub	sp, #16
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
  if ((status = HAL_I2S_DMAStop(&hi2s2)) == HAL_OK) {
 800951c:	480a      	ldr	r0, [pc, #40]	@ (8009548 <_ZN5Audio4stopEv+0x34>)
 800951e:	f7f9 fa29 	bl	8002974 <HAL_I2S_DMAStop>
 8009522:	4603      	mov	r3, r0
 8009524:	73fb      	strb	r3, [r7, #15]
 8009526:	7bfb      	ldrb	r3, [r7, #15]
 8009528:	2b00      	cmp	r3, #0
 800952a:	bf0c      	ite	eq
 800952c:	2301      	moveq	r3, #1
 800952e:	2300      	movne	r3, #0
 8009530:	b2db      	uxtb	r3, r3
 8009532:	2b00      	cmp	r3, #0
 8009534:	d002      	beq.n	800953c <_ZN5Audio4stopEv+0x28>
    _running = false;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2200      	movs	r2, #0
 800953a:	771a      	strb	r2, [r3, #28]
  return status;
 800953c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009540:	4618      	mov	r0, r3
 8009542:	3710      	adds	r7, #16
 8009544:	46bd      	mov	sp, r7
 8009546:	bd80      	pop	{r7, pc}
 8009548:	20000140 	.word	0x20000140

0800954c <_ZN5Audio5pauseEv>:
inline int8_t Audio::pause() {
 800954c:	b580      	push	{r7, lr}
 800954e:	b084      	sub	sp, #16
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
  if ((status = HAL_I2S_DMAPause(&hi2s2)) == HAL_OK) {
 8009554:	480a      	ldr	r0, [pc, #40]	@ (8009580 <_ZN5Audio5pauseEv+0x34>)
 8009556:	f7f9 f917 	bl	8002788 <HAL_I2S_DMAPause>
 800955a:	4603      	mov	r3, r0
 800955c:	73fb      	strb	r3, [r7, #15]
 800955e:	7bfb      	ldrb	r3, [r7, #15]
 8009560:	2b00      	cmp	r3, #0
 8009562:	bf0c      	ite	eq
 8009564:	2301      	moveq	r3, #1
 8009566:	2300      	movne	r3, #0
 8009568:	b2db      	uxtb	r3, r3
 800956a:	2b00      	cmp	r3, #0
 800956c:	d002      	beq.n	8009574 <_ZN5Audio5pauseEv+0x28>
    _running = false;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	2200      	movs	r2, #0
 8009572:	771a      	strb	r2, [r3, #28]
  return status;
 8009574:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009578:	4618      	mov	r0, r3
 800957a:	3710      	adds	r7, #16
 800957c:	46bd      	mov	sp, r7
 800957e:	bd80      	pop	{r7, pc}
 8009580:	20000140 	.word	0x20000140

08009584 <_ZN5Audio6resumeEv>:
inline int8_t Audio::resume() {
 8009584:	b580      	push	{r7, lr}
 8009586:	b084      	sub	sp, #16
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
  if ((status = HAL_I2S_DMAResume(&hi2s2)) == HAL_OK) {
 800958c:	480a      	ldr	r0, [pc, #40]	@ (80095b8 <_ZN5Audio6resumeEv+0x34>)
 800958e:	f7f9 f95d 	bl	800284c <HAL_I2S_DMAResume>
 8009592:	4603      	mov	r3, r0
 8009594:	73fb      	strb	r3, [r7, #15]
 8009596:	7bfb      	ldrb	r3, [r7, #15]
 8009598:	2b00      	cmp	r3, #0
 800959a:	bf0c      	ite	eq
 800959c:	2301      	moveq	r3, #1
 800959e:	2300      	movne	r3, #0
 80095a0:	b2db      	uxtb	r3, r3
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d002      	beq.n	80095ac <_ZN5Audio6resumeEv+0x28>
    _running = true;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	2201      	movs	r2, #1
 80095aa:	771a      	strb	r2, [r3, #28]
  return status;
 80095ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80095b0:	4618      	mov	r0, r3
 80095b2:	3710      	adds	r7, #16
 80095b4:	46bd      	mov	sp, r7
 80095b6:	bd80      	pop	{r7, pc}
 80095b8:	20000140 	.word	0x20000140

080095bc <_ZN5Audio9setVolumeEs>:

/**
 * Set the volume gain: the mute state is preserved
 */

inline void Audio::setVolume(int16_t volume) {
 80095bc:	b580      	push	{r7, lr}
 80095be:	b082      	sub	sp, #8
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	6078      	str	r0, [r7, #4]
 80095c4:	460b      	mov	r3, r1
 80095c6:	807b      	strh	r3, [r7, #2]

  // reduce resolution from 1/256dB to 1/2dB

  volume /= 128;
 80095c8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	da00      	bge.n	80095d2 <_ZN5Audio9setVolumeEs+0x16>
 80095d0:	337f      	adds	r3, #127	@ 0x7f
 80095d2:	11db      	asrs	r3, r3, #7
 80095d4:	807b      	strh	r3, [r7, #2]

  // ensure SVC library limits are respected

  if (volume < -160) {
 80095d6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80095da:	f113 0fa0 	cmn.w	r3, #160	@ 0xa0
 80095de:	da03      	bge.n	80095e8 <_ZN5Audio9setVolumeEs+0x2c>
    volume = -160;
 80095e0:	f64f 7360 	movw	r3, #65376	@ 0xff60
 80095e4:	807b      	strh	r3, [r7, #2]
 80095e6:	e005      	b.n	80095f4 <_ZN5Audio9setVolumeEs+0x38>
  } else if (volume > 72) {
 80095e8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80095ec:	2b48      	cmp	r3, #72	@ 0x48
 80095ee:	dd01      	ble.n	80095f4 <_ZN5Audio9setVolumeEs+0x38>
    volume = 72;
 80095f0:	2348      	movs	r3, #72	@ 0x48
 80095f2:	807b      	strh	r3, [r7, #2]
  }

  _volumeControl.setVolume(volume);
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	699b      	ldr	r3, [r3, #24]
 80095f8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80095fc:	4611      	mov	r1, r2
 80095fe:	4618      	mov	r0, r3
 8009600:	f7f7 f9cc 	bl	800099c <_ZN13VolumeControl9setVolumeEs>
}
 8009604:	bf00      	nop
 8009606:	3708      	adds	r7, #8
 8009608:	46bd      	mov	sp, r7
 800960a:	bd80      	pop	{r7, pc}

0800960c <_ZN5Audio8sendDataEPVlPs>:
 * 4. Transmit over USB to the host
 *
 * We've got 10ms to complete this method before the next DMA transfer will be ready.
 */

inline void Audio::sendData(volatile int32_t *data_in, int16_t *data_out) {
 800960c:	b590      	push	{r4, r7, lr}
 800960e:	b089      	sub	sp, #36	@ 0x24
 8009610:	af00      	add	r7, sp, #0
 8009612:	60f8      	str	r0, [r7, #12]
 8009614:	60b9      	str	r1, [r7, #8]
 8009616:	607a      	str	r2, [r7, #4]

  // only do anything at all if we're connected

  if (_running) {
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	7f1b      	ldrb	r3, [r3, #28]
 800961c:	2b00      	cmp	r3, #0
 800961e:	f000 80a1 	beq.w	8009764 <_ZN5Audio8sendDataEPVlPs+0x158>

    // ensure that the mute state in the smart volume control library matches the mute
    // state of the hardware button. we do this here to ensure that we only call SVC
    // methods from inside an IRQ context.

    if (_muteButton.isMuted()) {
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	68db      	ldr	r3, [r3, #12]
 8009626:	4618      	mov	r0, r3
 8009628:	f7f7 f932 	bl	8000890 <_ZNK10MuteButton7isMutedEv>
 800962c:	4603      	mov	r3, r0
 800962e:	2b00      	cmp	r3, #0
 8009630:	d014      	beq.n	800965c <_ZN5Audio8sendDataEPVlPs+0x50>
      if (!_volumeControl.isMuted()) {
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	699b      	ldr	r3, [r3, #24]
 8009636:	4618      	mov	r0, r3
 8009638:	f7ff fee7 	bl	800940a <_ZNK13VolumeControl7isMutedEv>
 800963c:	4603      	mov	r3, r0
 800963e:	f083 0301 	eor.w	r3, r3, #1
 8009642:	b2db      	uxtb	r3, r3
 8009644:	2b00      	cmp	r3, #0
 8009646:	d017      	beq.n	8009678 <_ZN5Audio8sendDataEPVlPs+0x6c>
        _volumeControl.setMute(true);
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	699b      	ldr	r3, [r3, #24]
 800964c:	2101      	movs	r1, #1
 800964e:	4618      	mov	r0, r3
 8009650:	f7ff feba 	bl	80093c8 <_ZN13VolumeControl7setMuteEb>

        // the next 50 frames (500ms) will be zero'd - this seems to do a better job of catching the
        // mute button 'pop' than the SVC filter mute when going into a mute

        _zeroCounter = 50;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	2232      	movs	r2, #50	@ 0x32
 8009658:	775a      	strb	r2, [r3, #29]
 800965a:	e00d      	b.n	8009678 <_ZN5Audio8sendDataEPVlPs+0x6c>
      }
    }
    else {
      if (_volumeControl.isMuted()) {
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	699b      	ldr	r3, [r3, #24]
 8009660:	4618      	mov	r0, r3
 8009662:	f7ff fed2 	bl	800940a <_ZNK13VolumeControl7isMutedEv>
 8009666:	4603      	mov	r3, r0
 8009668:	2b00      	cmp	r3, #0
 800966a:	d005      	beq.n	8009678 <_ZN5Audio8sendDataEPVlPs+0x6c>

        // coming out of a mute is handled well by the SVC filter

        _volumeControl.setMute(false);
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	699b      	ldr	r3, [r3, #24]
 8009670:	2100      	movs	r1, #0
 8009672:	4618      	mov	r0, r3
 8009674:	f7ff fea8 	bl	80093c8 <_ZN13VolumeControl7setMuteEb>
      }
    }

    if (_zeroCounter) {
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	7f5b      	ldrb	r3, [r3, #29]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d00c      	beq.n	800969a <_ZN5Audio8sendDataEPVlPs+0x8e>
      memset(data_out, 0, (MIC_SAMPLES_PER_PACKET * sizeof(uint16_t)) / 2);
 8009680:	f44f 7270 	mov.w	r2, #960	@ 0x3c0
 8009684:	2100      	movs	r1, #0
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	f004 f970 	bl	800d96c <memset>
      _zeroCounter--;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	7f5b      	ldrb	r3, [r3, #29]
 8009690:	3b01      	subs	r3, #1
 8009692:	b2da      	uxtb	r2, r3
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	775a      	strb	r2, [r3, #29]
 8009698:	e054      	b.n	8009744 <_ZN5Audio8sendDataEPVlPs+0x138>

      // transform the I2S samples from the 64 bit L/R (32 bits per side) of which we
      // only have data in the L side. Take the most significant 16 bits, being careful
      // to respect the sign bit.

      int16_t *dest = _processBuffer;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	685b      	ldr	r3, [r3, #4]
 800969e:	61fb      	str	r3, [r7, #28]

      for (uint16_t i = 0; i < MIC_SAMPLES_PER_PACKET / 2; i++) {
 80096a0:	2300      	movs	r3, #0
 80096a2:	837b      	strh	r3, [r7, #26]
 80096a4:	e01f      	b.n	80096e6 <_ZN5Audio8sendDataEPVlPs+0xda>

        // dither the LSB with a random bit

        int16_t sample = (data_in[0] & 0xfffffffe) | (rand() & 1);
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	b29b      	uxth	r3, r3
 80096ac:	f023 0301 	bic.w	r3, r3, #1
 80096b0:	b29c      	uxth	r4, r3
 80096b2:	f003 fee3 	bl	800d47c <rand>
 80096b6:	4603      	mov	r3, r0
 80096b8:	b29b      	uxth	r3, r3
 80096ba:	f003 0301 	and.w	r3, r3, #1
 80096be:	b29b      	uxth	r3, r3
 80096c0:	4323      	orrs	r3, r4
 80096c2:	b29b      	uxth	r3, r3
 80096c4:	823b      	strh	r3, [r7, #16]

        *dest++ = sample;     // left channel has data
 80096c6:	69fb      	ldr	r3, [r7, #28]
 80096c8:	1c9a      	adds	r2, r3, #2
 80096ca:	61fa      	str	r2, [r7, #28]
 80096cc:	8a3a      	ldrh	r2, [r7, #16]
 80096ce:	801a      	strh	r2, [r3, #0]
        *dest++ = sample;     // right channel is duplicated from the left
 80096d0:	69fb      	ldr	r3, [r7, #28]
 80096d2:	1c9a      	adds	r2, r3, #2
 80096d4:	61fa      	str	r2, [r7, #28]
 80096d6:	8a3a      	ldrh	r2, [r7, #16]
 80096d8:	801a      	strh	r2, [r3, #0]
        data_in += 2;
 80096da:	68bb      	ldr	r3, [r7, #8]
 80096dc:	3308      	adds	r3, #8
 80096de:	60bb      	str	r3, [r7, #8]
      for (uint16_t i = 0; i < MIC_SAMPLES_PER_PACKET / 2; i++) {
 80096e0:	8b7b      	ldrh	r3, [r7, #26]
 80096e2:	3301      	adds	r3, #1
 80096e4:	837b      	strh	r3, [r7, #26]
 80096e6:	8b7b      	ldrh	r3, [r7, #26]
 80096e8:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80096ec:	d3db      	bcc.n	80096a6 <_ZN5Audio8sendDataEPVlPs+0x9a>
      }

      // apply the graphic equaliser filters using the ST GREQ library then
      // adjust the gain (volume) using the ST SVC library

      _graphicEqualiser.process(_processBuffer, MIC_SAMPLES_PER_PACKET / 2);
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	6958      	ldr	r0, [r3, #20]
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	685b      	ldr	r3, [r3, #4]
 80096f6:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80096fa:	4619      	mov	r1, r3
 80096fc:	f7ff febf 	bl	800947e <_ZN16GraphicEqualizer7processEPsl>
      _volumeControl.process(_processBuffer, MIC_SAMPLES_PER_PACKET / 2);
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	6998      	ldr	r0, [r3, #24]
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	685b      	ldr	r3, [r3, #4]
 8009708:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800970c:	4619      	mov	r1, r3
 800970e:	f7ff fe8e 	bl	800942e <_ZN13VolumeControl7processEPsl>

      // we only want the left channel from the processed buffer

      int16_t *src = _processBuffer;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	685b      	ldr	r3, [r3, #4]
 8009716:	617b      	str	r3, [r7, #20]
      dest = data_out;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	61fb      	str	r3, [r7, #28]

      for (uint16_t i = 0; i < MIC_SAMPLES_PER_PACKET / 2; i++) {
 800971c:	2300      	movs	r3, #0
 800971e:	827b      	strh	r3, [r7, #18]
 8009720:	e00c      	b.n	800973c <_ZN5Audio8sendDataEPVlPs+0x130>
        *dest++ = *src;
 8009722:	69fb      	ldr	r3, [r7, #28]
 8009724:	1c9a      	adds	r2, r3, #2
 8009726:	61fa      	str	r2, [r7, #28]
 8009728:	697a      	ldr	r2, [r7, #20]
 800972a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800972e:	801a      	strh	r2, [r3, #0]
        src += 2;
 8009730:	697b      	ldr	r3, [r7, #20]
 8009732:	3304      	adds	r3, #4
 8009734:	617b      	str	r3, [r7, #20]
      for (uint16_t i = 0; i < MIC_SAMPLES_PER_PACKET / 2; i++) {
 8009736:	8a7b      	ldrh	r3, [r7, #18]
 8009738:	3301      	adds	r3, #1
 800973a:	827b      	strh	r3, [r7, #18]
 800973c:	8a7b      	ldrh	r3, [r7, #18]
 800973e:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8009742:	d3ee      	bcc.n	8009722 <_ZN5Audio8sendDataEPVlPs+0x116>
      }
    }

    // send the adjusted data to the host

    if (USBD_AUDIO_Data_Transfer(&hUsbDeviceFS, data_out, MIC_SAMPLES_PER_PACKET / 2) != USBD_OK) {
 8009744:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8009748:	6879      	ldr	r1, [r7, #4]
 800974a:	4808      	ldr	r0, [pc, #32]	@ (800976c <_ZN5Audio8sendDataEPVlPs+0x160>)
 800974c:	f7fe f8f2 	bl	8007934 <USBD_AUDIO_Data_Transfer>
 8009750:	4603      	mov	r3, r0
 8009752:	2b00      	cmp	r3, #0
 8009754:	bf14      	ite	ne
 8009756:	2301      	movne	r3, #1
 8009758:	2300      	moveq	r3, #0
 800975a:	b2db      	uxtb	r3, r3
 800975c:	2b00      	cmp	r3, #0
 800975e:	d001      	beq.n	8009764 <_ZN5Audio8sendDataEPVlPs+0x158>
      Error_Handler();
 8009760:	f7f7 fc24 	bl	8000fac <Error_Handler>
    }
  }
}
 8009764:	bf00      	nop
 8009766:	3724      	adds	r7, #36	@ 0x24
 8009768:	46bd      	mov	sp, r7
 800976a:	bd90      	pop	{r4, r7, pc}
 800976c:	200004c0 	.word	0x200004c0

08009770 <_ZN5Audio16i2s_halfCompleteEv>:
/**
 * Override the I2S DMA half-complete HAL callback to process the first MIC_MS_PER_PACKET/2 milliseconds
 * of the data while the DMA device continues to run onward to fill the second half of the buffer.
 */

inline void Audio::i2s_halfComplete() {
 8009770:	b580      	push	{r7, lr}
 8009772:	b082      	sub	sp, #8
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
  sendData(_sampleBuffer, _sendBuffer);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	6819      	ldr	r1, [r3, #0]
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	689b      	ldr	r3, [r3, #8]
 8009780:	461a      	mov	r2, r3
 8009782:	6878      	ldr	r0, [r7, #4]
 8009784:	f7ff ff42 	bl	800960c <_ZN5Audio8sendDataEPVlPs>
}
 8009788:	bf00      	nop
 800978a:	3708      	adds	r7, #8
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}

08009790 <_ZN5Audio12i2s_completeEv>:
/**
 * Override the I2S DMA complete HAL callback to process the second MIC_MS_PER_PACKET/2 milliseconds
 * of the data while the DMA in circular mode wraps back to the start of the buffer
 */

inline void Audio::i2s_complete() {
 8009790:	b580      	push	{r7, lr}
 8009792:	b082      	sub	sp, #8
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
  sendData(&_sampleBuffer[MIC_SAMPLES_PER_PACKET], &_sendBuffer[MIC_SAMPLES_PER_PACKET / 2]);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	f503 6170 	add.w	r1, r3, #3840	@ 0xf00
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	689b      	ldr	r3, [r3, #8]
 80097a4:	f503 7370 	add.w	r3, r3, #960	@ 0x3c0
 80097a8:	461a      	mov	r2, r3
 80097aa:	6878      	ldr	r0, [r7, #4]
 80097ac:	f7ff ff2e 	bl	800960c <_ZN5Audio8sendDataEPVlPs>
}
 80097b0:	bf00      	nop
 80097b2:	3708      	adds	r7, #8
 80097b4:	46bd      	mov	sp, r7
 80097b6:	bd80      	pop	{r7, pc}

080097b8 <_ZL10Audio_Initmmm>:
 * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
 * @param  options: Reserved for future use
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */

static int8_t Audio_Init(uint32_t AudioFreq, uint32_t Volume, uint32_t options) {
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b084      	sub	sp, #16
 80097bc:	af00      	add	r7, sp, #0
 80097be:	60f8      	str	r0, [r7, #12]
 80097c0:	60b9      	str	r1, [r7, #8]
 80097c2:	607a      	str	r2, [r7, #4]
  HAL_GPIO_WritePin(LINK_LED_GPIO_Port, LINK_LED_Pin, GPIO_PIN_SET);
 80097c4:	2201      	movs	r2, #1
 80097c6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80097ca:	4804      	ldr	r0, [pc, #16]	@ (80097dc <_ZL10Audio_Initmmm+0x24>)
 80097cc:	f7f8 fdca 	bl	8002364 <HAL_GPIO_WritePin>
  return USBD_OK;
 80097d0:	2300      	movs	r3, #0
}
 80097d2:	4618      	mov	r0, r3
 80097d4:	3710      	adds	r7, #16
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bd80      	pop	{r7, pc}
 80097da:	bf00      	nop
 80097dc:	40020c00 	.word	0x40020c00

080097e0 <_ZL12Audio_DeInitm>:
 * @brief  De-Initializes the AUDIO media low layer
 * @param  options: Reserved for future use
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */

static int8_t Audio_DeInit(uint32_t options) {
 80097e0:	b480      	push	{r7}
 80097e2:	b083      	sub	sp, #12
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 80097e8:	2300      	movs	r3, #0
}
 80097ea:	4618      	mov	r0, r3
 80097ec:	370c      	adds	r7, #12
 80097ee:	46bd      	mov	sp, r7
 80097f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f4:	4770      	bx	lr
	...

080097f8 <_ZL12Audio_Recordv>:
/**
 * @brief  Start audio recording engine
 * @retval BSP_ERROR_NONE in case of success, AUDIO_ERROR otherwise
 */

static int8_t Audio_Record() {
 80097f8:	b580      	push	{r7, lr}
 80097fa:	af00      	add	r7, sp, #0
  return Audio::_instance->start();
 80097fc:	4b03      	ldr	r3, [pc, #12]	@ (800980c <_ZL12Audio_Recordv+0x14>)
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	4618      	mov	r0, r3
 8009802:	f7ff fe65 	bl	80094d0 <_ZN5Audio5startEv>
 8009806:	4603      	mov	r3, r0
}
 8009808:	4618      	mov	r0, r3
 800980a:	bd80      	pop	{r7, pc}
 800980c:	2000013c 	.word	0x2000013c

08009810 <_ZL15Audio_VolumeCtls>:
 * @brief  Controls AUDIO Volume.
 * @param  vol: volume level
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */

static int8_t Audio_VolumeCtl(int16_t vol) {
 8009810:	b580      	push	{r7, lr}
 8009812:	b082      	sub	sp, #8
 8009814:	af00      	add	r7, sp, #0
 8009816:	4603      	mov	r3, r0
 8009818:	80fb      	strh	r3, [r7, #6]
  Audio::_instance->setVolume(vol);
 800981a:	4b06      	ldr	r3, [pc, #24]	@ (8009834 <_ZL15Audio_VolumeCtls+0x24>)
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009822:	4611      	mov	r1, r2
 8009824:	4618      	mov	r0, r3
 8009826:	f7ff fec9 	bl	80095bc <_ZN5Audio9setVolumeEs>
  return USBD_OK;
 800982a:	2300      	movs	r3, #0
}
 800982c:	4618      	mov	r0, r3
 800982e:	3708      	adds	r7, #8
 8009830:	46bd      	mov	sp, r7
 8009832:	bd80      	pop	{r7, pc}
 8009834:	2000013c 	.word	0x2000013c

08009838 <_ZL13Audio_MuteCtlh>:
 * @brief  Controls AUDIO Mute.
 * @param  cmd: command opcode
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */

static int8_t Audio_MuteCtl(uint8_t cmd) {
 8009838:	b480      	push	{r7}
 800983a:	b083      	sub	sp, #12
 800983c:	af00      	add	r7, sp, #0
 800983e:	4603      	mov	r3, r0
 8009840:	71fb      	strb	r3, [r7, #7]
  return USBD_OK;
 8009842:	2300      	movs	r3, #0
}
 8009844:	4618      	mov	r0, r3
 8009846:	370c      	adds	r7, #12
 8009848:	46bd      	mov	sp, r7
 800984a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984e:	4770      	bx	lr

08009850 <_ZL10Audio_Stopv>:
 * @brief  Stops audio acquisition
 * @param  none
 * @retval BSP_ERROR_NONE in case of success, AUDIO_ERROR otherwise
 */

static int8_t Audio_Stop() {
 8009850:	b580      	push	{r7, lr}
 8009852:	af00      	add	r7, sp, #0
  return Audio::_instance->stop();
 8009854:	4b03      	ldr	r3, [pc, #12]	@ (8009864 <_ZL10Audio_Stopv+0x14>)
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	4618      	mov	r0, r3
 800985a:	f7ff fe5b 	bl	8009514 <_ZN5Audio4stopEv>
 800985e:	4603      	mov	r3, r0
}
 8009860:	4618      	mov	r0, r3
 8009862:	bd80      	pop	{r7, pc}
 8009864:	2000013c 	.word	0x2000013c

08009868 <_ZL11Audio_Pausev>:
 * @brief  Pauses audio acquisition
 * @param  none
 * @retval BSP_ERROR_NONE in case of success, AUDIO_ERROR otherwise
 */

static int8_t Audio_Pause() {
 8009868:	b580      	push	{r7, lr}
 800986a:	af00      	add	r7, sp, #0
  return Audio::_instance->pause();
 800986c:	4b03      	ldr	r3, [pc, #12]	@ (800987c <_ZL11Audio_Pausev+0x14>)
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	4618      	mov	r0, r3
 8009872:	f7ff fe6b 	bl	800954c <_ZN5Audio5pauseEv>
 8009876:	4603      	mov	r3, r0
}
 8009878:	4618      	mov	r0, r3
 800987a:	bd80      	pop	{r7, pc}
 800987c:	2000013c 	.word	0x2000013c

08009880 <_ZL12Audio_Resumev>:
 * @brief  Resumes audio acquisition
 * @param  none
 * @retval BSP_ERROR_NONE in case of success, AUDIO_ERROR otherwise
 */

static int8_t Audio_Resume() {
 8009880:	b580      	push	{r7, lr}
 8009882:	af00      	add	r7, sp, #0
  return Audio::_instance->resume();
 8009884:	4b03      	ldr	r3, [pc, #12]	@ (8009894 <_ZL12Audio_Resumev+0x14>)
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	4618      	mov	r0, r3
 800988a:	f7ff fe7b 	bl	8009584 <_ZN5Audio6resumeEv>
 800988e:	4603      	mov	r3, r0
}
 8009890:	4618      	mov	r0, r3
 8009892:	bd80      	pop	{r7, pc}
 8009894:	2000013c 	.word	0x2000013c

08009898 <_ZL16Audio_CommandMgrh>:
 * @brief  Manages command from usb
 * @param  None
 * @retval BSP_ERROR_NONE in case of success, AUDIO_ERROR otherwise
 */

static int8_t Audio_CommandMgr(uint8_t cmd) {
 8009898:	b480      	push	{r7}
 800989a:	b083      	sub	sp, #12
 800989c:	af00      	add	r7, sp, #0
 800989e:	4603      	mov	r3, r0
 80098a0:	71fb      	strb	r3, [r7, #7]
  return USBD_OK;
 80098a2:	2300      	movs	r3, #0
}
 80098a4:	4618      	mov	r0, r3
 80098a6:	370c      	adds	r7, #12
 80098a8:	46bd      	mov	sp, r7
 80098aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ae:	4770      	bx	lr

080098b0 <HAL_I2S_RxHalfCpltCallback>:
 * Implement the HAL interrupt callbacks that process completed milliseconds of data
 */

extern "C" {

void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
 80098b0:	b580      	push	{r7, lr}
 80098b2:	b082      	sub	sp, #8
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	6078      	str	r0, [r7, #4]
  Audio::_instance->i2s_halfComplete();
 80098b8:	4b04      	ldr	r3, [pc, #16]	@ (80098cc <HAL_I2S_RxHalfCpltCallback+0x1c>)
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	4618      	mov	r0, r3
 80098be:	f7ff ff57 	bl	8009770 <_ZN5Audio16i2s_halfCompleteEv>
}
 80098c2:	bf00      	nop
 80098c4:	3708      	adds	r7, #8
 80098c6:	46bd      	mov	sp, r7
 80098c8:	bd80      	pop	{r7, pc}
 80098ca:	bf00      	nop
 80098cc:	2000013c 	.word	0x2000013c

080098d0 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s) {
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b082      	sub	sp, #8
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
  Audio::_instance->i2s_complete();
 80098d8:	4b04      	ldr	r3, [pc, #16]	@ (80098ec <HAL_I2S_RxCpltCallback+0x1c>)
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	4618      	mov	r0, r3
 80098de:	f7ff ff57 	bl	8009790 <_ZN5Audio12i2s_completeEv>
}
 80098e2:	bf00      	nop
 80098e4:	3708      	adds	r7, #8
 80098e6:	46bd      	mov	sp, r7
 80098e8:	bd80      	pop	{r7, pc}
 80098ea:	bf00      	nop
 80098ec:	2000013c 	.word	0x2000013c

080098f0 <USBD_FS_DeviceDescriptor>:
 * @param  speed : Current device speed
 * @param  length : Pointer to data length variable
 * @retval Pointer to descriptor buffer
 */

uint8_t* USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length) {
 80098f0:	b480      	push	{r7}
 80098f2:	b083      	sub	sp, #12
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	4603      	mov	r3, r0
 80098f8:	6039      	str	r1, [r7, #0]
 80098fa:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_FS_DeviceDesc);
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	2212      	movs	r2, #18
 8009900:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009902:	4b03      	ldr	r3, [pc, #12]	@ (8009910 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009904:	4618      	mov	r0, r3
 8009906:	370c      	adds	r7, #12
 8009908:	46bd      	mov	sp, r7
 800990a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990e:	4770      	bx	lr
 8009910:	20000090 	.word	0x20000090

08009914 <USBD_FS_LangIDStrDescriptor>:
 * @param  speed : Current device speed
 * @param  length : Pointer to data length variable
 * @retval Pointer to descriptor buffer
 */

uint8_t* USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length) {
 8009914:	b480      	push	{r7}
 8009916:	b083      	sub	sp, #12
 8009918:	af00      	add	r7, sp, #0
 800991a:	4603      	mov	r3, r0
 800991c:	6039      	str	r1, [r7, #0]
 800991e:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_LangIDDesc);
 8009920:	683b      	ldr	r3, [r7, #0]
 8009922:	2204      	movs	r2, #4
 8009924:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009926:	4b03      	ldr	r3, [pc, #12]	@ (8009934 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009928:	4618      	mov	r0, r3
 800992a:	370c      	adds	r7, #12
 800992c:	46bd      	mov	sp, r7
 800992e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009932:	4770      	bx	lr
 8009934:	200000a4 	.word	0x200000a4

08009938 <USBD_FS_ProductStrDescriptor>:
 * @param  speed : Current device speed
 * @param  length : Pointer to data length variable
 * @retval Pointer to descriptor buffer
 */

uint8_t* USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length) {
 8009938:	b580      	push	{r7, lr}
 800993a:	b082      	sub	sp, #8
 800993c:	af00      	add	r7, sp, #0
 800993e:	4603      	mov	r3, r0
 8009940:	6039      	str	r1, [r7, #0]
 8009942:	71fb      	strb	r3, [r7, #7]

  if (speed == 0) {
 8009944:	79fb      	ldrb	r3, [r7, #7]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d105      	bne.n	8009956 <USBD_FS_ProductStrDescriptor+0x1e>
    USBD_GetString((uint8_t*) USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800994a:	683a      	ldr	r2, [r7, #0]
 800994c:	4907      	ldr	r1, [pc, #28]	@ (800996c <USBD_FS_ProductStrDescriptor+0x34>)
 800994e:	4808      	ldr	r0, [pc, #32]	@ (8009970 <USBD_FS_ProductStrDescriptor+0x38>)
 8009950:	f7ff fc2a 	bl	80091a8 <USBD_GetString>
 8009954:	e004      	b.n	8009960 <USBD_FS_ProductStrDescriptor+0x28>
  } else {
    USBD_GetString((uint8_t*) USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009956:	683a      	ldr	r2, [r7, #0]
 8009958:	4904      	ldr	r1, [pc, #16]	@ (800996c <USBD_FS_ProductStrDescriptor+0x34>)
 800995a:	4805      	ldr	r0, [pc, #20]	@ (8009970 <USBD_FS_ProductStrDescriptor+0x38>)
 800995c:	f7ff fc24 	bl	80091a8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009960:	4b02      	ldr	r3, [pc, #8]	@ (800996c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009962:	4618      	mov	r0, r3
 8009964:	3708      	adds	r7, #8
 8009966:	46bd      	mov	sp, r7
 8009968:	bd80      	pop	{r7, pc}
 800996a:	bf00      	nop
 800996c:	20000790 	.word	0x20000790
 8009970:	0800e430 	.word	0x0800e430

08009974 <USBD_FS_ManufacturerStrDescriptor>:
 * @param  speed : Current device speed
 * @param  length : Pointer to data length variable
 * @retval Pointer to descriptor buffer
 */

uint8_t* USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length) {
 8009974:	b580      	push	{r7, lr}
 8009976:	b082      	sub	sp, #8
 8009978:	af00      	add	r7, sp, #0
 800997a:	4603      	mov	r3, r0
 800997c:	6039      	str	r1, [r7, #0]
 800997e:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t*) USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009980:	683a      	ldr	r2, [r7, #0]
 8009982:	4904      	ldr	r1, [pc, #16]	@ (8009994 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009984:	4804      	ldr	r0, [pc, #16]	@ (8009998 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009986:	f7ff fc0f 	bl	80091a8 <USBD_GetString>
  return USBD_StrDesc;
 800998a:	4b02      	ldr	r3, [pc, #8]	@ (8009994 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800998c:	4618      	mov	r0, r3
 800998e:	3708      	adds	r7, #8
 8009990:	46bd      	mov	sp, r7
 8009992:	bd80      	pop	{r7, pc}
 8009994:	20000790 	.word	0x20000790
 8009998:	0800e44c 	.word	0x0800e44c

0800999c <USBD_FS_SerialStrDescriptor>:
 * @param  speed : Current device speed
 * @param  length : Pointer to data length variable
 * @retval Pointer to descriptor buffer
 */

uint8_t* USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length) {
 800999c:	b580      	push	{r7, lr}
 800999e:	b082      	sub	sp, #8
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	4603      	mov	r3, r0
 80099a4:	6039      	str	r1, [r7, #0]
 80099a6:	71fb      	strb	r3, [r7, #7]
  *length = USB_SIZ_STRING_SERIAL;
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	221a      	movs	r2, #26
 80099ac:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique ID */

  Get_SerialNum();
 80099ae:	f000 f843 	bl	8009a38 <Get_SerialNum>
  return (uint8_t*) USBD_StringSerial;
 80099b2:	4b02      	ldr	r3, [pc, #8]	@ (80099bc <USBD_FS_SerialStrDescriptor+0x20>)
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	3708      	adds	r7, #8
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bd80      	pop	{r7, pc}
 80099bc:	200000a8 	.word	0x200000a8

080099c0 <USBD_FS_ConfigStrDescriptor>:
 * @param  speed : Current device speed
 * @param  length : Pointer to data length variable
 * @retval Pointer to descriptor buffer
 */

uint8_t* USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length) {
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b082      	sub	sp, #8
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	4603      	mov	r3, r0
 80099c8:	6039      	str	r1, [r7, #0]
 80099ca:	71fb      	strb	r3, [r7, #7]

  if (speed == USBD_SPEED_HIGH) {
 80099cc:	79fb      	ldrb	r3, [r7, #7]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d105      	bne.n	80099de <USBD_FS_ConfigStrDescriptor+0x1e>
    USBD_GetString((uint8_t*) USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80099d2:	683a      	ldr	r2, [r7, #0]
 80099d4:	4907      	ldr	r1, [pc, #28]	@ (80099f4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80099d6:	4808      	ldr	r0, [pc, #32]	@ (80099f8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80099d8:	f7ff fbe6 	bl	80091a8 <USBD_GetString>
 80099dc:	e004      	b.n	80099e8 <USBD_FS_ConfigStrDescriptor+0x28>
  } else {
    USBD_GetString((uint8_t*) USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80099de:	683a      	ldr	r2, [r7, #0]
 80099e0:	4904      	ldr	r1, [pc, #16]	@ (80099f4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80099e2:	4805      	ldr	r0, [pc, #20]	@ (80099f8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80099e4:	f7ff fbe0 	bl	80091a8 <USBD_GetString>
  }
  return USBD_StrDesc;
 80099e8:	4b02      	ldr	r3, [pc, #8]	@ (80099f4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80099ea:	4618      	mov	r0, r3
 80099ec:	3708      	adds	r7, #8
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}
 80099f2:	bf00      	nop
 80099f4:	20000790 	.word	0x20000790
 80099f8:	0800e45c 	.word	0x0800e45c

080099fc <USBD_FS_InterfaceStrDescriptor>:
 * @param  speed : Current device speed
 * @param  length : Pointer to data length variable
 * @retval Pointer to descriptor buffer
 */

uint8_t* USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length) {
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b082      	sub	sp, #8
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	4603      	mov	r3, r0
 8009a04:	6039      	str	r1, [r7, #0]
 8009a06:	71fb      	strb	r3, [r7, #7]
  if (speed == 0) {
 8009a08:	79fb      	ldrb	r3, [r7, #7]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d105      	bne.n	8009a1a <USBD_FS_InterfaceStrDescriptor+0x1e>
    USBD_GetString((uint8_t*) USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009a0e:	683a      	ldr	r2, [r7, #0]
 8009a10:	4907      	ldr	r1, [pc, #28]	@ (8009a30 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009a12:	4808      	ldr	r0, [pc, #32]	@ (8009a34 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009a14:	f7ff fbc8 	bl	80091a8 <USBD_GetString>
 8009a18:	e004      	b.n	8009a24 <USBD_FS_InterfaceStrDescriptor+0x28>
  } else {
    USBD_GetString((uint8_t*) USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009a1a:	683a      	ldr	r2, [r7, #0]
 8009a1c:	4904      	ldr	r1, [pc, #16]	@ (8009a30 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009a1e:	4805      	ldr	r0, [pc, #20]	@ (8009a34 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009a20:	f7ff fbc2 	bl	80091a8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009a24:	4b02      	ldr	r3, [pc, #8]	@ (8009a30 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009a26:	4618      	mov	r0, r3
 8009a28:	3708      	adds	r7, #8
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	bd80      	pop	{r7, pc}
 8009a2e:	bf00      	nop
 8009a30:	20000790 	.word	0x20000790
 8009a34:	0800e46c 	.word	0x0800e46c

08009a38 <Get_SerialNum>:
 * @brief  Create the serial number string descriptor
 * @param  None
 * @retval None
 */

static void Get_SerialNum() {
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b084      	sub	sp, #16
 8009a3c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t*) DEVICE_ID1;
 8009a3e:	4b0f      	ldr	r3, [pc, #60]	@ (8009a7c <Get_SerialNum+0x44>)
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t*) DEVICE_ID2;
 8009a44:	4b0e      	ldr	r3, [pc, #56]	@ (8009a80 <Get_SerialNum+0x48>)
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t*) DEVICE_ID3;
 8009a4a:	4b0e      	ldr	r3, [pc, #56]	@ (8009a84 <Get_SerialNum+0x4c>)
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009a50:	68fa      	ldr	r2, [r7, #12]
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	4413      	add	r3, r2
 8009a56:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0) {
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d009      	beq.n	8009a72 <Get_SerialNum+0x3a>
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009a5e:	2208      	movs	r2, #8
 8009a60:	4909      	ldr	r1, [pc, #36]	@ (8009a88 <Get_SerialNum+0x50>)
 8009a62:	68f8      	ldr	r0, [r7, #12]
 8009a64:	f000 f814 	bl	8009a90 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009a68:	2204      	movs	r2, #4
 8009a6a:	4908      	ldr	r1, [pc, #32]	@ (8009a8c <Get_SerialNum+0x54>)
 8009a6c:	68b8      	ldr	r0, [r7, #8]
 8009a6e:	f000 f80f 	bl	8009a90 <IntToUnicode>
  }
}
 8009a72:	bf00      	nop
 8009a74:	3710      	adds	r7, #16
 8009a76:	46bd      	mov	sp, r7
 8009a78:	bd80      	pop	{r7, pc}
 8009a7a:	bf00      	nop
 8009a7c:	1fff7a10 	.word	0x1fff7a10
 8009a80:	1fff7a14 	.word	0x1fff7a14
 8009a84:	1fff7a18 	.word	0x1fff7a18
 8009a88:	200000aa 	.word	0x200000aa
 8009a8c:	200000ba 	.word	0x200000ba

08009a90 <IntToUnicode>:
 * @param  pbuf: pointer to the buffer
 * @param  len: buffer length
 * @retval None
 */

static void IntToUnicode(uint32_t value, uint8_t *pbuf, uint8_t len) {
 8009a90:	b480      	push	{r7}
 8009a92:	b087      	sub	sp, #28
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	60f8      	str	r0, [r7, #12]
 8009a98:	60b9      	str	r1, [r7, #8]
 8009a9a:	4613      	mov	r3, r2
 8009a9c:	71fb      	strb	r3, [r7, #7]

  uint8_t idx = 0;
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++) {
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	75fb      	strb	r3, [r7, #23]
 8009aa6:	e027      	b.n	8009af8 <IntToUnicode+0x68>
    if (((value >> 28)) < 0xA) {
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	0f1b      	lsrs	r3, r3, #28
 8009aac:	2b09      	cmp	r3, #9
 8009aae:	d80b      	bhi.n	8009ac8 <IntToUnicode+0x38>
      pbuf[2 * idx] = (value >> 28) + '0';
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	0f1b      	lsrs	r3, r3, #28
 8009ab4:	b2da      	uxtb	r2, r3
 8009ab6:	7dfb      	ldrb	r3, [r7, #23]
 8009ab8:	005b      	lsls	r3, r3, #1
 8009aba:	4619      	mov	r1, r3
 8009abc:	68bb      	ldr	r3, [r7, #8]
 8009abe:	440b      	add	r3, r1
 8009ac0:	3230      	adds	r2, #48	@ 0x30
 8009ac2:	b2d2      	uxtb	r2, r2
 8009ac4:	701a      	strb	r2, [r3, #0]
 8009ac6:	e00a      	b.n	8009ade <IntToUnicode+0x4e>
    } else {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	0f1b      	lsrs	r3, r3, #28
 8009acc:	b2da      	uxtb	r2, r3
 8009ace:	7dfb      	ldrb	r3, [r7, #23]
 8009ad0:	005b      	lsls	r3, r3, #1
 8009ad2:	4619      	mov	r1, r3
 8009ad4:	68bb      	ldr	r3, [r7, #8]
 8009ad6:	440b      	add	r3, r1
 8009ad8:	3237      	adds	r2, #55	@ 0x37
 8009ada:	b2d2      	uxtb	r2, r2
 8009adc:	701a      	strb	r2, [r3, #0]
    }
    value = value << 4;
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	011b      	lsls	r3, r3, #4
 8009ae2:	60fb      	str	r3, [r7, #12]
    pbuf[2 * idx + 1] = 0;
 8009ae4:	7dfb      	ldrb	r3, [r7, #23]
 8009ae6:	005b      	lsls	r3, r3, #1
 8009ae8:	3301      	adds	r3, #1
 8009aea:	68ba      	ldr	r2, [r7, #8]
 8009aec:	4413      	add	r3, r2
 8009aee:	2200      	movs	r2, #0
 8009af0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++) {
 8009af2:	7dfb      	ldrb	r3, [r7, #23]
 8009af4:	3301      	adds	r3, #1
 8009af6:	75fb      	strb	r3, [r7, #23]
 8009af8:	7dfa      	ldrb	r2, [r7, #23]
 8009afa:	79fb      	ldrb	r3, [r7, #7]
 8009afc:	429a      	cmp	r2, r3
 8009afe:	d3d3      	bcc.n	8009aa8 <IntToUnicode+0x18>
  }
}
 8009b00:	bf00      	nop
 8009b02:	bf00      	nop
 8009b04:	371c      	adds	r7, #28
 8009b06:	46bd      	mov	sp, r7
 8009b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0c:	4770      	bx	lr
	...

08009b10 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b08a      	sub	sp, #40	@ 0x28
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009b18:	f107 0314 	add.w	r3, r7, #20
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	601a      	str	r2, [r3, #0]
 8009b20:	605a      	str	r2, [r3, #4]
 8009b22:	609a      	str	r2, [r3, #8]
 8009b24:	60da      	str	r2, [r3, #12]
 8009b26:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009b30:	d13a      	bne.n	8009ba8 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009b32:	2300      	movs	r3, #0
 8009b34:	613b      	str	r3, [r7, #16]
 8009b36:	4b1e      	ldr	r3, [pc, #120]	@ (8009bb0 <HAL_PCD_MspInit+0xa0>)
 8009b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b3a:	4a1d      	ldr	r2, [pc, #116]	@ (8009bb0 <HAL_PCD_MspInit+0xa0>)
 8009b3c:	f043 0301 	orr.w	r3, r3, #1
 8009b40:	6313      	str	r3, [r2, #48]	@ 0x30
 8009b42:	4b1b      	ldr	r3, [pc, #108]	@ (8009bb0 <HAL_PCD_MspInit+0xa0>)
 8009b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b46:	f003 0301 	and.w	r3, r3, #1
 8009b4a:	613b      	str	r3, [r7, #16]
 8009b4c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8009b4e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8009b52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009b54:	2302      	movs	r3, #2
 8009b56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b58:	2300      	movs	r3, #0
 8009b5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009b60:	230a      	movs	r3, #10
 8009b62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009b64:	f107 0314 	add.w	r3, r7, #20
 8009b68:	4619      	mov	r1, r3
 8009b6a:	4812      	ldr	r0, [pc, #72]	@ (8009bb4 <HAL_PCD_MspInit+0xa4>)
 8009b6c:	f7f8 fa46 	bl	8001ffc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009b70:	4b0f      	ldr	r3, [pc, #60]	@ (8009bb0 <HAL_PCD_MspInit+0xa0>)
 8009b72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b74:	4a0e      	ldr	r2, [pc, #56]	@ (8009bb0 <HAL_PCD_MspInit+0xa0>)
 8009b76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b7a:	6353      	str	r3, [r2, #52]	@ 0x34
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	60fb      	str	r3, [r7, #12]
 8009b80:	4b0b      	ldr	r3, [pc, #44]	@ (8009bb0 <HAL_PCD_MspInit+0xa0>)
 8009b82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b84:	4a0a      	ldr	r2, [pc, #40]	@ (8009bb0 <HAL_PCD_MspInit+0xa0>)
 8009b86:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009b8a:	6453      	str	r3, [r2, #68]	@ 0x44
 8009b8c:	4b08      	ldr	r3, [pc, #32]	@ (8009bb0 <HAL_PCD_MspInit+0xa0>)
 8009b8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009b94:	60fb      	str	r3, [r7, #12]
 8009b96:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009b98:	2200      	movs	r2, #0
 8009b9a:	2100      	movs	r1, #0
 8009b9c:	2043      	movs	r0, #67	@ 0x43
 8009b9e:	f7f7 fe23 	bl	80017e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009ba2:	2043      	movs	r0, #67	@ 0x43
 8009ba4:	f7f7 fe3c 	bl	8001820 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009ba8:	bf00      	nop
 8009baa:	3728      	adds	r7, #40	@ 0x28
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bd80      	pop	{r7, pc}
 8009bb0:	40023800 	.word	0x40023800
 8009bb4:	40020000 	.word	0x40020000

08009bb8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	b082      	sub	sp, #8
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009bcc:	4619      	mov	r1, r3
 8009bce:	4610      	mov	r0, r2
 8009bd0:	f7fe fb58 	bl	8008284 <USBD_LL_SetupStage>
}
 8009bd4:	bf00      	nop
 8009bd6:	3708      	adds	r7, #8
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	bd80      	pop	{r7, pc}

08009bdc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b082      	sub	sp, #8
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
 8009be4:	460b      	mov	r3, r1
 8009be6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009bee:	78fa      	ldrb	r2, [r7, #3]
 8009bf0:	6879      	ldr	r1, [r7, #4]
 8009bf2:	4613      	mov	r3, r2
 8009bf4:	00db      	lsls	r3, r3, #3
 8009bf6:	4413      	add	r3, r2
 8009bf8:	009b      	lsls	r3, r3, #2
 8009bfa:	440b      	add	r3, r1
 8009bfc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009c00:	681a      	ldr	r2, [r3, #0]
 8009c02:	78fb      	ldrb	r3, [r7, #3]
 8009c04:	4619      	mov	r1, r3
 8009c06:	f7fe fb92 	bl	800832e <USBD_LL_DataOutStage>
}
 8009c0a:	bf00      	nop
 8009c0c:	3708      	adds	r7, #8
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	bd80      	pop	{r7, pc}

08009c12 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c12:	b580      	push	{r7, lr}
 8009c14:	b082      	sub	sp, #8
 8009c16:	af00      	add	r7, sp, #0
 8009c18:	6078      	str	r0, [r7, #4]
 8009c1a:	460b      	mov	r3, r1
 8009c1c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009c24:	78fa      	ldrb	r2, [r7, #3]
 8009c26:	6879      	ldr	r1, [r7, #4]
 8009c28:	4613      	mov	r3, r2
 8009c2a:	00db      	lsls	r3, r3, #3
 8009c2c:	4413      	add	r3, r2
 8009c2e:	009b      	lsls	r3, r3, #2
 8009c30:	440b      	add	r3, r1
 8009c32:	3320      	adds	r3, #32
 8009c34:	681a      	ldr	r2, [r3, #0]
 8009c36:	78fb      	ldrb	r3, [r7, #3]
 8009c38:	4619      	mov	r1, r3
 8009c3a:	f7fe fbdb 	bl	80083f4 <USBD_LL_DataInStage>
}
 8009c3e:	bf00      	nop
 8009c40:	3708      	adds	r7, #8
 8009c42:	46bd      	mov	sp, r7
 8009c44:	bd80      	pop	{r7, pc}

08009c46 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c46:	b580      	push	{r7, lr}
 8009c48:	b082      	sub	sp, #8
 8009c4a:	af00      	add	r7, sp, #0
 8009c4c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009c54:	4618      	mov	r0, r3
 8009c56:	f7fe fcdf 	bl	8008618 <USBD_LL_SOF>
}
 8009c5a:	bf00      	nop
 8009c5c:	3708      	adds	r7, #8
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}

08009c62 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c62:	b580      	push	{r7, lr}
 8009c64:	b084      	sub	sp, #16
 8009c66:	af00      	add	r7, sp, #0
 8009c68:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009c6a:	2301      	movs	r3, #1
 8009c6c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	79db      	ldrb	r3, [r3, #7]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d102      	bne.n	8009c7c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009c76:	2300      	movs	r3, #0
 8009c78:	73fb      	strb	r3, [r7, #15]
 8009c7a:	e008      	b.n	8009c8e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	79db      	ldrb	r3, [r3, #7]
 8009c80:	2b02      	cmp	r3, #2
 8009c82:	d102      	bne.n	8009c8a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009c84:	2301      	movs	r3, #1
 8009c86:	73fb      	strb	r3, [r7, #15]
 8009c88:	e001      	b.n	8009c8e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009c8a:	f7f7 f98f 	bl	8000fac <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009c94:	7bfa      	ldrb	r2, [r7, #15]
 8009c96:	4611      	mov	r1, r2
 8009c98:	4618      	mov	r0, r3
 8009c9a:	f7fe fc82 	bl	80085a2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	f7fe fc3b 	bl	8008520 <USBD_LL_Reset>
}
 8009caa:	bf00      	nop
 8009cac:	3710      	adds	r7, #16
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	bd80      	pop	{r7, pc}
	...

08009cb4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b082      	sub	sp, #8
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	f7fe fc7d 	bl	80085c2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	687a      	ldr	r2, [r7, #4]
 8009cd4:	6812      	ldr	r2, [r2, #0]
 8009cd6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009cda:	f043 0301 	orr.w	r3, r3, #1
 8009cde:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	7adb      	ldrb	r3, [r3, #11]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d005      	beq.n	8009cf4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009ce8:	4b04      	ldr	r3, [pc, #16]	@ (8009cfc <HAL_PCD_SuspendCallback+0x48>)
 8009cea:	691b      	ldr	r3, [r3, #16]
 8009cec:	4a03      	ldr	r2, [pc, #12]	@ (8009cfc <HAL_PCD_SuspendCallback+0x48>)
 8009cee:	f043 0306 	orr.w	r3, r3, #6
 8009cf2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009cf4:	bf00      	nop
 8009cf6:	3708      	adds	r7, #8
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	bd80      	pop	{r7, pc}
 8009cfc:	e000ed00 	.word	0xe000ed00

08009d00 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d00:	b580      	push	{r7, lr}
 8009d02:	b082      	sub	sp, #8
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009d0e:	4618      	mov	r0, r3
 8009d10:	f7fe fc6c 	bl	80085ec <USBD_LL_Resume>
}
 8009d14:	bf00      	nop
 8009d16:	3708      	adds	r7, #8
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	bd80      	pop	{r7, pc}

08009d1c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b082      	sub	sp, #8
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
 8009d24:	460b      	mov	r3, r1
 8009d26:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009d2e:	78fa      	ldrb	r2, [r7, #3]
 8009d30:	4611      	mov	r1, r2
 8009d32:	4618      	mov	r0, r3
 8009d34:	f7fe fc97 	bl	8008666 <USBD_LL_IsoOUTIncomplete>
}
 8009d38:	bf00      	nop
 8009d3a:	3708      	adds	r7, #8
 8009d3c:	46bd      	mov	sp, r7
 8009d3e:	bd80      	pop	{r7, pc}

08009d40 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d40:	b580      	push	{r7, lr}
 8009d42:	b082      	sub	sp, #8
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
 8009d48:	460b      	mov	r3, r1
 8009d4a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009d52:	78fa      	ldrb	r2, [r7, #3]
 8009d54:	4611      	mov	r1, r2
 8009d56:	4618      	mov	r0, r3
 8009d58:	f7fe fc78 	bl	800864c <USBD_LL_IsoINIncomplete>
}
 8009d5c:	bf00      	nop
 8009d5e:	3708      	adds	r7, #8
 8009d60:	46bd      	mov	sp, r7
 8009d62:	bd80      	pop	{r7, pc}

08009d64 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d64:	b580      	push	{r7, lr}
 8009d66:	b082      	sub	sp, #8
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009d72:	4618      	mov	r0, r3
 8009d74:	f7fe fc84 	bl	8008680 <USBD_LL_DevConnected>
}
 8009d78:	bf00      	nop
 8009d7a:	3708      	adds	r7, #8
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	bd80      	pop	{r7, pc}

08009d80 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b082      	sub	sp, #8
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009d8e:	4618      	mov	r0, r3
 8009d90:	f7fe fc81 	bl	8008696 <USBD_LL_DevDisconnected>
}
 8009d94:	bf00      	nop
 8009d96:	3708      	adds	r7, #8
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bd80      	pop	{r7, pc}

08009d9c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b082      	sub	sp, #8
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	781b      	ldrb	r3, [r3, #0]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d13c      	bne.n	8009e26 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009dac:	4a20      	ldr	r2, [pc, #128]	@ (8009e30 <USBD_LL_Init+0x94>)
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	4a1e      	ldr	r2, [pc, #120]	@ (8009e30 <USBD_LL_Init+0x94>)
 8009db8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009dbc:	4b1c      	ldr	r3, [pc, #112]	@ (8009e30 <USBD_LL_Init+0x94>)
 8009dbe:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8009dc2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009dc4:	4b1a      	ldr	r3, [pc, #104]	@ (8009e30 <USBD_LL_Init+0x94>)
 8009dc6:	2204      	movs	r2, #4
 8009dc8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009dca:	4b19      	ldr	r3, [pc, #100]	@ (8009e30 <USBD_LL_Init+0x94>)
 8009dcc:	2202      	movs	r2, #2
 8009dce:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009dd0:	4b17      	ldr	r3, [pc, #92]	@ (8009e30 <USBD_LL_Init+0x94>)
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009dd6:	4b16      	ldr	r3, [pc, #88]	@ (8009e30 <USBD_LL_Init+0x94>)
 8009dd8:	2202      	movs	r2, #2
 8009dda:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009ddc:	4b14      	ldr	r3, [pc, #80]	@ (8009e30 <USBD_LL_Init+0x94>)
 8009dde:	2200      	movs	r2, #0
 8009de0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009de2:	4b13      	ldr	r3, [pc, #76]	@ (8009e30 <USBD_LL_Init+0x94>)
 8009de4:	2200      	movs	r2, #0
 8009de6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009de8:	4b11      	ldr	r3, [pc, #68]	@ (8009e30 <USBD_LL_Init+0x94>)
 8009dea:	2200      	movs	r2, #0
 8009dec:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009dee:	4b10      	ldr	r3, [pc, #64]	@ (8009e30 <USBD_LL_Init+0x94>)
 8009df0:	2200      	movs	r2, #0
 8009df2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009df4:	4b0e      	ldr	r3, [pc, #56]	@ (8009e30 <USBD_LL_Init+0x94>)
 8009df6:	2200      	movs	r2, #0
 8009df8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009dfa:	480d      	ldr	r0, [pc, #52]	@ (8009e30 <USBD_LL_Init+0x94>)
 8009dfc:	f7f9 fb7a 	bl	80034f4 <HAL_PCD_Init>
 8009e00:	4603      	mov	r3, r0
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d001      	beq.n	8009e0a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009e06:	f7f7 f8d1 	bl	8000fac <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009e0a:	2180      	movs	r1, #128	@ 0x80
 8009e0c:	4808      	ldr	r0, [pc, #32]	@ (8009e30 <USBD_LL_Init+0x94>)
 8009e0e:	f7fa fdbc 	bl	800498a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009e12:	2240      	movs	r2, #64	@ 0x40
 8009e14:	2100      	movs	r1, #0
 8009e16:	4806      	ldr	r0, [pc, #24]	@ (8009e30 <USBD_LL_Init+0x94>)
 8009e18:	f7fa fd70 	bl	80048fc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009e1c:	2280      	movs	r2, #128	@ 0x80
 8009e1e:	2101      	movs	r1, #1
 8009e20:	4803      	ldr	r0, [pc, #12]	@ (8009e30 <USBD_LL_Init+0x94>)
 8009e22:	f7fa fd6b 	bl	80048fc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009e26:	2300      	movs	r3, #0
}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	3708      	adds	r7, #8
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	bd80      	pop	{r7, pc}
 8009e30:	20000990 	.word	0x20000990

08009e34 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009e34:	b580      	push	{r7, lr}
 8009e36:	b084      	sub	sp, #16
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e40:	2300      	movs	r3, #0
 8009e42:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	f7f9 fc61 	bl	8003712 <HAL_PCD_Start>
 8009e50:	4603      	mov	r3, r0
 8009e52:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e54:	7bfb      	ldrb	r3, [r7, #15]
 8009e56:	4618      	mov	r0, r3
 8009e58:	f000 f94e 	bl	800a0f8 <USBD_Get_USB_Status>
 8009e5c:	4603      	mov	r3, r0
 8009e5e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009e60:	7bbb      	ldrb	r3, [r7, #14]
}
 8009e62:	4618      	mov	r0, r3
 8009e64:	3710      	adds	r7, #16
 8009e66:	46bd      	mov	sp, r7
 8009e68:	bd80      	pop	{r7, pc}

08009e6a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009e6a:	b580      	push	{r7, lr}
 8009e6c:	b084      	sub	sp, #16
 8009e6e:	af00      	add	r7, sp, #0
 8009e70:	6078      	str	r0, [r7, #4]
 8009e72:	4608      	mov	r0, r1
 8009e74:	4611      	mov	r1, r2
 8009e76:	461a      	mov	r2, r3
 8009e78:	4603      	mov	r3, r0
 8009e7a:	70fb      	strb	r3, [r7, #3]
 8009e7c:	460b      	mov	r3, r1
 8009e7e:	70bb      	strb	r3, [r7, #2]
 8009e80:	4613      	mov	r3, r2
 8009e82:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e84:	2300      	movs	r3, #0
 8009e86:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e88:	2300      	movs	r3, #0
 8009e8a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009e92:	78bb      	ldrb	r3, [r7, #2]
 8009e94:	883a      	ldrh	r2, [r7, #0]
 8009e96:	78f9      	ldrb	r1, [r7, #3]
 8009e98:	f7fa f935 	bl	8004106 <HAL_PCD_EP_Open>
 8009e9c:	4603      	mov	r3, r0
 8009e9e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ea0:	7bfb      	ldrb	r3, [r7, #15]
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	f000 f928 	bl	800a0f8 <USBD_Get_USB_Status>
 8009ea8:	4603      	mov	r3, r0
 8009eaa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009eac:	7bbb      	ldrb	r3, [r7, #14]
}
 8009eae:	4618      	mov	r0, r3
 8009eb0:	3710      	adds	r7, #16
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	bd80      	pop	{r7, pc}

08009eb6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009eb6:	b580      	push	{r7, lr}
 8009eb8:	b084      	sub	sp, #16
 8009eba:	af00      	add	r7, sp, #0
 8009ebc:	6078      	str	r0, [r7, #4]
 8009ebe:	460b      	mov	r3, r1
 8009ec0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009ed0:	78fa      	ldrb	r2, [r7, #3]
 8009ed2:	4611      	mov	r1, r2
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	f7fa f980 	bl	80041da <HAL_PCD_EP_Close>
 8009eda:	4603      	mov	r3, r0
 8009edc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ede:	7bfb      	ldrb	r3, [r7, #15]
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	f000 f909 	bl	800a0f8 <USBD_Get_USB_Status>
 8009ee6:	4603      	mov	r3, r0
 8009ee8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009eea:	7bbb      	ldrb	r3, [r7, #14]
}
 8009eec:	4618      	mov	r0, r3
 8009eee:	3710      	adds	r7, #16
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd80      	pop	{r7, pc}

08009ef4 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b084      	sub	sp, #16
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	6078      	str	r0, [r7, #4]
 8009efc:	460b      	mov	r3, r1
 8009efe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f00:	2300      	movs	r3, #0
 8009f02:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f04:	2300      	movs	r3, #0
 8009f06:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009f0e:	78fa      	ldrb	r2, [r7, #3]
 8009f10:	4611      	mov	r1, r2
 8009f12:	4618      	mov	r0, r3
 8009f14:	f7fa fb0a 	bl	800452c <HAL_PCD_EP_Flush>
 8009f18:	4603      	mov	r3, r0
 8009f1a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f1c:	7bfb      	ldrb	r3, [r7, #15]
 8009f1e:	4618      	mov	r0, r3
 8009f20:	f000 f8ea 	bl	800a0f8 <USBD_Get_USB_Status>
 8009f24:	4603      	mov	r3, r0
 8009f26:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009f28:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	3710      	adds	r7, #16
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	bd80      	pop	{r7, pc}

08009f32 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009f32:	b580      	push	{r7, lr}
 8009f34:	b084      	sub	sp, #16
 8009f36:	af00      	add	r7, sp, #0
 8009f38:	6078      	str	r0, [r7, #4]
 8009f3a:	460b      	mov	r3, r1
 8009f3c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f3e:	2300      	movs	r3, #0
 8009f40:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f42:	2300      	movs	r3, #0
 8009f44:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009f4c:	78fa      	ldrb	r2, [r7, #3]
 8009f4e:	4611      	mov	r1, r2
 8009f50:	4618      	mov	r0, r3
 8009f52:	f7fa fa01 	bl	8004358 <HAL_PCD_EP_SetStall>
 8009f56:	4603      	mov	r3, r0
 8009f58:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f5a:	7bfb      	ldrb	r3, [r7, #15]
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	f000 f8cb 	bl	800a0f8 <USBD_Get_USB_Status>
 8009f62:	4603      	mov	r3, r0
 8009f64:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009f66:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f68:	4618      	mov	r0, r3
 8009f6a:	3710      	adds	r7, #16
 8009f6c:	46bd      	mov	sp, r7
 8009f6e:	bd80      	pop	{r7, pc}

08009f70 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009f70:	b580      	push	{r7, lr}
 8009f72:	b084      	sub	sp, #16
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
 8009f78:	460b      	mov	r3, r1
 8009f7a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f80:	2300      	movs	r3, #0
 8009f82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009f8a:	78fa      	ldrb	r2, [r7, #3]
 8009f8c:	4611      	mov	r1, r2
 8009f8e:	4618      	mov	r0, r3
 8009f90:	f7fa fa45 	bl	800441e <HAL_PCD_EP_ClrStall>
 8009f94:	4603      	mov	r3, r0
 8009f96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f98:	7bfb      	ldrb	r3, [r7, #15]
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	f000 f8ac 	bl	800a0f8 <USBD_Get_USB_Status>
 8009fa0:	4603      	mov	r3, r0
 8009fa2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009fa4:	7bbb      	ldrb	r3, [r7, #14]
}
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	3710      	adds	r7, #16
 8009faa:	46bd      	mov	sp, r7
 8009fac:	bd80      	pop	{r7, pc}

08009fae <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009fae:	b480      	push	{r7}
 8009fb0:	b085      	sub	sp, #20
 8009fb2:	af00      	add	r7, sp, #0
 8009fb4:	6078      	str	r0, [r7, #4]
 8009fb6:	460b      	mov	r3, r1
 8009fb8:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009fc0:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009fc2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	da0b      	bge.n	8009fe2 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009fca:	78fb      	ldrb	r3, [r7, #3]
 8009fcc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009fd0:	68f9      	ldr	r1, [r7, #12]
 8009fd2:	4613      	mov	r3, r2
 8009fd4:	00db      	lsls	r3, r3, #3
 8009fd6:	4413      	add	r3, r2
 8009fd8:	009b      	lsls	r3, r3, #2
 8009fda:	440b      	add	r3, r1
 8009fdc:	3316      	adds	r3, #22
 8009fde:	781b      	ldrb	r3, [r3, #0]
 8009fe0:	e00b      	b.n	8009ffa <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009fe2:	78fb      	ldrb	r3, [r7, #3]
 8009fe4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009fe8:	68f9      	ldr	r1, [r7, #12]
 8009fea:	4613      	mov	r3, r2
 8009fec:	00db      	lsls	r3, r3, #3
 8009fee:	4413      	add	r3, r2
 8009ff0:	009b      	lsls	r3, r3, #2
 8009ff2:	440b      	add	r3, r1
 8009ff4:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009ff8:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	3714      	adds	r7, #20
 8009ffe:	46bd      	mov	sp, r7
 800a000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a004:	4770      	bx	lr

0800a006 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a006:	b580      	push	{r7, lr}
 800a008:	b084      	sub	sp, #16
 800a00a:	af00      	add	r7, sp, #0
 800a00c:	6078      	str	r0, [r7, #4]
 800a00e:	460b      	mov	r3, r1
 800a010:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a012:	2300      	movs	r3, #0
 800a014:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a016:	2300      	movs	r3, #0
 800a018:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a020:	78fa      	ldrb	r2, [r7, #3]
 800a022:	4611      	mov	r1, r2
 800a024:	4618      	mov	r0, r3
 800a026:	f7fa f84a 	bl	80040be <HAL_PCD_SetAddress>
 800a02a:	4603      	mov	r3, r0
 800a02c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a02e:	7bfb      	ldrb	r3, [r7, #15]
 800a030:	4618      	mov	r0, r3
 800a032:	f000 f861 	bl	800a0f8 <USBD_Get_USB_Status>
 800a036:	4603      	mov	r3, r0
 800a038:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a03a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a03c:	4618      	mov	r0, r3
 800a03e:	3710      	adds	r7, #16
 800a040:	46bd      	mov	sp, r7
 800a042:	bd80      	pop	{r7, pc}

0800a044 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b086      	sub	sp, #24
 800a048:	af00      	add	r7, sp, #0
 800a04a:	60f8      	str	r0, [r7, #12]
 800a04c:	607a      	str	r2, [r7, #4]
 800a04e:	603b      	str	r3, [r7, #0]
 800a050:	460b      	mov	r3, r1
 800a052:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a054:	2300      	movs	r3, #0
 800a056:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a058:	2300      	movs	r3, #0
 800a05a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a062:	7af9      	ldrb	r1, [r7, #11]
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	687a      	ldr	r2, [r7, #4]
 800a068:	f7fa f93c 	bl	80042e4 <HAL_PCD_EP_Transmit>
 800a06c:	4603      	mov	r3, r0
 800a06e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a070:	7dfb      	ldrb	r3, [r7, #23]
 800a072:	4618      	mov	r0, r3
 800a074:	f000 f840 	bl	800a0f8 <USBD_Get_USB_Status>
 800a078:	4603      	mov	r3, r0
 800a07a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a07c:	7dbb      	ldrb	r3, [r7, #22]
}
 800a07e:	4618      	mov	r0, r3
 800a080:	3718      	adds	r7, #24
 800a082:	46bd      	mov	sp, r7
 800a084:	bd80      	pop	{r7, pc}

0800a086 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a086:	b580      	push	{r7, lr}
 800a088:	b086      	sub	sp, #24
 800a08a:	af00      	add	r7, sp, #0
 800a08c:	60f8      	str	r0, [r7, #12]
 800a08e:	607a      	str	r2, [r7, #4]
 800a090:	603b      	str	r3, [r7, #0]
 800a092:	460b      	mov	r3, r1
 800a094:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a096:	2300      	movs	r3, #0
 800a098:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a09a:	2300      	movs	r3, #0
 800a09c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a0a4:	7af9      	ldrb	r1, [r7, #11]
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	687a      	ldr	r2, [r7, #4]
 800a0aa:	f7fa f8e0 	bl	800426e <HAL_PCD_EP_Receive>
 800a0ae:	4603      	mov	r3, r0
 800a0b0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a0b2:	7dfb      	ldrb	r3, [r7, #23]
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	f000 f81f 	bl	800a0f8 <USBD_Get_USB_Status>
 800a0ba:	4603      	mov	r3, r0
 800a0bc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a0be:	7dbb      	ldrb	r3, [r7, #22]
}
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	3718      	adds	r7, #24
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}

0800a0c8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a0c8:	b480      	push	{r7}
 800a0ca:	b083      	sub	sp, #12
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_AUDIO_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a0d0:	4b03      	ldr	r3, [pc, #12]	@ (800a0e0 <USBD_static_malloc+0x18>)
}
 800a0d2:	4618      	mov	r0, r3
 800a0d4:	370c      	adds	r7, #12
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0dc:	4770      	bx	lr
 800a0de:	bf00      	nop
 800a0e0:	20000e74 	.word	0x20000e74

0800a0e4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a0e4:	b480      	push	{r7}
 800a0e6:	b083      	sub	sp, #12
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]

}
 800a0ec:	bf00      	nop
 800a0ee:	370c      	adds	r7, #12
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f6:	4770      	bx	lr

0800a0f8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a0f8:	b480      	push	{r7}
 800a0fa:	b085      	sub	sp, #20
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	4603      	mov	r3, r0
 800a100:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a102:	2300      	movs	r3, #0
 800a104:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a106:	79fb      	ldrb	r3, [r7, #7]
 800a108:	2b03      	cmp	r3, #3
 800a10a:	d817      	bhi.n	800a13c <USBD_Get_USB_Status+0x44>
 800a10c:	a201      	add	r2, pc, #4	@ (adr r2, 800a114 <USBD_Get_USB_Status+0x1c>)
 800a10e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a112:	bf00      	nop
 800a114:	0800a125 	.word	0x0800a125
 800a118:	0800a12b 	.word	0x0800a12b
 800a11c:	0800a131 	.word	0x0800a131
 800a120:	0800a137 	.word	0x0800a137
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a124:	2300      	movs	r3, #0
 800a126:	73fb      	strb	r3, [r7, #15]
    break;
 800a128:	e00b      	b.n	800a142 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a12a:	2303      	movs	r3, #3
 800a12c:	73fb      	strb	r3, [r7, #15]
    break;
 800a12e:	e008      	b.n	800a142 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a130:	2301      	movs	r3, #1
 800a132:	73fb      	strb	r3, [r7, #15]
    break;
 800a134:	e005      	b.n	800a142 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a136:	2303      	movs	r3, #3
 800a138:	73fb      	strb	r3, [r7, #15]
    break;
 800a13a:	e002      	b.n	800a142 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a13c:	2303      	movs	r3, #3
 800a13e:	73fb      	strb	r3, [r7, #15]
    break;
 800a140:	bf00      	nop
  }
  return usb_status;
 800a142:	7bfb      	ldrb	r3, [r7, #15]
}
 800a144:	4618      	mov	r0, r3
 800a146:	3714      	adds	r7, #20
 800a148:	46bd      	mov	sp, r7
 800a14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14e:	4770      	bx	lr

0800a150 <svc_abs_subs_block>:
 800a150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a154:	f9b3 453a 	ldrsh.w	r4, [r3, #1338]	@ 0x53a
 800a158:	2c01      	cmp	r4, #1
 800a15a:	b087      	sub	sp, #28
 800a15c:	d002      	beq.n	800a164 <svc_abs_subs_block+0x14>
 800a15e:	b007      	add	sp, #28
 800a160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a164:	f9b3 4534 	ldrsh.w	r4, [r3, #1332]	@ 0x534
 800a168:	2c00      	cmp	r4, #0
 800a16a:	dd3f      	ble.n	800a1ec <svc_abs_subs_block+0x9c>
 800a16c:	6905      	ldr	r5, [r0, #16]
 800a16e:	68c7      	ldr	r7, [r0, #12]
 800a170:	2d01      	cmp	r5, #1
 800a172:	ea4f 0467 	mov.w	r4, r7, asr #1
 800a176:	d03e      	beq.n	800a1f6 <svc_abs_subs_block+0xa6>
 800a178:	2c00      	cmp	r4, #0
 800a17a:	ddf0      	ble.n	800a15e <svc_abs_subs_block+0xe>
 800a17c:	2000      	movs	r0, #0
 800a17e:	f9b3 652a 	ldrsh.w	r6, [r3, #1322]	@ 0x52a
 800a182:	eb02 0784 	add.w	r7, r2, r4, lsl #2
 800a186:	4603      	mov	r3, r0
 800a188:	e006      	b.n	800a198 <svc_abs_subs_block+0x48>
 800a18a:	3301      	adds	r3, #1
 800a18c:	f842 0b04 	str.w	r0, [r2], #4
 800a190:	4297      	cmp	r7, r2
 800a192:	f101 0102 	add.w	r1, r1, #2
 800a196:	d0e2      	beq.n	800a15e <svc_abs_subs_block+0xe>
 800a198:	42b3      	cmp	r3, r6
 800a19a:	d001      	beq.n	800a1a0 <svc_abs_subs_block+0x50>
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d1f4      	bne.n	800a18a <svc_abs_subs_block+0x3a>
 800a1a0:	2e01      	cmp	r6, #1
 800a1a2:	dd0f      	ble.n	800a1c4 <svc_abs_subs_block+0x74>
 800a1a4:	2e00      	cmp	r6, #0
 800a1a6:	460b      	mov	r3, r1
 800a1a8:	dd1e      	ble.n	800a1e8 <svc_abs_subs_block+0x98>
 800a1aa:	eb01 0546 	add.w	r5, r1, r6, lsl #1
 800a1ae:	2000      	movs	r0, #0
 800a1b0:	f933 4b02 	ldrsh.w	r4, [r3], #2
 800a1b4:	42ab      	cmp	r3, r5
 800a1b6:	eb00 3004 	add.w	r0, r0, r4, lsl #12
 800a1ba:	d1f9      	bne.n	800a1b0 <svc_abs_subs_block+0x60>
 800a1bc:	2800      	cmp	r0, #0
 800a1be:	dd08      	ble.n	800a1d2 <svc_abs_subs_block+0x82>
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	e7e3      	b.n	800a18c <svc_abs_subs_block+0x3c>
 800a1c4:	f9b1 0000 	ldrsh.w	r0, [r1]
 800a1c8:	2800      	cmp	r0, #0
 800a1ca:	dd09      	ble.n	800a1e0 <svc_abs_subs_block+0x90>
 800a1cc:	0400      	lsls	r0, r0, #16
 800a1ce:	2301      	movs	r3, #1
 800a1d0:	e7dc      	b.n	800a18c <svc_abs_subs_block+0x3c>
 800a1d2:	1040      	asrs	r0, r0, #1
 800a1d4:	4240      	negs	r0, r0
 800a1d6:	2301      	movs	r3, #1
 800a1d8:	f300 001e 	ssat	r0, #31, r0
 800a1dc:	4098      	lsls	r0, r3
 800a1de:	e7d5      	b.n	800a18c <svc_abs_subs_block+0x3c>
 800a1e0:	4240      	negs	r0, r0
 800a1e2:	f300 000f 	ssat	r0, #16, r0
 800a1e6:	e7f1      	b.n	800a1cc <svc_abs_subs_block+0x7c>
 800a1e8:	2000      	movs	r0, #0
 800a1ea:	e7f4      	b.n	800a1d6 <svc_abs_subs_block+0x86>
 800a1ec:	f9b3 4528 	ldrsh.w	r4, [r3, #1320]	@ 0x528
 800a1f0:	2c01      	cmp	r4, #1
 800a1f2:	d1b4      	bne.n	800a15e <svc_abs_subs_block+0xe>
 800a1f4:	e7ba      	b.n	800a16c <svc_abs_subs_block+0x1c>
 800a1f6:	6800      	ldr	r0, [r0, #0]
 800a1f8:	9001      	str	r0, [sp, #4]
 800a1fa:	2801      	cmp	r0, #1
 800a1fc:	ddbc      	ble.n	800a178 <svc_abs_subs_block+0x28>
 800a1fe:	f9b3 053c 	ldrsh.w	r0, [r3, #1340]	@ 0x53c
 800a202:	2801      	cmp	r0, #1
 800a204:	d1b8      	bne.n	800a178 <svc_abs_subs_block+0x28>
 800a206:	2c00      	cmp	r4, #0
 800a208:	dda9      	ble.n	800a15e <svc_abs_subs_block+0xe>
 800a20a:	eb02 0084 	add.w	r0, r2, r4, lsl #2
 800a20e:	f9b3 b52a 	ldrsh.w	fp, [r3, #1322]	@ 0x52a
 800a212:	9002      	str	r0, [sp, #8]
 800a214:	9801      	ldr	r0, [sp, #4]
 800a216:	9103      	str	r1, [sp, #12]
 800a218:	eb0b 034b 	add.w	r3, fp, fp, lsl #1
 800a21c:	005b      	lsls	r3, r3, #1
 800a21e:	0040      	lsls	r0, r0, #1
 800a220:	2700      	movs	r7, #0
 800a222:	4605      	mov	r5, r0
 800a224:	9305      	str	r3, [sp, #20]
 800a226:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800a22a:	9304      	str	r3, [sp, #16]
 800a22c:	463c      	mov	r4, r7
 800a22e:	4638      	mov	r0, r7
 800a230:	46aa      	mov	sl, r5
 800a232:	e008      	b.n	800a246 <svc_abs_subs_block+0xf6>
 800a234:	9b01      	ldr	r3, [sp, #4]
 800a236:	3401      	adds	r4, #1
 800a238:	443b      	add	r3, r7
 800a23a:	f842 0b04 	str.w	r0, [r2], #4
 800a23e:	461f      	mov	r7, r3
 800a240:	9b02      	ldr	r3, [sp, #8]
 800a242:	4293      	cmp	r3, r2
 800a244:	d08b      	beq.n	800a15e <svc_abs_subs_block+0xe>
 800a246:	455c      	cmp	r4, fp
 800a248:	d001      	beq.n	800a24e <svc_abs_subs_block+0xfe>
 800a24a:	2c00      	cmp	r4, #0
 800a24c:	d1f2      	bne.n	800a234 <svc_abs_subs_block+0xe4>
 800a24e:	f1bb 0f01 	cmp.w	fp, #1
 800a252:	dd4e      	ble.n	800a2f2 <svc_abs_subs_block+0x1a2>
 800a254:	9901      	ldr	r1, [sp, #4]
 800a256:	9b03      	ldr	r3, [sp, #12]
 800a258:	2903      	cmp	r1, #3
 800a25a:	eb03 0347 	add.w	r3, r3, r7, lsl #1
 800a25e:	dd34      	ble.n	800a2ca <svc_abs_subs_block+0x17a>
 800a260:	f1bb 0f00 	cmp.w	fp, #0
 800a264:	f340 8096 	ble.w	800a394 <svc_abs_subs_block+0x244>
 800a268:	2000      	movs	r0, #0
 800a26a:	3306      	adds	r3, #6
 800a26c:	4604      	mov	r4, r0
 800a26e:	4605      	mov	r5, r0
 800a270:	4601      	mov	r1, r0
 800a272:	4606      	mov	r6, r0
 800a274:	f9b3 9000 	ldrsh.w	r9, [r3]
 800a278:	f933 8c02 	ldrsh.w	r8, [r3, #-2]
 800a27c:	f933 cc04 	ldrsh.w	ip, [r3, #-4]
 800a280:	f933 ec06 	ldrsh.w	lr, [r3, #-6]
 800a284:	3601      	adds	r6, #1
 800a286:	455e      	cmp	r6, fp
 800a288:	eb01 3109 	add.w	r1, r1, r9, lsl #12
 800a28c:	eb05 3508 	add.w	r5, r5, r8, lsl #12
 800a290:	eb04 340c 	add.w	r4, r4, ip, lsl #12
 800a294:	eb00 300e 	add.w	r0, r0, lr, lsl #12
 800a298:	4453      	add	r3, sl
 800a29a:	d1eb      	bne.n	800a274 <svc_abs_subs_block+0x124>
 800a29c:	2900      	cmp	r1, #0
 800a29e:	dd73      	ble.n	800a388 <svc_abs_subs_block+0x238>
 800a2a0:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 800a2a4:	2d00      	cmp	r5, #0
 800a2a6:	dd69      	ble.n	800a37c <svc_abs_subs_block+0x22c>
 800a2a8:	428d      	cmp	r5, r1
 800a2aa:	bfb8      	it	lt
 800a2ac:	460d      	movlt	r5, r1
 800a2ae:	2c00      	cmp	r4, #0
 800a2b0:	dd41      	ble.n	800a336 <svc_abs_subs_block+0x1e6>
 800a2b2:	42ac      	cmp	r4, r5
 800a2b4:	bfb8      	it	lt
 800a2b6:	462c      	movlt	r4, r5
 800a2b8:	2800      	cmp	r0, #0
 800a2ba:	dd33      	ble.n	800a324 <svc_abs_subs_block+0x1d4>
 800a2bc:	9b01      	ldr	r3, [sp, #4]
 800a2be:	42a0      	cmp	r0, r4
 800a2c0:	bfb8      	it	lt
 800a2c2:	4620      	movlt	r0, r4
 800a2c4:	443b      	add	r3, r7
 800a2c6:	2401      	movs	r4, #1
 800a2c8:	e7b7      	b.n	800a23a <svc_abs_subs_block+0xea>
 800a2ca:	d03a      	beq.n	800a342 <svc_abs_subs_block+0x1f2>
 800a2cc:	f1bb 0f00 	cmp.w	fp, #0
 800a2d0:	dd2e      	ble.n	800a330 <svc_abs_subs_block+0x1e0>
 800a2d2:	9904      	ldr	r1, [sp, #16]
 800a2d4:	2000      	movs	r0, #0
 800a2d6:	185e      	adds	r6, r3, r1
 800a2d8:	4604      	mov	r4, r0
 800a2da:	f9b3 5002 	ldrsh.w	r5, [r3, #2]
 800a2de:	f933 1b04 	ldrsh.w	r1, [r3], #4
 800a2e2:	42b3      	cmp	r3, r6
 800a2e4:	eb04 3405 	add.w	r4, r4, r5, lsl #12
 800a2e8:	eb00 3001 	add.w	r0, r0, r1, lsl #12
 800a2ec:	d1f5      	bne.n	800a2da <svc_abs_subs_block+0x18a>
 800a2ee:	2500      	movs	r5, #0
 800a2f0:	e7dd      	b.n	800a2ae <svc_abs_subs_block+0x15e>
 800a2f2:	9b01      	ldr	r3, [sp, #4]
 800a2f4:	9803      	ldr	r0, [sp, #12]
 800a2f6:	443b      	add	r3, r7
 800a2f8:	eb00 0443 	add.w	r4, r0, r3, lsl #1
 800a2fc:	eb00 0747 	add.w	r7, r0, r7, lsl #1
 800a300:	2000      	movs	r0, #0
 800a302:	e005      	b.n	800a310 <svc_abs_subs_block+0x1c0>
 800a304:	0409      	lsls	r1, r1, #16
 800a306:	4288      	cmp	r0, r1
 800a308:	bfb8      	it	lt
 800a30a:	4608      	movlt	r0, r1
 800a30c:	42bc      	cmp	r4, r7
 800a30e:	d007      	beq.n	800a320 <svc_abs_subs_block+0x1d0>
 800a310:	f937 1b02 	ldrsh.w	r1, [r7], #2
 800a314:	2900      	cmp	r1, #0
 800a316:	dcf5      	bgt.n	800a304 <svc_abs_subs_block+0x1b4>
 800a318:	4249      	negs	r1, r1
 800a31a:	f301 010f 	ssat	r1, #16, r1
 800a31e:	e7f1      	b.n	800a304 <svc_abs_subs_block+0x1b4>
 800a320:	2401      	movs	r4, #1
 800a322:	e78a      	b.n	800a23a <svc_abs_subs_block+0xea>
 800a324:	1040      	asrs	r0, r0, #1
 800a326:	4240      	negs	r0, r0
 800a328:	f300 001e 	ssat	r0, #31, r0
 800a32c:	0040      	lsls	r0, r0, #1
 800a32e:	e7c5      	b.n	800a2bc <svc_abs_subs_block+0x16c>
 800a330:	2400      	movs	r4, #0
 800a332:	4620      	mov	r0, r4
 800a334:	4625      	mov	r5, r4
 800a336:	1064      	asrs	r4, r4, #1
 800a338:	4264      	negs	r4, r4
 800a33a:	f304 041e 	ssat	r4, #31, r4
 800a33e:	0064      	lsls	r4, r4, #1
 800a340:	e7b7      	b.n	800a2b2 <svc_abs_subs_block+0x162>
 800a342:	f1bb 0f00 	cmp.w	fp, #0
 800a346:	dd15      	ble.n	800a374 <svc_abs_subs_block+0x224>
 800a348:	9905      	ldr	r1, [sp, #20]
 800a34a:	2000      	movs	r0, #0
 800a34c:	eb03 0c01 	add.w	ip, r3, r1
 800a350:	4604      	mov	r4, r0
 800a352:	4605      	mov	r5, r0
 800a354:	f9b3 e004 	ldrsh.w	lr, [r3, #4]
 800a358:	f9b3 6002 	ldrsh.w	r6, [r3, #2]
 800a35c:	f933 1b06 	ldrsh.w	r1, [r3], #6
 800a360:	4563      	cmp	r3, ip
 800a362:	eb05 350e 	add.w	r5, r5, lr, lsl #12
 800a366:	eb04 3406 	add.w	r4, r4, r6, lsl #12
 800a36a:	eb00 3001 	add.w	r0, r0, r1, lsl #12
 800a36e:	d1f1      	bne.n	800a354 <svc_abs_subs_block+0x204>
 800a370:	2100      	movs	r1, #0
 800a372:	e797      	b.n	800a2a4 <svc_abs_subs_block+0x154>
 800a374:	2100      	movs	r1, #0
 800a376:	460c      	mov	r4, r1
 800a378:	4608      	mov	r0, r1
 800a37a:	460d      	mov	r5, r1
 800a37c:	106d      	asrs	r5, r5, #1
 800a37e:	426d      	negs	r5, r5
 800a380:	f305 051e 	ssat	r5, #31, r5
 800a384:	006d      	lsls	r5, r5, #1
 800a386:	e78f      	b.n	800a2a8 <svc_abs_subs_block+0x158>
 800a388:	104b      	asrs	r3, r1, #1
 800a38a:	425b      	negs	r3, r3
 800a38c:	f303 031e 	ssat	r3, #31, r3
 800a390:	0059      	lsls	r1, r3, #1
 800a392:	e785      	b.n	800a2a0 <svc_abs_subs_block+0x150>
 800a394:	2300      	movs	r3, #0
 800a396:	4618      	mov	r0, r3
 800a398:	461c      	mov	r4, r3
 800a39a:	461d      	mov	r5, r3
 800a39c:	e7f6      	b.n	800a38c <svc_abs_subs_block+0x23c>
 800a39e:	bf00      	nop

0800a3a0 <svc_gain_application_block>:
 800a3a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3a4:	b085      	sub	sp, #20
 800a3a6:	68c6      	ldr	r6, [r0, #12]
 800a3a8:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 800a3aa:	f8d0 9008 	ldr.w	r9, [r0, #8]
 800a3ae:	f8d5 4530 	ldr.w	r4, [r5, #1328]	@ 0x530
 800a3b2:	f8d5 752c 	ldr.w	r7, [r5, #1324]	@ 0x52c
 800a3b6:	f9b5 b534 	ldrsh.w	fp, [r5, #1332]	@ 0x534
 800a3ba:	f8d0 e000 	ldr.w	lr, [r0]
 800a3be:	f9b5 853c 	ldrsh.w	r8, [r5, #1340]	@ 0x53c
 800a3c2:	f9bd c03c 	ldrsh.w	ip, [sp, #60]	@ 0x3c
 800a3c6:	f9bd a040 	ldrsh.w	sl, [sp, #64]	@ 0x40
 800a3ca:	1b3f      	subs	r7, r7, r4
 800a3cc:	ea4f 0666 	mov.w	r6, r6, asr #1
 800a3d0:	bf18      	it	ne
 800a3d2:	fb97 f7f6 	sdivne	r7, r7, r6
 800a3d6:	f1bb 0f00 	cmp.w	fp, #0
 800a3da:	dd3b      	ble.n	800a454 <svc_gain_application_block+0xb4>
 800a3dc:	6900      	ldr	r0, [r0, #16]
 800a3de:	2801      	cmp	r0, #1
 800a3e0:	d06e      	beq.n	800a4c0 <svc_gain_application_block+0x120>
 800a3e2:	f1bc 0f01 	cmp.w	ip, #1
 800a3e6:	bf08      	it	eq
 800a3e8:	f9b5 0014 	ldrsheq.w	r0, [r5, #20]
 800a3ec:	f105 0828 	add.w	r8, r5, #40	@ 0x28
 800a3f0:	bf08      	it	eq
 800a3f2:	eb08 0840 	addeq.w	r8, r8, r0, lsl #1
 800a3f6:	2e00      	cmp	r6, #0
 800a3f8:	dd29      	ble.n	800a44e <svc_gain_application_block+0xae>
 800a3fa:	443c      	add	r4, r7
 800a3fc:	3b02      	subs	r3, #2
 800a3fe:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800a402:	f04f 0c00 	mov.w	ip, #0
 800a406:	f9b5 9014 	ldrsh.w	r9, [r5, #20]
 800a40a:	f851 eb04 	ldr.w	lr, [r1], #4
 800a40e:	45e1      	cmp	r9, ip
 800a410:	bfd4      	ite	le
 800a412:	eba2 0949 	suble.w	r9, r2, r9, lsl #1
 800a416:	46c1      	movgt	r9, r8
 800a418:	f939 001c 	ldrsh.w	r0, [r9, ip, lsl #1]
 800a41c:	0380      	lsls	r0, r0, #14
 800a41e:	fb50 f01e 	smmulr	r0, r0, lr
 800a422:	f8c5 4530 	str.w	r4, [r5, #1328]	@ 0x530
 800a426:	0040      	lsls	r0, r0, #1
 800a428:	fb50 f014 	smmulr	r0, r0, r4
 800a42c:	f9b5 9016 	ldrsh.w	r9, [r5, #22]
 800a430:	ea4f 0e40 	mov.w	lr, r0, lsl #1
 800a434:	42b1      	cmp	r1, r6
 800a436:	f1c9 0008 	rsb	r0, r9, #8
 800a43a:	fa4e f000 	asr.w	r0, lr, r0
 800a43e:	f10c 0c01 	add.w	ip, ip, #1
 800a442:	f300 000f 	ssat	r0, #16, r0
 800a446:	443c      	add	r4, r7
 800a448:	f823 0f02 	strh.w	r0, [r3, #2]!
 800a44c:	d1db      	bne.n	800a406 <svc_gain_application_block+0x66>
 800a44e:	b005      	add	sp, #20
 800a450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a454:	f9b5 b528 	ldrsh.w	fp, [r5, #1320]	@ 0x528
 800a458:	f1bb 0f01 	cmp.w	fp, #1
 800a45c:	d0be      	beq.n	800a3dc <svc_gain_application_block+0x3c>
 800a45e:	6901      	ldr	r1, [r0, #16]
 800a460:	2901      	cmp	r1, #1
 800a462:	d077      	beq.n	800a554 <svc_gain_application_block+0x1b4>
 800a464:	f1bc 0f01 	cmp.w	ip, #1
 800a468:	bf08      	it	eq
 800a46a:	f9b5 1014 	ldrsheq.w	r1, [r5, #20]
 800a46e:	f105 0e28 	add.w	lr, r5, #40	@ 0x28
 800a472:	bf08      	it	eq
 800a474:	eb0e 0e41 	addeq.w	lr, lr, r1, lsl #1
 800a478:	2e00      	cmp	r6, #0
 800a47a:	dde8      	ble.n	800a44e <svc_gain_application_block+0xae>
 800a47c:	443c      	add	r4, r7
 800a47e:	3b02      	subs	r3, #2
 800a480:	46a4      	mov	ip, r4
 800a482:	2000      	movs	r0, #0
 800a484:	f9b5 1014 	ldrsh.w	r1, [r5, #20]
 800a488:	4281      	cmp	r1, r0
 800a48a:	bfd4      	ite	le
 800a48c:	eba2 0141 	suble.w	r1, r2, r1, lsl #1
 800a490:	4671      	movgt	r1, lr
 800a492:	f931 1010 	ldrsh.w	r1, [r1, r0, lsl #1]
 800a496:	0409      	lsls	r1, r1, #16
 800a498:	fb51 f11c 	smmulr	r1, r1, ip
 800a49c:	3001      	adds	r0, #1
 800a49e:	4286      	cmp	r6, r0
 800a4a0:	f341 2155 	sbfx	r1, r1, #9, #22
 800a4a4:	44bc      	add	ip, r7
 800a4a6:	f301 010f 	ssat	r1, #16, r1
 800a4aa:	f823 1f02 	strh.w	r1, [r3, #2]!
 800a4ae:	d1e9      	bne.n	800a484 <svc_gain_application_block+0xe4>
 800a4b0:	3e01      	subs	r6, #1
 800a4b2:	fb07 4706 	mla	r7, r7, r6, r4
 800a4b6:	f8c5 7530 	str.w	r7, [r5, #1328]	@ 0x530
 800a4ba:	b005      	add	sp, #20
 800a4bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4c0:	f1be 0f01 	cmp.w	lr, #1
 800a4c4:	dd8d      	ble.n	800a3e2 <svc_gain_application_block+0x42>
 800a4c6:	f1b8 0f01 	cmp.w	r8, #1
 800a4ca:	f000 8084 	beq.w	800a5d6 <svc_gain_application_block+0x236>
 800a4ce:	f1be 0f02 	cmp.w	lr, #2
 800a4d2:	d186      	bne.n	800a3e2 <svc_gain_application_block+0x42>
 800a4d4:	f1bc 0f01 	cmp.w	ip, #1
 800a4d8:	f9b5 2014 	ldrsh.w	r2, [r5, #20]
 800a4dc:	d074      	beq.n	800a5c8 <svc_gain_application_block+0x228>
 800a4de:	f105 0e28 	add.w	lr, r5, #40	@ 0x28
 800a4e2:	eba9 0982 	sub.w	r9, r9, r2, lsl #2
 800a4e6:	ea4f 0c46 	mov.w	ip, r6, lsl #1
 800a4ea:	fb0a fc0c 	mul.w	ip, sl, ip
 800a4ee:	2e00      	cmp	r6, #0
 800a4f0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800a4f4:	ddab      	ble.n	800a44e <svc_gain_application_block+0xae>
 800a4f6:	443c      	add	r4, r7
 800a4f8:	3b02      	subs	r3, #2
 800a4fa:	2000      	movs	r0, #0
 800a4fc:	e001      	b.n	800a502 <svc_gain_application_block+0x162>
 800a4fe:	f9b5 2014 	ldrsh.w	r2, [r5, #20]
 800a502:	f851 8b04 	ldr.w	r8, [r1], #4
 800a506:	ea4f 0a40 	mov.w	sl, r0, lsl #1
 800a50a:	eb09 0b80 	add.w	fp, r9, r0, lsl #2
 800a50e:	ebba 0f42 	cmp.w	sl, r2, lsl #1
 800a512:	bfb5      	itete	lt
 800a514:	f93e 201a 	ldrshlt.w	r2, [lr, sl, lsl #1]
 800a518:	f93b a00c 	ldrshge.w	sl, [fp, ip]
 800a51c:	0412      	lsllt	r2, r2, #16
 800a51e:	ea4f 420a 	movge.w	r2, sl, lsl #16
 800a522:	1092      	asrs	r2, r2, #2
 800a524:	fb52 f218 	smmulr	r2, r2, r8
 800a528:	f8c5 4530 	str.w	r4, [r5, #1328]	@ 0x530
 800a52c:	0052      	lsls	r2, r2, #1
 800a52e:	fb52 f214 	smmulr	r2, r2, r4
 800a532:	f9b5 a016 	ldrsh.w	sl, [r5, #22]
 800a536:	3001      	adds	r0, #1
 800a538:	ea4f 0842 	mov.w	r8, r2, lsl #1
 800a53c:	4286      	cmp	r6, r0
 800a53e:	f1ca 0208 	rsb	r2, sl, #8
 800a542:	fa48 f202 	asr.w	r2, r8, r2
 800a546:	443c      	add	r4, r7
 800a548:	f302 020f 	ssat	r2, #16, r2
 800a54c:	f823 2f02 	strh.w	r2, [r3, #2]!
 800a550:	d1d5      	bne.n	800a4fe <svc_gain_application_block+0x15e>
 800a552:	e77c      	b.n	800a44e <svc_gain_application_block+0xae>
 800a554:	f1be 0f01 	cmp.w	lr, #1
 800a558:	dd84      	ble.n	800a464 <svc_gain_application_block+0xc4>
 800a55a:	f1b8 0f01 	cmp.w	r8, #1
 800a55e:	f000 8196 	beq.w	800a88e <svc_gain_application_block+0x4ee>
 800a562:	f1be 0f02 	cmp.w	lr, #2
 800a566:	f47f af7d 	bne.w	800a464 <svc_gain_application_block+0xc4>
 800a56a:	f1bc 0f01 	cmp.w	ip, #1
 800a56e:	f9b5 c014 	ldrsh.w	ip, [r5, #20]
 800a572:	f000 81cd 	beq.w	800a910 <svc_gain_application_block+0x570>
 800a576:	f105 0e28 	add.w	lr, r5, #40	@ 0x28
 800a57a:	eba9 098c 	sub.w	r9, r9, ip, lsl #2
 800a57e:	2e00      	cmp	r6, #0
 800a580:	f77f af65 	ble.w	800a44e <svc_gain_application_block+0xae>
 800a584:	443c      	add	r4, r7
 800a586:	3b02      	subs	r3, #2
 800a588:	4620      	mov	r0, r4
 800a58a:	2100      	movs	r1, #0
 800a58c:	e001      	b.n	800a592 <svc_gain_application_block+0x1f2>
 800a58e:	f9b5 c014 	ldrsh.w	ip, [r5, #20]
 800a592:	004a      	lsls	r2, r1, #1
 800a594:	ebb2 0f4c 	cmp.w	r2, ip, lsl #1
 800a598:	bfb4      	ite	lt
 800a59a:	f93e 2012 	ldrshlt.w	r2, [lr, r2, lsl #1]
 800a59e:	f939 2012 	ldrshge.w	r2, [r9, r2, lsl #1]
 800a5a2:	0412      	lsls	r2, r2, #16
 800a5a4:	fb52 f210 	smmulr	r2, r2, r0
 800a5a8:	3101      	adds	r1, #1
 800a5aa:	428e      	cmp	r6, r1
 800a5ac:	f342 2255 	sbfx	r2, r2, #9, #22
 800a5b0:	4438      	add	r0, r7
 800a5b2:	f302 020f 	ssat	r2, #16, r2
 800a5b6:	f823 2f02 	strh.w	r2, [r3, #2]!
 800a5ba:	d1e8      	bne.n	800a58e <svc_gain_application_block+0x1ee>
 800a5bc:	3e01      	subs	r6, #1
 800a5be:	fb07 4406 	mla	r4, r7, r6, r4
 800a5c2:	f8c5 4530 	str.w	r4, [r5, #1328]	@ 0x530
 800a5c6:	e742      	b.n	800a44e <svc_gain_application_block+0xae>
 800a5c8:	0090      	lsls	r0, r2, #2
 800a5ca:	f1c0 0002 	rsb	r0, r0, #2
 800a5ce:	4481      	add	r9, r0
 800a5d0:	f105 0e2a 	add.w	lr, r5, #42	@ 0x2a
 800a5d4:	e787      	b.n	800a4e6 <svc_gain_application_block+0x146>
 800a5d6:	f9b5 c014 	ldrsh.w	ip, [r5, #20]
 800a5da:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800a5de:	fb0e f80c 	mul.w	r8, lr, ip
 800a5e2:	f1be 0f03 	cmp.w	lr, #3
 800a5e6:	eba2 0248 	sub.w	r2, r2, r8, lsl #1
 800a5ea:	9000      	str	r0, [sp, #0]
 800a5ec:	f340 8087 	ble.w	800a6fe <svc_gain_application_block+0x35e>
 800a5f0:	2e00      	cmp	r6, #0
 800a5f2:	f77f af2c 	ble.w	800a44e <svc_gain_application_block+0xae>
 800a5f6:	eb01 0086 	add.w	r0, r1, r6, lsl #2
 800a5fa:	f04f 0b00 	mov.w	fp, #0
 800a5fe:	9001      	str	r0, [sp, #4]
 800a600:	ea4f 004e 	mov.w	r0, lr, lsl #1
 800a604:	443c      	add	r4, r7
 800a606:	9702      	str	r7, [sp, #8]
 800a608:	46da      	mov	sl, fp
 800a60a:	4607      	mov	r7, r0
 800a60c:	4699      	mov	r9, r3
 800a60e:	4694      	mov	ip, r2
 800a610:	9303      	str	r3, [sp, #12]
 800a612:	4640      	mov	r0, r8
 800a614:	e05b      	b.n	800a6ce <svc_gain_application_block+0x32e>
 800a616:	9b00      	ldr	r3, [sp, #0]
 800a618:	f9b2 6006 	ldrsh.w	r6, [r2, #6]
 800a61c:	f9b2 0004 	ldrsh.w	r0, [r2, #4]
 800a620:	f933 301a 	ldrsh.w	r3, [r3, sl, lsl #1]
 800a624:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 800a628:	0436      	lsls	r6, r6, #16
 800a62a:	0400      	lsls	r0, r0, #16
 800a62c:	0412      	lsls	r2, r2, #16
 800a62e:	041b      	lsls	r3, r3, #16
 800a630:	10b6      	asrs	r6, r6, #2
 800a632:	fb56 f618 	smmulr	r6, r6, r8
 800a636:	1080      	asrs	r0, r0, #2
 800a638:	fb50 f018 	smmulr	r0, r0, r8
 800a63c:	1092      	asrs	r2, r2, #2
 800a63e:	fb52 f218 	smmulr	r2, r2, r8
 800a642:	109b      	asrs	r3, r3, #2
 800a644:	fb53 f318 	smmulr	r3, r3, r8
 800a648:	0076      	lsls	r6, r6, #1
 800a64a:	fb56 f614 	smmulr	r6, r6, r4
 800a64e:	0040      	lsls	r0, r0, #1
 800a650:	fb50 f014 	smmulr	r0, r0, r4
 800a654:	0052      	lsls	r2, r2, #1
 800a656:	fb52 f214 	smmulr	r2, r2, r4
 800a65a:	005b      	lsls	r3, r3, #1
 800a65c:	fb53 f314 	smmulr	r3, r3, r4
 800a660:	f9b5 8016 	ldrsh.w	r8, [r5, #22]
 800a664:	0076      	lsls	r6, r6, #1
 800a666:	f1c8 0808 	rsb	r8, r8, #8
 800a66a:	fa46 f608 	asr.w	r6, r6, r8
 800a66e:	f306 060f 	ssat	r6, #16, r6
 800a672:	f8a9 6006 	strh.w	r6, [r9, #6]
 800a676:	f9b5 6016 	ldrsh.w	r6, [r5, #22]
 800a67a:	0040      	lsls	r0, r0, #1
 800a67c:	f1c6 0608 	rsb	r6, r6, #8
 800a680:	4130      	asrs	r0, r6
 800a682:	f300 000f 	ssat	r0, #16, r0
 800a686:	f8a9 0004 	strh.w	r0, [r9, #4]
 800a68a:	f9b5 0016 	ldrsh.w	r0, [r5, #22]
 800a68e:	0052      	lsls	r2, r2, #1
 800a690:	f1c0 0008 	rsb	r0, r0, #8
 800a694:	4102      	asrs	r2, r0
 800a696:	f302 020f 	ssat	r2, #16, r2
 800a69a:	f8a9 2002 	strh.w	r2, [r9, #2]
 800a69e:	f9b5 2016 	ldrsh.w	r2, [r5, #22]
 800a6a2:	9802      	ldr	r0, [sp, #8]
 800a6a4:	f1c2 0208 	rsb	r2, r2, #8
 800a6a8:	005b      	lsls	r3, r3, #1
 800a6aa:	4113      	asrs	r3, r2
 800a6ac:	9a03      	ldr	r2, [sp, #12]
 800a6ae:	f303 030f 	ssat	r3, #16, r3
 800a6b2:	f822 301a 	strh.w	r3, [r2, sl, lsl #1]
 800a6b6:	9b01      	ldr	r3, [sp, #4]
 800a6b8:	4299      	cmp	r1, r3
 800a6ba:	4404      	add	r4, r0
 800a6bc:	44bb      	add	fp, r7
 800a6be:	44b9      	add	r9, r7
 800a6c0:	44f2      	add	sl, lr
 800a6c2:	f43f aec4 	beq.w	800a44e <svc_gain_application_block+0xae>
 800a6c6:	f9b5 0014 	ldrsh.w	r0, [r5, #20]
 800a6ca:	fb0e f000 	mul.w	r0, lr, r0
 800a6ce:	9b00      	ldr	r3, [sp, #0]
 800a6d0:	f851 8b04 	ldr.w	r8, [r1], #4
 800a6d4:	f8c5 4530 	str.w	r4, [r5, #1328]	@ 0x530
 800a6d8:	4582      	cmp	sl, r0
 800a6da:	eb03 020b 	add.w	r2, r3, fp
 800a6de:	eb0c 030b 	add.w	r3, ip, fp
 800a6e2:	db98      	blt.n	800a616 <svc_gain_application_block+0x276>
 800a6e4:	f9b3 6006 	ldrsh.w	r6, [r3, #6]
 800a6e8:	f9b3 0004 	ldrsh.w	r0, [r3, #4]
 800a6ec:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 800a6f0:	f93c 301a 	ldrsh.w	r3, [ip, sl, lsl #1]
 800a6f4:	0436      	lsls	r6, r6, #16
 800a6f6:	0400      	lsls	r0, r0, #16
 800a6f8:	0412      	lsls	r2, r2, #16
 800a6fa:	041b      	lsls	r3, r3, #16
 800a6fc:	e798      	b.n	800a630 <svc_gain_application_block+0x290>
 800a6fe:	d053      	beq.n	800a7a8 <svc_gain_application_block+0x408>
 800a700:	2e00      	cmp	r6, #0
 800a702:	f77f aea4 	ble.w	800a44e <svc_gain_application_block+0xae>
 800a706:	f04f 0e00 	mov.w	lr, #0
 800a70a:	4680      	mov	r8, r0
 800a70c:	443c      	add	r4, r7
 800a70e:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800a712:	4670      	mov	r0, lr
 800a714:	4691      	mov	r9, r2
 800a716:	e001      	b.n	800a71c <svc_gain_application_block+0x37c>
 800a718:	f9b5 c014 	ldrsh.w	ip, [r5, #20]
 800a71c:	f851 ab04 	ldr.w	sl, [r1], #4
 800a720:	f8c5 4530 	str.w	r4, [r5, #1328]	@ 0x530
 800a724:	eb09 0200 	add.w	r2, r9, r0
 800a728:	ebbe 0f4c 	cmp.w	lr, ip, lsl #1
 800a72c:	eb08 0b00 	add.w	fp, r8, r0
 800a730:	bfab      	itete	ge
 800a732:	f9b2 c002 	ldrshge.w	ip, [r2, #2]
 800a736:	f938 201e 	ldrshlt.w	r2, [r8, lr, lsl #1]
 800a73a:	f939 201e 	ldrshge.w	r2, [r9, lr, lsl #1]
 800a73e:	f9bb c002 	ldrshlt.w	ip, [fp, #2]
 800a742:	0412      	lsls	r2, r2, #16
 800a744:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
 800a748:	1092      	asrs	r2, r2, #2
 800a74a:	fb52 f21a 	smmulr	r2, r2, sl
 800a74e:	ea4f 0cac 	mov.w	ip, ip, asr #2
 800a752:	fb5c fa1a 	smmulr	sl, ip, sl
 800a756:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 800a75a:	fb5c fc14 	smmulr	ip, ip, r4
 800a75e:	ea4f 024a 	mov.w	r2, sl, lsl #1
 800a762:	fb52 f214 	smmulr	r2, r2, r4
 800a766:	f9b5 a016 	ldrsh.w	sl, [r5, #22]
 800a76a:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800a76e:	f1ca 0a08 	rsb	sl, sl, #8
 800a772:	fa4c fc0a 	asr.w	ip, ip, sl
 800a776:	f30c 0c0f 	ssat	ip, #16, ip
 800a77a:	f823 c01e 	strh.w	ip, [r3, lr, lsl #1]
 800a77e:	f9b5 a016 	ldrsh.w	sl, [r5, #22]
 800a782:	eb03 0c00 	add.w	ip, r3, r0
 800a786:	0052      	lsls	r2, r2, #1
 800a788:	f1ca 0a08 	rsb	sl, sl, #8
 800a78c:	428e      	cmp	r6, r1
 800a78e:	fa42 f20a 	asr.w	r2, r2, sl
 800a792:	443c      	add	r4, r7
 800a794:	f302 020f 	ssat	r2, #16, r2
 800a798:	f10e 0e02 	add.w	lr, lr, #2
 800a79c:	f8ac 2002 	strh.w	r2, [ip, #2]
 800a7a0:	f100 0004 	add.w	r0, r0, #4
 800a7a4:	d1b8      	bne.n	800a718 <svc_gain_application_block+0x378>
 800a7a6:	e652      	b.n	800a44e <svc_gain_application_block+0xae>
 800a7a8:	2e00      	cmp	r6, #0
 800a7aa:	f77f ae50 	ble.w	800a44e <svc_gain_application_block+0xae>
 800a7ae:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800a7b2:	f04f 0800 	mov.w	r8, #0
 800a7b6:	9601      	str	r6, [sp, #4]
 800a7b8:	443c      	add	r4, r7
 800a7ba:	46c1      	mov	r9, r8
 800a7bc:	4693      	mov	fp, r2
 800a7be:	9e00      	ldr	r6, [sp, #0]
 800a7c0:	e04d      	b.n	800a85e <svc_gain_application_block+0x4be>
 800a7c2:	f9b0 e004 	ldrsh.w	lr, [r0, #4]
 800a7c6:	f936 c019 	ldrsh.w	ip, [r6, r9, lsl #1]
 800a7ca:	f9b0 0002 	ldrsh.w	r0, [r0, #2]
 800a7ce:	ea4f 4e0e 	mov.w	lr, lr, lsl #16
 800a7d2:	0400      	lsls	r0, r0, #16
 800a7d4:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
 800a7d8:	ea4f 0eae 	mov.w	lr, lr, asr #2
 800a7dc:	fb5e fe12 	smmulr	lr, lr, r2
 800a7e0:	1080      	asrs	r0, r0, #2
 800a7e2:	fb50 f012 	smmulr	r0, r0, r2
 800a7e6:	ea4f 0cac 	mov.w	ip, ip, asr #2
 800a7ea:	fb5c f212 	smmulr	r2, ip, r2
 800a7ee:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 800a7f2:	fb5e fe14 	smmulr	lr, lr, r4
 800a7f6:	0040      	lsls	r0, r0, #1
 800a7f8:	fb50 f014 	smmulr	r0, r0, r4
 800a7fc:	0052      	lsls	r2, r2, #1
 800a7fe:	fb52 f214 	smmulr	r2, r2, r4
 800a802:	f9b5 c016 	ldrsh.w	ip, [r5, #22]
 800a806:	eb03 0a08 	add.w	sl, r3, r8
 800a80a:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 800a80e:	f1cc 0c08 	rsb	ip, ip, #8
 800a812:	fa4e fe0c 	asr.w	lr, lr, ip
 800a816:	f30e 0e0f 	ssat	lr, #16, lr
 800a81a:	f8aa e004 	strh.w	lr, [sl, #4]
 800a81e:	f9b5 e016 	ldrsh.w	lr, [r5, #22]
 800a822:	0040      	lsls	r0, r0, #1
 800a824:	f1ce 0e08 	rsb	lr, lr, #8
 800a828:	fa40 f00e 	asr.w	r0, r0, lr
 800a82c:	f300 000f 	ssat	r0, #16, r0
 800a830:	f8aa 0002 	strh.w	r0, [sl, #2]
 800a834:	f9b5 0016 	ldrsh.w	r0, [r5, #22]
 800a838:	0052      	lsls	r2, r2, #1
 800a83a:	f1c0 0008 	rsb	r0, r0, #8
 800a83e:	4102      	asrs	r2, r0
 800a840:	f302 020f 	ssat	r2, #16, r2
 800a844:	f823 2019 	strh.w	r2, [r3, r9, lsl #1]
 800a848:	9a01      	ldr	r2, [sp, #4]
 800a84a:	4291      	cmp	r1, r2
 800a84c:	443c      	add	r4, r7
 800a84e:	f108 0806 	add.w	r8, r8, #6
 800a852:	f109 0903 	add.w	r9, r9, #3
 800a856:	f43f adfa 	beq.w	800a44e <svc_gain_application_block+0xae>
 800a85a:	f9b5 c014 	ldrsh.w	ip, [r5, #20]
 800a85e:	f851 2b04 	ldr.w	r2, [r1], #4
 800a862:	f8c5 4530 	str.w	r4, [r5, #1328]	@ 0x530
 800a866:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 800a86a:	45e1      	cmp	r9, ip
 800a86c:	eb06 0008 	add.w	r0, r6, r8
 800a870:	eb0b 0a08 	add.w	sl, fp, r8
 800a874:	dba5      	blt.n	800a7c2 <svc_gain_application_block+0x422>
 800a876:	f9ba e004 	ldrsh.w	lr, [sl, #4]
 800a87a:	f9ba 0002 	ldrsh.w	r0, [sl, #2]
 800a87e:	f93b c019 	ldrsh.w	ip, [fp, r9, lsl #1]
 800a882:	ea4f 4e0e 	mov.w	lr, lr, lsl #16
 800a886:	0400      	lsls	r0, r0, #16
 800a888:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
 800a88c:	e7a4      	b.n	800a7d8 <svc_gain_application_block+0x438>
 800a88e:	f9b5 0014 	ldrsh.w	r0, [r5, #20]
 800a892:	2e00      	cmp	r6, #0
 800a894:	fb0e f000 	mul.w	r0, lr, r0
 800a898:	ea4f 0c40 	mov.w	ip, r0, lsl #1
 800a89c:	f105 0928 	add.w	r9, r5, #40	@ 0x28
 800a8a0:	f77f add5 	ble.w	800a44e <svc_gain_application_block+0xae>
 800a8a4:	1939      	adds	r1, r7, r4
 800a8a6:	460c      	mov	r4, r1
 800a8a8:	9100      	str	r1, [sp, #0]
 800a8aa:	2100      	movs	r1, #0
 800a8ac:	ebcc 0202 	rsb	r2, ip, r2
 800a8b0:	468a      	mov	sl, r1
 800a8b2:	46a4      	mov	ip, r4
 800a8b4:	ea4f 0b4e 	mov.w	fp, lr, lsl #1
 800a8b8:	eb0e 0801 	add.w	r8, lr, r1
 800a8bc:	461c      	mov	r4, r3
 800a8be:	e003      	b.n	800a8c8 <svc_gain_application_block+0x528>
 800a8c0:	f9b5 0014 	ldrsh.w	r0, [r5, #20]
 800a8c4:	fb0e f000 	mul.w	r0, lr, r0
 800a8c8:	4281      	cmp	r1, r0
 800a8ca:	bfb4      	ite	lt
 800a8cc:	f939 0011 	ldrshlt.w	r0, [r9, r1, lsl #1]
 800a8d0:	f932 0011 	ldrshge.w	r0, [r2, r1, lsl #1]
 800a8d4:	0400      	lsls	r0, r0, #16
 800a8d6:	fb50 f01c 	smmulr	r0, r0, ip
 800a8da:	3101      	adds	r1, #1
 800a8dc:	4541      	cmp	r1, r8
 800a8de:	f340 2055 	sbfx	r0, r0, #9, #22
 800a8e2:	f300 000f 	ssat	r0, #16, r0
 800a8e6:	f824 0b02 	strh.w	r0, [r4], #2
 800a8ea:	d1e9      	bne.n	800a8c0 <svc_gain_application_block+0x520>
 800a8ec:	f10a 0a01 	add.w	sl, sl, #1
 800a8f0:	4556      	cmp	r6, sl
 800a8f2:	44bc      	add	ip, r7
 800a8f4:	445b      	add	r3, fp
 800a8f6:	d004      	beq.n	800a902 <svc_gain_application_block+0x562>
 800a8f8:	f9b5 0014 	ldrsh.w	r0, [r5, #20]
 800a8fc:	fb0e f000 	mul.w	r0, lr, r0
 800a900:	e7da      	b.n	800a8b8 <svc_gain_application_block+0x518>
 800a902:	9b00      	ldr	r3, [sp, #0]
 800a904:	3e01      	subs	r6, #1
 800a906:	fb07 3706 	mla	r7, r7, r6, r3
 800a90a:	f8c5 7530 	str.w	r7, [r5, #1328]	@ 0x530
 800a90e:	e59e      	b.n	800a44e <svc_gain_application_block+0xae>
 800a910:	ea4f 028c 	mov.w	r2, ip, lsl #2
 800a914:	f1c2 0202 	rsb	r2, r2, #2
 800a918:	4491      	add	r9, r2
 800a91a:	f105 0e2a 	add.w	lr, r5, #42	@ 0x2a
 800a91e:	e62e      	b.n	800a57e <svc_gain_application_block+0x1de>

0800a920 <svc_update_static_block>:
 800a920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a924:	6804      	ldr	r4, [r0, #0]
 800a926:	68c6      	ldr	r6, [r0, #12]
 800a928:	f9bd 7018 	ldrsh.w	r7, [sp, #24]
 800a92c:	2c01      	cmp	r4, #1
 800a92e:	ea4f 0666 	mov.w	r6, r6, asr #1
 800a932:	dd11      	ble.n	800a958 <svc_update_static_block+0x38>
 800a934:	b987      	cbnz	r7, 800a958 <svc_update_static_block+0x38>
 800a936:	6904      	ldr	r4, [r0, #16]
 800a938:	f8c2 3530 	str.w	r3, [r2, #1328]	@ 0x530
 800a93c:	2c01      	cmp	r4, #1
 800a93e:	d118      	bne.n	800a972 <svc_update_static_block+0x52>
 800a940:	f9b2 353e 	ldrsh.w	r3, [r2, #1342]	@ 0x53e
 800a944:	b133      	cbz	r3, 800a954 <svc_update_static_block+0x34>
 800a946:	6803      	ldr	r3, [r0, #0]
 800a948:	2b02      	cmp	r3, #2
 800a94a:	f000 8082 	beq.w	800aa52 <svc_update_static_block+0x132>
 800a94e:	2300      	movs	r3, #0
 800a950:	f8a2 353e 	strh.w	r3, [r2, #1342]	@ 0x53e
 800a954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a958:	f9b2 3538 	ldrsh.w	r3, [r2, #1336]	@ 0x538
 800a95c:	2b01      	cmp	r3, #1
 800a95e:	d04c      	beq.n	800a9fa <svc_update_static_block+0xda>
 800a960:	f8d2 352c 	ldr.w	r3, [r2, #1324]	@ 0x52c
 800a964:	f8c2 3530 	str.w	r3, [r2, #1328]	@ 0x530
 800a968:	6903      	ldr	r3, [r0, #16]
 800a96a:	2b01      	cmp	r3, #1
 800a96c:	d04d      	beq.n	800aa0a <svc_update_static_block+0xea>
 800a96e:	2f01      	cmp	r7, #1
 800a970:	d03c      	beq.n	800a9ec <svc_update_static_block+0xcc>
 800a972:	f9b2 c014 	ldrsh.w	ip, [r2, #20]
 800a976:	f102 0e28 	add.w	lr, r2, #40	@ 0x28
 800a97a:	4566      	cmp	r6, ip
 800a97c:	da17      	bge.n	800a9ae <svc_update_static_block+0x8e>
 800a97e:	1073      	asrs	r3, r6, #1
 800a980:	2b00      	cmp	r3, #0
 800a982:	f340 8089 	ble.w	800aa98 <svc_update_static_block+0x178>
 800a986:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 800a98a:	eb01 050c 	add.w	r5, r1, ip
 800a98e:	f1ae 0304 	sub.w	r3, lr, #4
 800a992:	f851 4b04 	ldr.w	r4, [r1], #4
 800a996:	f843 4f04 	str.w	r4, [r3, #4]!
 800a99a:	42a9      	cmp	r1, r5
 800a99c:	d1f9      	bne.n	800a992 <svc_update_static_block+0x72>
 800a99e:	44e6      	add	lr, ip
 800a9a0:	07f3      	lsls	r3, r6, #31
 800a9a2:	d5cd      	bpl.n	800a940 <svc_update_static_block+0x20>
 800a9a4:	f9b5 3000 	ldrsh.w	r3, [r5]
 800a9a8:	f8ae 3000 	strh.w	r3, [lr]
 800a9ac:	e7c8      	b.n	800a940 <svc_update_static_block+0x20>
 800a9ae:	ea4f 086c 	mov.w	r8, ip, asr #1
 800a9b2:	ebcc 0606 	rsb	r6, ip, r6
 800a9b6:	f1b8 0f00 	cmp.w	r8, #0
 800a9ba:	eb01 0146 	add.w	r1, r1, r6, lsl #1
 800a9be:	4643      	mov	r3, r8
 800a9c0:	dd0c      	ble.n	800a9dc <svc_update_static_block+0xbc>
 800a9c2:	f1ae 0504 	sub.w	r5, lr, #4
 800a9c6:	460c      	mov	r4, r1
 800a9c8:	f854 6b04 	ldr.w	r6, [r4], #4
 800a9cc:	f845 6f04 	str.w	r6, [r5, #4]!
 800a9d0:	3b01      	subs	r3, #1
 800a9d2:	d1f9      	bne.n	800a9c8 <svc_update_static_block+0xa8>
 800a9d4:	ea4f 0888 	mov.w	r8, r8, lsl #2
 800a9d8:	44c6      	add	lr, r8
 800a9da:	4441      	add	r1, r8
 800a9dc:	f01c 0f01 	tst.w	ip, #1
 800a9e0:	bf1c      	itt	ne
 800a9e2:	f9b1 3000 	ldrshne.w	r3, [r1]
 800a9e6:	f8ae 3000 	strhne.w	r3, [lr]
 800a9ea:	e7a9      	b.n	800a940 <svc_update_static_block+0x20>
 800a9ec:	f9b2 c014 	ldrsh.w	ip, [r2, #20]
 800a9f0:	f102 0e28 	add.w	lr, r2, #40	@ 0x28
 800a9f4:	eb0e 0e4c 	add.w	lr, lr, ip, lsl #1
 800a9f8:	e7bf      	b.n	800a97a <svc_update_static_block+0x5a>
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	f8c2 3530 	str.w	r3, [r2, #1328]	@ 0x530
 800aa00:	f8c2 352c 	str.w	r3, [r2, #1324]	@ 0x52c
 800aa04:	6903      	ldr	r3, [r0, #16]
 800aa06:	2b01      	cmp	r3, #1
 800aa08:	d1b1      	bne.n	800a96e <svc_update_static_block+0x4e>
 800aa0a:	2c01      	cmp	r4, #1
 800aa0c:	ddaf      	ble.n	800a96e <svc_update_static_block+0x4e>
 800aa0e:	2f01      	cmp	r7, #1
 800aa10:	d196      	bne.n	800a940 <svc_update_static_block+0x20>
 800aa12:	f9b2 3014 	ldrsh.w	r3, [r2, #20]
 800aa16:	429e      	cmp	r6, r3
 800aa18:	f102 0e28 	add.w	lr, r2, #40	@ 0x28
 800aa1c:	da21      	bge.n	800aa62 <svc_update_static_block+0x142>
 800aa1e:	fb04 f406 	mul.w	r4, r4, r6
 800aa22:	1063      	asrs	r3, r4, #1
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	dd3b      	ble.n	800aaa0 <svc_update_static_block+0x180>
 800aa28:	ea4f 0883 	mov.w	r8, r3, lsl #2
 800aa2c:	eb01 0c08 	add.w	ip, r1, r8
 800aa30:	f102 0324 	add.w	r3, r2, #36	@ 0x24
 800aa34:	f851 5b04 	ldr.w	r5, [r1], #4
 800aa38:	f843 5f04 	str.w	r5, [r3, #4]!
 800aa3c:	4561      	cmp	r1, ip
 800aa3e:	d1f9      	bne.n	800aa34 <svc_update_static_block+0x114>
 800aa40:	44c6      	add	lr, r8
 800aa42:	07e1      	lsls	r1, r4, #31
 800aa44:	f57f af7c 	bpl.w	800a940 <svc_update_static_block+0x20>
 800aa48:	f9bc 3000 	ldrsh.w	r3, [ip]
 800aa4c:	f8ae 3000 	strh.w	r3, [lr]
 800aa50:	e776      	b.n	800a940 <svc_update_static_block+0x20>
 800aa52:	2f00      	cmp	r7, #0
 800aa54:	f47f af7b 	bne.w	800a94e <svc_update_static_block+0x2e>
 800aa58:	2301      	movs	r3, #1
 800aa5a:	f8a2 353e 	strh.w	r3, [r2, #1342]	@ 0x53e
 800aa5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa62:	fb03 fc04 	mul.w	ip, r3, r4
 800aa66:	1af6      	subs	r6, r6, r3
 800aa68:	ea4f 036c 	mov.w	r3, ip, asr #1
 800aa6c:	fb04 f406 	mul.w	r4, r4, r6
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	eb01 0144 	add.w	r1, r1, r4, lsl #1
 800aa76:	dd11      	ble.n	800aa9c <svc_update_static_block+0x17c>
 800aa78:	009e      	lsls	r6, r3, #2
 800aa7a:	198d      	adds	r5, r1, r6
 800aa7c:	f102 0324 	add.w	r3, r2, #36	@ 0x24
 800aa80:	f851 4b04 	ldr.w	r4, [r1], #4
 800aa84:	f843 4f04 	str.w	r4, [r3, #4]!
 800aa88:	42a9      	cmp	r1, r5
 800aa8a:	d1f9      	bne.n	800aa80 <svc_update_static_block+0x160>
 800aa8c:	44b6      	add	lr, r6
 800aa8e:	f01c 0f01 	tst.w	ip, #1
 800aa92:	f43f af55 	beq.w	800a940 <svc_update_static_block+0x20>
 800aa96:	e785      	b.n	800a9a4 <svc_update_static_block+0x84>
 800aa98:	460d      	mov	r5, r1
 800aa9a:	e781      	b.n	800a9a0 <svc_update_static_block+0x80>
 800aa9c:	460d      	mov	r5, r1
 800aa9e:	e7f6      	b.n	800aa8e <svc_update_static_block+0x16e>
 800aaa0:	468c      	mov	ip, r1
 800aaa2:	e7ce      	b.n	800aa42 <svc_update_static_block+0x122>

0800aaa4 <svc_gain_computer_block.isra.1>:
 800aaa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaa8:	f9b3 453e 	ldrsh.w	r4, [r3, #1342]	@ 0x53e
 800aaac:	6a5e      	ldr	r6, [r3, #36]	@ 0x24
 800aaae:	699f      	ldr	r7, [r3, #24]
 800aab0:	69dd      	ldr	r5, [r3, #28]
 800aab2:	f8d3 e020 	ldr.w	lr, [r3, #32]
 800aab6:	b085      	sub	sp, #20
 800aab8:	1040      	asrs	r0, r0, #1
 800aaba:	9600      	str	r6, [sp, #0]
 800aabc:	b144      	cbz	r4, 800aad0 <svc_gain_computer_block.isra.1+0x2c>
 800aabe:	f8d3 454c 	ldr.w	r4, [r3, #1356]	@ 0x54c
 800aac2:	f8d3 7540 	ldr.w	r7, [r3, #1344]	@ 0x540
 800aac6:	f8d3 5544 	ldr.w	r5, [r3, #1348]	@ 0x544
 800aaca:	f8d3 e548 	ldr.w	lr, [r3, #1352]	@ 0x548
 800aace:	9400      	str	r4, [sp, #0]
 800aad0:	f9b3 4534 	ldrsh.w	r4, [r3, #1332]	@ 0x534
 800aad4:	2c00      	cmp	r4, #0
 800aad6:	dd10      	ble.n	800aafa <svc_gain_computer_block.isra.1+0x56>
 800aad8:	f9b3 453a 	ldrsh.w	r4, [r3, #1338]	@ 0x53a
 800aadc:	2c01      	cmp	r4, #1
 800aade:	d013      	beq.n	800ab08 <svc_gain_computer_block.isra.1+0x64>
 800aae0:	2800      	cmp	r0, #0
 800aae2:	dd07      	ble.n	800aaf4 <svc_gain_computer_block.isra.1+0x50>
 800aae4:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 800aae8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800aaec:	f842 3b04 	str.w	r3, [r2], #4
 800aaf0:	4282      	cmp	r2, r0
 800aaf2:	d1fb      	bne.n	800aaec <svc_gain_computer_block.isra.1+0x48>
 800aaf4:	b005      	add	sp, #20
 800aaf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aafa:	f9b3 4528 	ldrsh.w	r4, [r3, #1320]	@ 0x528
 800aafe:	2c01      	cmp	r4, #1
 800ab00:	d0ea      	beq.n	800aad8 <svc_gain_computer_block.isra.1+0x34>
 800ab02:	b005      	add	sp, #20
 800ab04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab08:	2800      	cmp	r0, #0
 800ab0a:	ddf3      	ble.n	800aaf4 <svc_gain_computer_block.isra.1+0x50>
 800ab0c:	132c      	asrs	r4, r5, #12
 800ab0e:	2600      	movs	r6, #0
 800ab10:	eb01 0980 	add.w	r9, r1, r0, lsl #2
 800ab14:	1338      	asrs	r0, r7, #12
 800ab16:	9403      	str	r4, [sp, #12]
 800ab18:	9001      	str	r0, [sp, #4]
 800ab1a:	f8df 810c 	ldr.w	r8, [pc, #268]	@ 800ac28 <svc_gain_computer_block.isra.1+0x184>
 800ab1e:	f9b3 c52a 	ldrsh.w	ip, [r3, #1322]	@ 0x52a
 800ab22:	9702      	str	r7, [sp, #8]
 800ab24:	4635      	mov	r5, r6
 800ab26:	4634      	mov	r4, r6
 800ab28:	4648      	mov	r0, r9
 800ab2a:	e005      	b.n	800ab38 <svc_gain_computer_block.isra.1+0x94>
 800ab2c:	4435      	add	r5, r6
 800ab2e:	3401      	adds	r4, #1
 800ab30:	4281      	cmp	r1, r0
 800ab32:	f842 5b04 	str.w	r5, [r2], #4
 800ab36:	d0dd      	beq.n	800aaf4 <svc_gain_computer_block.isra.1+0x50>
 800ab38:	4564      	cmp	r4, ip
 800ab3a:	f101 0104 	add.w	r1, r1, #4
 800ab3e:	d001      	beq.n	800ab44 <svc_gain_computer_block.isra.1+0xa0>
 800ab40:	2c00      	cmp	r4, #0
 800ab42:	d1f3      	bne.n	800ab2c <svc_gain_computer_block.isra.1+0x88>
 800ab44:	f851 4c04 	ldr.w	r4, [r1, #-4]
 800ab48:	fab4 f984 	clz	r9, r4
 800ab4c:	fa04 f409 	lsl.w	r4, r4, r9
 800ab50:	1725      	asrs	r5, r4, #28
 800ab52:	f005 0504 	and.w	r5, r5, #4
 800ab56:	eb08 0a85 	add.w	sl, r8, r5, lsl #2
 800ab5a:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 800ab5e:	f8da 7004 	ldr.w	r7, [sl, #4]
 800ab62:	fb34 7b15 	smlawt	fp, r4, r5, r7
 800ab66:	f8da 5008 	ldr.w	r5, [sl, #8]
 800ab6a:	fb34 551b 	smlawt	r5, r4, fp, r5
 800ab6e:	f8da b00c 	ldr.w	fp, [sl, #12]
 800ab72:	fb34 bb15 	smlawt	fp, r4, r5, fp
 800ab76:	ea4f 3b6b 	mov.w	fp, fp, asr #13
 800ab7a:	ea4f 4909 	mov.w	r9, r9, lsl #16
 800ab7e:	fa89 f9ab 	qsub	r9, fp, r9
 800ab82:	9c01      	ldr	r4, [sp, #4]
 800ab84:	ebc4 0909 	rsb	r9, r4, r9
 800ab88:	f1b9 0f00 	cmp.w	r9, #0
 800ab8c:	dd3a      	ble.n	800ac04 <svc_gain_computer_block.isra.1+0x160>
 800ab8e:	9c02      	ldr	r4, [sp, #8]
 800ab90:	ebc4 3509 	rsb	r5, r4, r9, lsl #12
 800ab94:	fb55 f51e 	smmulr	r5, r5, lr
 800ab98:	12ed      	asrs	r5, r5, #11
 800ab9a:	b35d      	cbz	r5, 800abf4 <svc_gain_computer_block.isra.1+0x150>
 800ab9c:	426d      	negs	r5, r5
 800ab9e:	4f21      	ldr	r7, [pc, #132]	@ (800ac24 <svc_gain_computer_block.isra.1+0x180>)
 800aba0:	136c      	asrs	r4, r5, #13
 800aba2:	f004 0404 	and.w	r4, r4, #4
 800aba6:	eb07 0984 	add.w	r9, r7, r4, lsl #2
 800abaa:	f857 4024 	ldr.w	r4, [r7, r4, lsl #2]
 800abae:	f8d9 7004 	ldr.w	r7, [r9, #4]
 800abb2:	fb15 7a14 	smlabt	sl, r5, r4, r7
 800abb6:	f8d9 4008 	ldr.w	r4, [r9, #8]
 800abba:	fb15 441a 	smlabt	r4, r5, sl, r4
 800abbe:	f8d9 a00c 	ldr.w	sl, [r9, #12]
 800abc2:	fb15 a414 	smlabt	r4, r5, r4, sl
 800abc6:	ea4f 4a25 	mov.w	sl, r5, asr #16
 800abca:	f1bc 0f01 	cmp.w	ip, #1
 800abce:	f1ca 0a00 	rsb	sl, sl, #0
 800abd2:	f30a 0a05 	ssat	sl, #6, sl
 800abd6:	fa44 f40a 	asr.w	r4, r4, sl
 800abda:	f304 041e 	ssat	r4, #31, r4
 800abde:	f344 1459 	sbfx	r4, r4, #5, #26
 800abe2:	dd0c      	ble.n	800abfe <svc_gain_computer_block.isra.1+0x15a>
 800abe4:	f8d3 5550 	ldr.w	r5, [r3, #1360]	@ 0x550
 800abe8:	f8c3 4550 	str.w	r4, [r3, #1360]	@ 0x550
 800abec:	1b66      	subs	r6, r4, r5
 800abee:	1136      	asrs	r6, r6, #4
 800abf0:	2401      	movs	r4, #1
 800abf2:	e79d      	b.n	800ab30 <svc_gain_computer_block.isra.1+0x8c>
 800abf4:	f1bc 0f01 	cmp.w	ip, #1
 800abf8:	f06f 447e 	mvn.w	r4, #4261412864	@ 0xfe000000
 800abfc:	dcf2      	bgt.n	800abe4 <svc_gain_computer_block.isra.1+0x140>
 800abfe:	4625      	mov	r5, r4
 800ac00:	2401      	movs	r4, #1
 800ac02:	e795      	b.n	800ab30 <svc_gain_computer_block.isra.1+0x8c>
 800ac04:	9c03      	ldr	r4, [sp, #12]
 800ac06:	ebc4 0909 	rsb	r9, r4, r9
 800ac0a:	f1b9 0f00 	cmp.w	r9, #0
 800ac0e:	ddf1      	ble.n	800abf4 <svc_gain_computer_block.isra.1+0x150>
 800ac10:	ea4f 3909 	mov.w	r9, r9, lsl #12
 800ac14:	fb59 f919 	smmulr	r9, r9, r9
 800ac18:	9c00      	ldr	r4, [sp, #0]
 800ac1a:	fb59 f514 	smmulr	r5, r9, r4
 800ac1e:	116d      	asrs	r5, r5, #5
 800ac20:	e7bb      	b.n	800ab9a <svc_gain_computer_block.isra.1+0xf6>
 800ac22:	bf00      	nop
 800ac24:	0800e49c 	.word	0x0800e49c
 800ac28:	0800e47c 	.word	0x0800e47c

0800ac2c <svc_reset>:
 800ac2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac2e:	4b1d      	ldr	r3, [pc, #116]	@ (800aca4 <svc_reset+0x78>)
 800ac30:	6001      	str	r1, [r0, #0]
 800ac32:	2400      	movs	r4, #0
 800ac34:	f06f 427e 	mvn.w	r2, #4261412864	@ 0xfe000000
 800ac38:	60c3      	str	r3, [r0, #12]
 800ac3a:	4f1b      	ldr	r7, [pc, #108]	@ (800aca8 <svc_reset+0x7c>)
 800ac3c:	6107      	str	r7, [r0, #16]
 800ac3e:	2301      	movs	r3, #1
 800ac40:	2664      	movs	r6, #100	@ 0x64
 800ac42:	2506      	movs	r5, #6
 800ac44:	2110      	movs	r1, #16
 800ac46:	8286      	strh	r6, [r0, #20]
 800ac48:	82c5      	strh	r5, [r0, #22]
 800ac4a:	f8a0 152a 	strh.w	r1, [r0, #1322]	@ 0x52a
 800ac4e:	f8a0 4534 	strh.w	r4, [r0, #1332]	@ 0x534
 800ac52:	f8a0 4536 	strh.w	r4, [r0, #1334]	@ 0x536
 800ac56:	f8a0 4538 	strh.w	r4, [r0, #1336]	@ 0x538
 800ac5a:	6044      	str	r4, [r0, #4]
 800ac5c:	6084      	str	r4, [r0, #8]
 800ac5e:	61c4      	str	r4, [r0, #28]
 800ac60:	6184      	str	r4, [r0, #24]
 800ac62:	6204      	str	r4, [r0, #32]
 800ac64:	6244      	str	r4, [r0, #36]	@ 0x24
 800ac66:	f8c0 4544 	str.w	r4, [r0, #1348]	@ 0x544
 800ac6a:	f8c0 4540 	str.w	r4, [r0, #1344]	@ 0x540
 800ac6e:	f8c0 4548 	str.w	r4, [r0, #1352]	@ 0x548
 800ac72:	f8c0 454c 	str.w	r4, [r0, #1356]	@ 0x54c
 800ac76:	f8a0 453e 	strh.w	r4, [r0, #1342]	@ 0x53e
 800ac7a:	f8c0 252c 	str.w	r2, [r0, #1324]	@ 0x52c
 800ac7e:	f8c0 2530 	str.w	r2, [r0, #1328]	@ 0x530
 800ac82:	f8c0 2550 	str.w	r2, [r0, #1360]	@ 0x550
 800ac86:	f8a0 353a 	strh.w	r3, [r0, #1338]	@ 0x53a
 800ac8a:	f8a0 3528 	strh.w	r3, [r0, #1320]	@ 0x528
 800ac8e:	f8a0 353c 	strh.w	r3, [r0, #1340]	@ 0x53c
 800ac92:	4621      	mov	r1, r4
 800ac94:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 800ac98:	3028      	adds	r0, #40	@ 0x28
 800ac9a:	f002 fe67 	bl	800d96c <memset>
 800ac9e:	4620      	mov	r0, r4
 800aca0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aca2:	bf00      	nop
 800aca4:	7d5c6534 	.word	0x7d5c6534
 800aca8:	7ff777c0 	.word	0x7ff777c0

0800acac <svc_setConfig>:
 800acac:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
 800acb0:	b29a      	uxth	r2, r3
 800acb2:	2a01      	cmp	r2, #1
 800acb4:	d87d      	bhi.n	800adb2 <svc_setConfig+0x106>
 800acb6:	f9b0 2000 	ldrsh.w	r2, [r0]
 800acba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acbe:	f102 04a0 	add.w	r4, r2, #160	@ 0xa0
 800acc2:	b2a4      	uxth	r4, r4
 800acc4:	2ce8      	cmp	r4, #232	@ 0xe8
 800acc6:	d877      	bhi.n	800adb8 <svc_setConfig+0x10c>
 800acc8:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 800accc:	2c01      	cmp	r4, #1
 800acce:	d043      	beq.n	800ad58 <svc_setConfig+0xac>
 800acd0:	2c00      	cmp	r4, #0
 800acd2:	d175      	bne.n	800adc0 <svc_setConfig+0x114>
 800acd4:	f9b1 5534 	ldrsh.w	r5, [r1, #1332]	@ 0x534
 800acd8:	4295      	cmp	r5, r2
 800acda:	dd0e      	ble.n	800acfa <svc_setConfig+0x4e>
 800acdc:	698e      	ldr	r6, [r1, #24]
 800acde:	69cd      	ldr	r5, [r1, #28]
 800ace0:	6a0f      	ldr	r7, [r1, #32]
 800ace2:	f8c1 6540 	str.w	r6, [r1, #1344]	@ 0x540
 800ace6:	f8c1 5544 	str.w	r5, [r1, #1348]	@ 0x544
 800acea:	6a4e      	ldr	r6, [r1, #36]	@ 0x24
 800acec:	f8c1 7548 	str.w	r7, [r1, #1352]	@ 0x548
 800acf0:	2501      	movs	r5, #1
 800acf2:	f8c1 654c 	str.w	r6, [r1, #1356]	@ 0x54c
 800acf6:	f8a1 553e 	strh.w	r5, [r1, #1342]	@ 0x53e
 800acfa:	2a00      	cmp	r2, #0
 800acfc:	f9b0 6004 	ldrsh.w	r6, [r0, #4]
 800ad00:	dd01      	ble.n	800ad06 <svc_setConfig+0x5a>
 800ad02:	2e01      	cmp	r6, #1
 800ad04:	d033      	beq.n	800ad6e <svc_setConfig+0xc2>
 800ad06:	4d30      	ldr	r5, [pc, #192]	@ (800adc8 <svc_setConfig+0x11c>)
 800ad08:	f8a1 2534 	strh.w	r2, [r1, #1332]	@ 0x534
 800ad0c:	f1c2 0748 	rsb	r7, r2, #72	@ 0x48
 800ad10:	eb05 0787 	add.w	r7, r5, r7, lsl #2
 800ad14:	2500      	movs	r5, #0
 800ad16:	f8d7 73ac 	ldr.w	r7, [r7, #940]	@ 0x3ac
 800ad1a:	f8a1 2536 	strh.w	r2, [r1, #1334]	@ 0x536
 800ad1e:	61cd      	str	r5, [r1, #28]
 800ad20:	618d      	str	r5, [r1, #24]
 800ad22:	620d      	str	r5, [r1, #32]
 800ad24:	624d      	str	r5, [r1, #36]	@ 0x24
 800ad26:	6885      	ldr	r5, [r0, #8]
 800ad28:	68c2      	ldr	r2, [r0, #12]
 800ad2a:	610a      	str	r2, [r1, #16]
 800ad2c:	f8a1 4538 	strh.w	r4, [r1, #1336]	@ 0x538
 800ad30:	f8c1 752c 	str.w	r7, [r1, #1324]	@ 0x52c
 800ad34:	f8a1 653a 	strh.w	r6, [r1, #1338]	@ 0x53a
 800ad38:	60cd      	str	r5, [r1, #12]
 800ad3a:	f8a1 3528 	strh.w	r3, [r1, #1320]	@ 0x528
 800ad3e:	b12b      	cbz	r3, 800ad4c <svc_setConfig+0xa0>
 800ad40:	2301      	movs	r3, #1
 800ad42:	f8a1 352a 	strh.w	r3, [r1, #1322]	@ 0x52a
 800ad46:	2000      	movs	r0, #0
 800ad48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad4c:	2210      	movs	r2, #16
 800ad4e:	4618      	mov	r0, r3
 800ad50:	f8a1 252a 	strh.w	r2, [r1, #1322]	@ 0x52a
 800ad54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad58:	f64f 7560 	movw	r5, #65376	@ 0xff60
 800ad5c:	f8a1 2536 	strh.w	r2, [r1, #1334]	@ 0x536
 800ad60:	f8a1 5534 	strh.w	r5, [r1, #1332]	@ 0x534
 800ad64:	f9b0 6004 	ldrsh.w	r6, [r0, #4]
 800ad68:	f640 571b 	movw	r7, #3355	@ 0xd1b
 800ad6c:	e7db      	b.n	800ad26 <svc_setConfig+0x7a>
 800ad6e:	f8df e058 	ldr.w	lr, [pc, #88]	@ 800adc8 <svc_setConfig+0x11c>
 800ad72:	f8a1 2536 	strh.w	r2, [r1, #1334]	@ 0x536
 800ad76:	eb0e 0882 	add.w	r8, lr, r2, lsl #2
 800ad7a:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 800ad7e:	f8d8 5040 	ldr.w	r5, [r8, #64]	@ 0x40
 800ad82:	f8d8 7164 	ldr.w	r7, [r8, #356]	@ 0x164
 800ad86:	f8a1 2534 	strh.w	r2, [r1, #1332]	@ 0x534
 800ad8a:	426d      	negs	r5, r5
 800ad8c:	ebc7 0c0c 	rsb	ip, r7, ip
 800ad90:	106f      	asrs	r7, r5, #1
 800ad92:	61cd      	str	r5, [r1, #28]
 800ad94:	618f      	str	r7, [r1, #24]
 800ad96:	f8d8 5288 	ldr.w	r5, [r8, #648]	@ 0x288
 800ad9a:	f8c1 c020 	str.w	ip, [r1, #32]
 800ad9e:	fb55 f51c 	smmulr	r5, r5, ip
 800ada2:	f1c2 0248 	rsb	r2, r2, #72	@ 0x48
 800ada6:	eb0e 0e82 	add.w	lr, lr, r2, lsl #2
 800adaa:	624d      	str	r5, [r1, #36]	@ 0x24
 800adac:	f8de 73ac 	ldr.w	r7, [lr, #940]	@ 0x3ac
 800adb0:	e7b9      	b.n	800ad26 <svc_setConfig+0x7a>
 800adb2:	f06f 0003 	mvn.w	r0, #3
 800adb6:	4770      	bx	lr
 800adb8:	f06f 0001 	mvn.w	r0, #1
 800adbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800adc0:	f06f 0002 	mvn.w	r0, #2
 800adc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800adc8:	0800e47c 	.word	0x0800e47c

0800adcc <svc_setParam>:
 800adcc:	f9b0 3000 	ldrsh.w	r3, [r0]
 800add0:	b29a      	uxth	r2, r3
 800add2:	2aa0      	cmp	r2, #160	@ 0xa0
 800add4:	d80c      	bhi.n	800adf0 <svc_setParam+0x24>
 800add6:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 800adda:	b290      	uxth	r0, r2
 800addc:	2801      	cmp	r0, #1
 800adde:	d804      	bhi.n	800adea <svc_setParam+0x1e>
 800ade0:	828b      	strh	r3, [r1, #20]
 800ade2:	f8a1 253c 	strh.w	r2, [r1, #1340]	@ 0x53c
 800ade6:	2000      	movs	r0, #0
 800ade8:	4770      	bx	lr
 800adea:	f06f 0004 	mvn.w	r0, #4
 800adee:	4770      	bx	lr
 800adf0:	f04f 30ff 	mov.w	r0, #4294967295
 800adf4:	4770      	bx	lr
 800adf6:	bf00      	nop

0800adf8 <svc_process>:
 800adf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adfc:	68c3      	ldr	r3, [r0, #12]
 800adfe:	f9b2 4014 	ldrsh.w	r4, [r2, #20]
 800ae02:	6815      	ldr	r5, [r2, #0]
 800ae04:	b09f      	sub	sp, #124	@ 0x7c
 800ae06:	429c      	cmp	r4, r3
 800ae08:	9515      	str	r5, [sp, #84]	@ 0x54
 800ae0a:	f300 859a 	bgt.w	800b942 <svc_process+0xb4a>
 800ae0e:	105c      	asrs	r4, r3, #1
 800ae10:	4626      	mov	r6, r4
 800ae12:	0077      	lsls	r7, r6, #1
 800ae14:	6844      	ldr	r4, [r0, #4]
 800ae16:	970c      	str	r7, [sp, #48]	@ 0x30
 800ae18:	19ef      	adds	r7, r5, r7
 800ae1a:	9614      	str	r6, [sp, #80]	@ 0x50
 800ae1c:	970b      	str	r7, [sp, #44]	@ 0x2c
 800ae1e:	462e      	mov	r6, r5
 800ae20:	462f      	mov	r7, r5
 800ae22:	2c02      	cmp	r4, #2
 800ae24:	f505 65f0 	add.w	r5, r5, #1920	@ 0x780
 800ae28:	9507      	str	r5, [sp, #28]
 800ae2a:	f040 8530 	bne.w	800b88e <svc_process+0xa96>
 800ae2e:	684c      	ldr	r4, [r1, #4]
 800ae30:	2c02      	cmp	r4, #2
 800ae32:	f040 852c 	bne.w	800b88e <svc_process+0xa96>
 800ae36:	109b      	asrs	r3, r3, #2
 800ae38:	9317      	str	r3, [sp, #92]	@ 0x5c
 800ae3a:	009b      	lsls	r3, r3, #2
 800ae3c:	9118      	str	r1, [sp, #96]	@ 0x60
 800ae3e:	9010      	str	r0, [sp, #64]	@ 0x40
 800ae40:	6881      	ldr	r1, [r0, #8]
 800ae42:	9104      	str	r1, [sp, #16]
 800ae44:	18f8      	adds	r0, r7, r3
 800ae46:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800ae48:	f9b2 153c 	ldrsh.w	r1, [r2, #1340]	@ 0x53c
 800ae4c:	9319      	str	r3, [sp, #100]	@ 0x64
 800ae4e:	4615      	mov	r5, r2
 800ae50:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ae52:	911c      	str	r1, [sp, #112]	@ 0x70
 800ae54:	18fb      	adds	r3, r7, r3
 800ae56:	931d      	str	r3, [sp, #116]	@ 0x74
 800ae58:	f002 0301 	and.w	r3, r2, #1
 800ae5c:	2100      	movs	r1, #0
 800ae5e:	9316      	str	r3, [sp, #88]	@ 0x58
 800ae60:	0093      	lsls	r3, r2, #2
 800ae62:	46b8      	mov	r8, r7
 800ae64:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ae66:	901a      	str	r0, [sp, #104]	@ 0x68
 800ae68:	9112      	str	r1, [sp, #72]	@ 0x48
 800ae6a:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ae6c:	46b3      	mov	fp, r6
 800ae6e:	462f      	mov	r7, r5
 800ae70:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ae72:	691b      	ldr	r3, [r3, #16]
 800ae74:	2b01      	cmp	r3, #1
 800ae76:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	f000 83b0 	beq.w	800b5de <svc_process+0x7e6>
 800ae7e:	f8d7 2530 	ldr.w	r2, [r7, #1328]	@ 0x530
 800ae82:	920d      	str	r2, [sp, #52]	@ 0x34
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	f340 80aa 	ble.w	800afde <svc_process+0x1e6>
 800ae8a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800ae8e:	930e      	str	r3, [sp, #56]	@ 0x38
 800ae90:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ae92:	9308      	str	r3, [sp, #32]
 800ae94:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 800ae98:	2300      	movs	r3, #0
 800ae9a:	9306      	str	r3, [sp, #24]
 800ae9c:	463b      	mov	r3, r7
 800ae9e:	9a07      	ldr	r2, [sp, #28]
 800aea0:	9904      	ldr	r1, [sp, #16]
 800aea2:	4640      	mov	r0, r8
 800aea4:	f7ff f954 	bl	800a150 <svc_abs_subs_block>
 800aea8:	f9b7 a53a 	ldrsh.w	sl, [r7, #1338]	@ 0x53a
 800aeac:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800aeb0:	f9bd 2018 	ldrsh.w	r2, [sp, #24]
 800aeb4:	9205      	str	r2, [sp, #20]
 800aeb6:	f1ba 0f01 	cmp.w	sl, #1
 800aeba:	ea4f 0363 	mov.w	r3, r3, asr #1
 800aebe:	f9b7 c534 	ldrsh.w	ip, [r7, #1332]	@ 0x534
 800aec2:	f000 80c0 	beq.w	800b046 <svc_process+0x24e>
 800aec6:	f9b7 153e 	ldrsh.w	r1, [r7, #1342]	@ 0x53e
 800aeca:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800aecc:	69be      	ldr	r6, [r7, #24]
 800aece:	69fa      	ldr	r2, [r7, #28]
 800aed0:	f8d7 e020 	ldr.w	lr, [r7, #32]
 800aed4:	9009      	str	r0, [sp, #36]	@ 0x24
 800aed6:	b141      	cbz	r1, 800aeea <svc_process+0xf2>
 800aed8:	f8d7 154c 	ldr.w	r1, [r7, #1356]	@ 0x54c
 800aedc:	f8d7 6540 	ldr.w	r6, [r7, #1344]	@ 0x540
 800aee0:	f8d7 2544 	ldr.w	r2, [r7, #1348]	@ 0x544
 800aee4:	f8d7 e548 	ldr.w	lr, [r7, #1352]	@ 0x548
 800aee8:	9109      	str	r1, [sp, #36]	@ 0x24
 800aeea:	f1bc 0f00 	cmp.w	ip, #0
 800aeee:	f340 80f1 	ble.w	800b0d4 <svc_process+0x2dc>
 800aef2:	f1ba 0f01 	cmp.w	sl, #1
 800aef6:	f000 8134 	beq.w	800b162 <svc_process+0x36a>
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	dd0b      	ble.n	800af16 <svc_process+0x11e>
 800aefe:	9a07      	ldr	r2, [sp, #28]
 800af00:	f06f 417e 	mvn.w	r1, #4261412864	@ 0xfe000000
 800af04:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800af08:	f842 1b04 	str.w	r1, [r2], #4
 800af0c:	4293      	cmp	r3, r2
 800af0e:	d1fb      	bne.n	800af08 <svc_process+0x110>
 800af10:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800af14:	105b      	asrs	r3, r3, #1
 800af16:	f8d7 152c 	ldr.w	r1, [r7, #1324]	@ 0x52c
 800af1a:	f8d7 2530 	ldr.w	r2, [r7, #1328]	@ 0x530
 800af1e:	f9b7 553c 	ldrsh.w	r5, [r7, #1340]	@ 0x53c
 800af22:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800af26:	f8d8 6000 	ldr.w	r6, [r8]
 800af2a:	1a89      	subs	r1, r1, r2
 800af2c:	d001      	beq.n	800af32 <svc_process+0x13a>
 800af2e:	fb91 f1f3 	sdiv	r1, r1, r3
 800af32:	f1bc 0f00 	cmp.w	ip, #0
 800af36:	f340 81fb 	ble.w	800b330 <svc_process+0x538>
 800af3a:	f8d8 0010 	ldr.w	r0, [r8, #16]
 800af3e:	2801      	cmp	r0, #1
 800af40:	f000 81a3 	beq.w	800b28a <svc_process+0x492>
 800af44:	9805      	ldr	r0, [sp, #20]
 800af46:	2801      	cmp	r0, #1
 800af48:	bf05      	ittet	eq
 800af4a:	f9b7 e014 	ldrsheq.w	lr, [r7, #20]
 800af4e:	980e      	ldreq	r0, [sp, #56]	@ 0x38
 800af50:	f8dd e038 	ldrne.w	lr, [sp, #56]	@ 0x38
 800af54:	eb00 0e4e 	addeq.w	lr, r0, lr, lsl #1
 800af58:	2b00      	cmp	r3, #0
 800af5a:	dd29      	ble.n	800afb0 <svc_process+0x1b8>
 800af5c:	9808      	ldr	r0, [sp, #32]
 800af5e:	9e07      	ldr	r6, [sp, #28]
 800af60:	f8dd c010 	ldr.w	ip, [sp, #16]
 800af64:	440a      	add	r2, r1
 800af66:	f1a0 0902 	sub.w	r9, r0, #2
 800af6a:	2500      	movs	r5, #0
 800af6c:	f9b7 a014 	ldrsh.w	sl, [r7, #20]
 800af70:	f856 4b04 	ldr.w	r4, [r6], #4
 800af74:	45aa      	cmp	sl, r5
 800af76:	bfd4      	ite	le
 800af78:	ebac 0a4a 	suble.w	sl, ip, sl, lsl #1
 800af7c:	46f2      	movgt	sl, lr
 800af7e:	f93a 0015 	ldrsh.w	r0, [sl, r5, lsl #1]
 800af82:	0380      	lsls	r0, r0, #14
 800af84:	fb50 f014 	smmulr	r0, r0, r4
 800af88:	f8c7 2530 	str.w	r2, [r7, #1328]	@ 0x530
 800af8c:	0040      	lsls	r0, r0, #1
 800af8e:	fb50 f012 	smmulr	r0, r0, r2
 800af92:	f9b7 a016 	ldrsh.w	sl, [r7, #22]
 800af96:	3501      	adds	r5, #1
 800af98:	0044      	lsls	r4, r0, #1
 800af9a:	42ab      	cmp	r3, r5
 800af9c:	f1ca 0008 	rsb	r0, sl, #8
 800afa0:	fa44 f000 	asr.w	r0, r4, r0
 800afa4:	440a      	add	r2, r1
 800afa6:	f300 000f 	ssat	r0, #16, r0
 800afaa:	f829 0f02 	strh.w	r0, [r9, #2]!
 800afae:	d1dd      	bne.n	800af6c <svc_process+0x174>
 800afb0:	9c04      	ldr	r4, [sp, #16]
 800afb2:	9b05      	ldr	r3, [sp, #20]
 800afb4:	9300      	str	r3, [sp, #0]
 800afb6:	463a      	mov	r2, r7
 800afb8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800afba:	4621      	mov	r1, r4
 800afbc:	4640      	mov	r0, r8
 800afbe:	f7ff fcaf 	bl	800a920 <svc_update_static_block>
 800afc2:	9a06      	ldr	r2, [sp, #24]
 800afc4:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800afc6:	f8d8 3000 	ldr.w	r3, [r8]
 800afca:	4621      	mov	r1, r4
 800afcc:	3201      	adds	r2, #1
 800afce:	4401      	add	r1, r0
 800afd0:	9104      	str	r1, [sp, #16]
 800afd2:	4293      	cmp	r3, r2
 800afd4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800afd6:	9206      	str	r2, [sp, #24]
 800afd8:	9108      	str	r1, [sp, #32]
 800afda:	f73f af5f 	bgt.w	800ae9c <svc_process+0xa4>
 800afde:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800afe0:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 800afe2:	6894      	ldr	r4, [r2, #8]
 800afe4:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800afe6:	2d00      	cmp	r5, #0
 800afe8:	eb04 0442 	add.w	r4, r4, r2, lsl #1
 800afec:	f340 849d 	ble.w	800b92a <svc_process+0xb32>
 800aff0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800aff2:	1f21      	subs	r1, r4, #4
 800aff4:	2300      	movs	r3, #0
 800aff6:	3301      	adds	r3, #1
 800aff8:	f852 0b04 	ldr.w	r0, [r2], #4
 800affc:	f841 0f04 	str.w	r0, [r1, #4]!
 800b000:	42ab      	cmp	r3, r5
 800b002:	d1f8      	bne.n	800aff6 <svc_process+0x1fe>
 800b004:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b006:	f8dd b068 	ldr.w	fp, [sp, #104]	@ 0x68
 800b00a:	441c      	add	r4, r3
 800b00c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b012:	b12a      	cbz	r2, 800b020 <svc_process+0x228>
 800b014:	f9bb 2000 	ldrsh.w	r2, [fp]
 800b018:	8022      	strh	r2, [r4, #0]
 800b01a:	f10b 0b02 	add.w	fp, fp, #2
 800b01e:	3402      	adds	r4, #2
 800b020:	2b02      	cmp	r3, #2
 800b022:	f000 838b 	beq.w	800b73c <svc_process+0x944>
 800b026:	f8dd 802c 	ldr.w	r8, [sp, #44]	@ 0x2c
 800b02a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b02c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b02e:	9914      	ldr	r1, [sp, #80]	@ 0x50
 800b030:	3301      	adds	r3, #1
 800b032:	440a      	add	r2, r1
 800b034:	2b02      	cmp	r3, #2
 800b036:	9312      	str	r3, [sp, #72]	@ 0x48
 800b038:	9213      	str	r2, [sp, #76]	@ 0x4c
 800b03a:	f47f af19 	bne.w	800ae70 <svc_process+0x78>
 800b03e:	2000      	movs	r0, #0
 800b040:	b01f      	add	sp, #124	@ 0x7c
 800b042:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b046:	f1bc 0f00 	cmp.w	ip, #0
 800b04a:	f340 81b5 	ble.w	800b3b8 <svc_process+0x5c0>
 800b04e:	9a05      	ldr	r2, [sp, #20]
 800b050:	6879      	ldr	r1, [r7, #4]
 800b052:	2a01      	cmp	r2, #1
 800b054:	bf12      	itee	ne
 800b056:	1d3c      	addne	r4, r7, #4
 800b058:	68b9      	ldreq	r1, [r7, #8]
 800b05a:	f107 0408 	addeq.w	r4, r7, #8
 800b05e:	2b00      	cmp	r3, #0
 800b060:	f77f af31 	ble.w	800aec6 <svc_process+0xce>
 800b064:	f06f 4e00 	mvn.w	lr, #2147483648	@ 0x80000000
 800b068:	f8d7 900c 	ldr.w	r9, [r7, #12]
 800b06c:	f8d7 b010 	ldr.w	fp, [r7, #16]
 800b070:	9807      	ldr	r0, [sp, #28]
 800b072:	f9b7 552a 	ldrsh.w	r5, [r7, #1322]	@ 0x52a
 800b076:	4676      	mov	r6, lr
 800b078:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800b07c:	ebc9 0e0e 	rsb	lr, r9, lr
 800b080:	ebcb 0606 	rsb	r6, fp, r6
 800b084:	2200      	movs	r2, #0
 800b086:	e005      	b.n	800b094 <svc_process+0x29c>
 800b088:	f840 1b04 	str.w	r1, [r0], #4
 800b08c:	4283      	cmp	r3, r0
 800b08e:	f102 0201 	add.w	r2, r2, #1
 800b092:	d014      	beq.n	800b0be <svc_process+0x2c6>
 800b094:	42aa      	cmp	r2, r5
 800b096:	d001      	beq.n	800b09c <svc_process+0x2a4>
 800b098:	2a00      	cmp	r2, #0
 800b09a:	d1f5      	bne.n	800b088 <svc_process+0x290>
 800b09c:	6802      	ldr	r2, [r0, #0]
 800b09e:	428a      	cmp	r2, r1
 800b0a0:	6821      	ldr	r1, [r4, #0]
 800b0a2:	db10      	blt.n	800b0c6 <svc_process+0x2ce>
 800b0a4:	fb59 f111 	smmulr	r1, r9, r1
 800b0a8:	fb5e f212 	smmulr	r2, lr, r2
 800b0ac:	4411      	add	r1, r2
 800b0ae:	0049      	lsls	r1, r1, #1
 800b0b0:	6021      	str	r1, [r4, #0]
 800b0b2:	f840 1b04 	str.w	r1, [r0], #4
 800b0b6:	4283      	cmp	r3, r0
 800b0b8:	f04f 0201 	mov.w	r2, #1
 800b0bc:	d1ea      	bne.n	800b094 <svc_process+0x29c>
 800b0be:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b0c2:	105b      	asrs	r3, r3, #1
 800b0c4:	e6ff      	b.n	800aec6 <svc_process+0xce>
 800b0c6:	fb5b f111 	smmulr	r1, fp, r1
 800b0ca:	fb56 f212 	smmulr	r2, r6, r2
 800b0ce:	4411      	add	r1, r2
 800b0d0:	0049      	lsls	r1, r1, #1
 800b0d2:	e7ed      	b.n	800b0b0 <svc_process+0x2b8>
 800b0d4:	f9b7 1528 	ldrsh.w	r1, [r7, #1320]	@ 0x528
 800b0d8:	2901      	cmp	r1, #1
 800b0da:	f43f af0a 	beq.w	800aef2 <svc_process+0xfa>
 800b0de:	f8d7 152c 	ldr.w	r1, [r7, #1324]	@ 0x52c
 800b0e2:	f8d7 2530 	ldr.w	r2, [r7, #1328]	@ 0x530
 800b0e6:	f9b7 553c 	ldrsh.w	r5, [r7, #1340]	@ 0x53c
 800b0ea:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b0ee:	f8d8 6000 	ldr.w	r6, [r8]
 800b0f2:	1a89      	subs	r1, r1, r2
 800b0f4:	f47f af1b 	bne.w	800af2e <svc_process+0x136>
 800b0f8:	f8d8 0010 	ldr.w	r0, [r8, #16]
 800b0fc:	2801      	cmp	r0, #1
 800b0fe:	f000 8121 	beq.w	800b344 <svc_process+0x54c>
 800b102:	9805      	ldr	r0, [sp, #20]
 800b104:	2801      	cmp	r0, #1
 800b106:	bf05      	ittet	eq
 800b108:	f9b7 6014 	ldrsheq.w	r6, [r7, #20]
 800b10c:	980e      	ldreq	r0, [sp, #56]	@ 0x38
 800b10e:	9e0e      	ldrne	r6, [sp, #56]	@ 0x38
 800b110:	eb00 0646 	addeq.w	r6, r0, r6, lsl #1
 800b114:	2b00      	cmp	r3, #0
 800b116:	f77f af4b 	ble.w	800afb0 <svc_process+0x1b8>
 800b11a:	9808      	ldr	r0, [sp, #32]
 800b11c:	f8dd e010 	ldr.w	lr, [sp, #16]
 800b120:	440a      	add	r2, r1
 800b122:	f1a0 0902 	sub.w	r9, r0, #2
 800b126:	4615      	mov	r5, r2
 800b128:	2400      	movs	r4, #0
 800b12a:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 800b12e:	42a0      	cmp	r0, r4
 800b130:	bfd4      	ite	le
 800b132:	ebae 0040 	suble.w	r0, lr, r0, lsl #1
 800b136:	4630      	movgt	r0, r6
 800b138:	f930 0014 	ldrsh.w	r0, [r0, r4, lsl #1]
 800b13c:	0400      	lsls	r0, r0, #16
 800b13e:	fb50 f015 	smmulr	r0, r0, r5
 800b142:	3401      	adds	r4, #1
 800b144:	429c      	cmp	r4, r3
 800b146:	f340 2055 	sbfx	r0, r0, #9, #22
 800b14a:	440d      	add	r5, r1
 800b14c:	f300 000f 	ssat	r0, #16, r0
 800b150:	f829 0f02 	strh.w	r0, [r9, #2]!
 800b154:	d1e9      	bne.n	800b12a <svc_process+0x332>
 800b156:	3c01      	subs	r4, #1
 800b158:	fb01 2204 	mla	r2, r1, r4, r2
 800b15c:	f8c7 2530 	str.w	r2, [r7, #1328]	@ 0x530
 800b160:	e726      	b.n	800afb0 <svc_process+0x1b8>
 800b162:	2b00      	cmp	r3, #0
 800b164:	f77f aed7 	ble.w	800af16 <svc_process+0x11e>
 800b168:	9c07      	ldr	r4, [sp, #28]
 800b16a:	f8cd c044 	str.w	ip, [sp, #68]	@ 0x44
 800b16e:	2100      	movs	r1, #0
 800b170:	1312      	asrs	r2, r2, #12
 800b172:	eb04 0083 	add.w	r0, r4, r3, lsl #2
 800b176:	1333      	asrs	r3, r6, #12
 800b178:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b17a:	469c      	mov	ip, r3
 800b17c:	f9b7 552a 	ldrsh.w	r5, [r7, #1322]	@ 0x52a
 800b180:	960a      	str	r6, [sp, #40]	@ 0x28
 800b182:	460a      	mov	r2, r1
 800b184:	460b      	mov	r3, r1
 800b186:	e005      	b.n	800b194 <svc_process+0x39c>
 800b188:	440a      	add	r2, r1
 800b18a:	3301      	adds	r3, #1
 800b18c:	f844 2b04 	str.w	r2, [r4], #4
 800b190:	42a0      	cmp	r0, r4
 800b192:	d05e      	beq.n	800b252 <svc_process+0x45a>
 800b194:	42ab      	cmp	r3, r5
 800b196:	d001      	beq.n	800b19c <svc_process+0x3a4>
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d1f5      	bne.n	800b188 <svc_process+0x390>
 800b19c:	6823      	ldr	r3, [r4, #0]
 800b19e:	4edf      	ldr	r6, [pc, #892]	@ (800b51c <svc_process+0x724>)
 800b1a0:	fab3 f983 	clz	r9, r3
 800b1a4:	fa03 f309 	lsl.w	r3, r3, r9
 800b1a8:	171a      	asrs	r2, r3, #28
 800b1aa:	f002 0204 	and.w	r2, r2, #4
 800b1ae:	eb06 0a82 	add.w	sl, r6, r2, lsl #2
 800b1b2:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 800b1b6:	f8da 6004 	ldr.w	r6, [sl, #4]
 800b1ba:	fb33 6b12 	smlawt	fp, r3, r2, r6
 800b1be:	f8da 2008 	ldr.w	r2, [sl, #8]
 800b1c2:	fb33 221b 	smlawt	r2, r3, fp, r2
 800b1c6:	f8da b00c 	ldr.w	fp, [sl, #12]
 800b1ca:	fb33 bb12 	smlawt	fp, r3, r2, fp
 800b1ce:	ea4f 3b6b 	mov.w	fp, fp, asr #13
 800b1d2:	ea4f 4909 	mov.w	r9, r9, lsl #16
 800b1d6:	fa89 f9ab 	qsub	r9, fp, r9
 800b1da:	ebcc 0909 	rsb	r9, ip, r9
 800b1de:	f1b9 0f00 	cmp.w	r9, #0
 800b1e2:	dd43      	ble.n	800b26c <svc_process+0x474>
 800b1e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b1e6:	ebc3 3209 	rsb	r2, r3, r9, lsl #12
 800b1ea:	fb52 f21e 	smmulr	r2, r2, lr
 800b1ee:	12d2      	asrs	r2, r2, #11
 800b1f0:	b3aa      	cbz	r2, 800b25e <svc_process+0x466>
 800b1f2:	4252      	negs	r2, r2
 800b1f4:	4eca      	ldr	r6, [pc, #808]	@ (800b520 <svc_process+0x728>)
 800b1f6:	1353      	asrs	r3, r2, #13
 800b1f8:	f003 0304 	and.w	r3, r3, #4
 800b1fc:	eb06 0983 	add.w	r9, r6, r3, lsl #2
 800b200:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800b204:	f8d9 6004 	ldr.w	r6, [r9, #4]
 800b208:	fb12 6a13 	smlabt	sl, r2, r3, r6
 800b20c:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800b210:	fb12 331a 	smlabt	r3, r2, sl, r3
 800b214:	f8d9 a00c 	ldr.w	sl, [r9, #12]
 800b218:	fb12 a313 	smlabt	r3, r2, r3, sl
 800b21c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b220:	2d01      	cmp	r5, #1
 800b222:	f1ca 0a00 	rsb	sl, sl, #0
 800b226:	f30a 0a05 	ssat	sl, #6, sl
 800b22a:	fa43 f30a 	asr.w	r3, r3, sl
 800b22e:	f303 031e 	ssat	r3, #31, r3
 800b232:	f343 1359 	sbfx	r3, r3, #5, #26
 800b236:	dd16      	ble.n	800b266 <svc_process+0x46e>
 800b238:	f8d7 2550 	ldr.w	r2, [r7, #1360]	@ 0x550
 800b23c:	f8c7 3550 	str.w	r3, [r7, #1360]	@ 0x550
 800b240:	f844 2b04 	str.w	r2, [r4], #4
 800b244:	1a99      	subs	r1, r3, r2
 800b246:	42a0      	cmp	r0, r4
 800b248:	ea4f 1121 	mov.w	r1, r1, asr #4
 800b24c:	f04f 0301 	mov.w	r3, #1
 800b250:	d1a0      	bne.n	800b194 <svc_process+0x39c>
 800b252:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b256:	f8dd c044 	ldr.w	ip, [sp, #68]	@ 0x44
 800b25a:	105b      	asrs	r3, r3, #1
 800b25c:	e65b      	b.n	800af16 <svc_process+0x11e>
 800b25e:	2d01      	cmp	r5, #1
 800b260:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b264:	dce8      	bgt.n	800b238 <svc_process+0x440>
 800b266:	461a      	mov	r2, r3
 800b268:	2301      	movs	r3, #1
 800b26a:	e78f      	b.n	800b18c <svc_process+0x394>
 800b26c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b26e:	ebc3 0909 	rsb	r9, r3, r9
 800b272:	f1b9 0f00 	cmp.w	r9, #0
 800b276:	ddf2      	ble.n	800b25e <svc_process+0x466>
 800b278:	ea4f 3909 	mov.w	r9, r9, lsl #12
 800b27c:	fb59 f919 	smmulr	r9, r9, r9
 800b280:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b282:	fb59 f213 	smmulr	r2, r9, r3
 800b286:	1152      	asrs	r2, r2, #5
 800b288:	e7b2      	b.n	800b1f0 <svc_process+0x3f8>
 800b28a:	2e01      	cmp	r6, #1
 800b28c:	f77f ae5a 	ble.w	800af44 <svc_process+0x14c>
 800b290:	2d01      	cmp	r5, #1
 800b292:	f000 8097 	beq.w	800b3c4 <svc_process+0x5cc>
 800b296:	2e02      	cmp	r6, #2
 800b298:	f47f ae54 	bne.w	800af44 <svc_process+0x14c>
 800b29c:	9805      	ldr	r0, [sp, #20]
 800b29e:	f9b7 b014 	ldrsh.w	fp, [r7, #20]
 800b2a2:	2801      	cmp	r0, #1
 800b2a4:	f000 8294 	beq.w	800b7d0 <svc_process+0x9d8>
 800b2a8:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800b2aa:	eba4 0e8b 	sub.w	lr, r4, fp, lsl #2
 800b2ae:	4684      	mov	ip, r0
 800b2b0:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 800b2b2:	0058      	lsls	r0, r3, #1
 800b2b4:	fb04 f000 	mul.w	r0, r4, r0
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	ea4f 0040 	mov.w	r0, r0, lsl #1
 800b2be:	f77f ae77 	ble.w	800afb0 <svc_process+0x1b8>
 800b2c2:	9e07      	ldr	r6, [sp, #28]
 800b2c4:	9c08      	ldr	r4, [sp, #32]
 800b2c6:	f8cd 8020 	str.w	r8, [sp, #32]
 800b2ca:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b2ce:	440a      	add	r2, r1
 800b2d0:	f1a4 0902 	sub.w	r9, r4, #2
 800b2d4:	2500      	movs	r5, #0
 800b2d6:	469a      	mov	sl, r3
 800b2d8:	46e0      	mov	r8, ip
 800b2da:	e001      	b.n	800b2e0 <svc_process+0x4e8>
 800b2dc:	f9b7 b014 	ldrsh.w	fp, [r7, #20]
 800b2e0:	f856 3b04 	ldr.w	r3, [r6], #4
 800b2e4:	006c      	lsls	r4, r5, #1
 800b2e6:	eb0e 0c85 	add.w	ip, lr, r5, lsl #2
 800b2ea:	ebb4 0f4b 	cmp.w	r4, fp, lsl #1
 800b2ee:	bfb4      	ite	lt
 800b2f0:	f938 4014 	ldrshlt.w	r4, [r8, r4, lsl #1]
 800b2f4:	f93c 4000 	ldrshge.w	r4, [ip, r0]
 800b2f8:	0424      	lsls	r4, r4, #16
 800b2fa:	10a4      	asrs	r4, r4, #2
 800b2fc:	fb54 f313 	smmulr	r3, r4, r3
 800b300:	f8c7 2530 	str.w	r2, [r7, #1328]	@ 0x530
 800b304:	005b      	lsls	r3, r3, #1
 800b306:	fb53 f312 	smmulr	r3, r3, r2
 800b30a:	f9b7 c016 	ldrsh.w	ip, [r7, #22]
 800b30e:	005c      	lsls	r4, r3, #1
 800b310:	45b2      	cmp	sl, r6
 800b312:	f1cc 0308 	rsb	r3, ip, #8
 800b316:	fa44 f303 	asr.w	r3, r4, r3
 800b31a:	f105 0501 	add.w	r5, r5, #1
 800b31e:	f303 030f 	ssat	r3, #16, r3
 800b322:	440a      	add	r2, r1
 800b324:	f829 3f02 	strh.w	r3, [r9, #2]!
 800b328:	d1d8      	bne.n	800b2dc <svc_process+0x4e4>
 800b32a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b32e:	e63f      	b.n	800afb0 <svc_process+0x1b8>
 800b330:	f9b7 0528 	ldrsh.w	r0, [r7, #1320]	@ 0x528
 800b334:	2801      	cmp	r0, #1
 800b336:	f43f ae00 	beq.w	800af3a <svc_process+0x142>
 800b33a:	f8d8 0010 	ldr.w	r0, [r8, #16]
 800b33e:	2801      	cmp	r0, #1
 800b340:	f47f aedf 	bne.w	800b102 <svc_process+0x30a>
 800b344:	2e01      	cmp	r6, #1
 800b346:	f77f aedc 	ble.w	800b102 <svc_process+0x30a>
 800b34a:	2d01      	cmp	r5, #1
 800b34c:	f000 82a4 	beq.w	800b898 <svc_process+0xaa0>
 800b350:	2e02      	cmp	r6, #2
 800b352:	f47f aed6 	bne.w	800b102 <svc_process+0x30a>
 800b356:	9805      	ldr	r0, [sp, #20]
 800b358:	2801      	cmp	r0, #1
 800b35a:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 800b35e:	f000 82e8 	beq.w	800b932 <svc_process+0xb3a>
 800b362:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 800b364:	eba4 0e80 	sub.w	lr, r4, r0, lsl #2
 800b368:	2b00      	cmp	r3, #0
 800b36a:	f77f ae21 	ble.w	800afb0 <svc_process+0x1b8>
 800b36e:	eb01 0c02 	add.w	ip, r1, r2
 800b372:	9a08      	ldr	r2, [sp, #32]
 800b374:	4664      	mov	r4, ip
 800b376:	f1a2 0902 	sub.w	r9, r2, #2
 800b37a:	2200      	movs	r2, #0
 800b37c:	e001      	b.n	800b382 <svc_process+0x58a>
 800b37e:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 800b382:	0055      	lsls	r5, r2, #1
 800b384:	ebb5 0f40 	cmp.w	r5, r0, lsl #1
 800b388:	bfb4      	ite	lt
 800b38a:	f936 0015 	ldrshlt.w	r0, [r6, r5, lsl #1]
 800b38e:	f93e 0015 	ldrshge.w	r0, [lr, r5, lsl #1]
 800b392:	0400      	lsls	r0, r0, #16
 800b394:	fb50 f014 	smmulr	r0, r0, r4
 800b398:	3201      	adds	r2, #1
 800b39a:	429a      	cmp	r2, r3
 800b39c:	f340 2055 	sbfx	r0, r0, #9, #22
 800b3a0:	440c      	add	r4, r1
 800b3a2:	f300 000f 	ssat	r0, #16, r0
 800b3a6:	f829 0f02 	strh.w	r0, [r9, #2]!
 800b3aa:	d1e8      	bne.n	800b37e <svc_process+0x586>
 800b3ac:	3a01      	subs	r2, #1
 800b3ae:	fb01 c202 	mla	r2, r1, r2, ip
 800b3b2:	f8c7 2530 	str.w	r2, [r7, #1328]	@ 0x530
 800b3b6:	e5fb      	b.n	800afb0 <svc_process+0x1b8>
 800b3b8:	f9b7 2528 	ldrsh.w	r2, [r7, #1320]	@ 0x528
 800b3bc:	2a01      	cmp	r2, #1
 800b3be:	f47f ad82 	bne.w	800aec6 <svc_process+0xce>
 800b3c2:	e644      	b.n	800b04e <svc_process+0x256>
 800b3c4:	f9b7 4014 	ldrsh.w	r4, [r7, #20]
 800b3c8:	9d04      	ldr	r5, [sp, #16]
 800b3ca:	fb06 f004 	mul.w	r0, r6, r4
 800b3ce:	2e03      	cmp	r6, #3
 800b3d0:	eba5 0b40 	sub.w	fp, r5, r0, lsl #1
 800b3d4:	f340 808a 	ble.w	800b4ec <svc_process+0x6f4>
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	f77f ade9 	ble.w	800afb0 <svc_process+0x1b8>
 800b3de:	9d07      	ldr	r5, [sp, #28]
 800b3e0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800b3e4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800b3e8:	930a      	str	r3, [sp, #40]	@ 0x28
 800b3ea:	f04f 0900 	mov.w	r9, #0
 800b3ee:	0073      	lsls	r3, r6, #1
 800b3f0:	4698      	mov	r8, r3
 800b3f2:	440a      	add	r2, r1
 800b3f4:	46cc      	mov	ip, r9
 800b3f6:	f8dd e020 	ldr.w	lr, [sp, #32]
 800b3fa:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800b3fe:	910f      	str	r1, [sp, #60]	@ 0x3c
 800b400:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800b404:	465b      	mov	r3, fp
 800b406:	e05c      	b.n	800b4c2 <svc_process+0x6ca>
 800b408:	f9ba 4006 	ldrsh.w	r4, [sl, #6]
 800b40c:	f9ba 0004 	ldrsh.w	r0, [sl, #4]
 800b410:	f9ba 1002 	ldrsh.w	r1, [sl, #2]
 800b414:	f9ba 3000 	ldrsh.w	r3, [sl]
 800b418:	0424      	lsls	r4, r4, #16
 800b41a:	0400      	lsls	r0, r0, #16
 800b41c:	0409      	lsls	r1, r1, #16
 800b41e:	041b      	lsls	r3, r3, #16
 800b420:	10a4      	asrs	r4, r4, #2
 800b422:	fb54 f41b 	smmulr	r4, r4, fp
 800b426:	1080      	asrs	r0, r0, #2
 800b428:	fb50 f01b 	smmulr	r0, r0, fp
 800b42c:	1089      	asrs	r1, r1, #2
 800b42e:	fb51 f11b 	smmulr	r1, r1, fp
 800b432:	109b      	asrs	r3, r3, #2
 800b434:	fb53 f31b 	smmulr	r3, r3, fp
 800b438:	0064      	lsls	r4, r4, #1
 800b43a:	fb54 f412 	smmulr	r4, r4, r2
 800b43e:	0040      	lsls	r0, r0, #1
 800b440:	fb50 f012 	smmulr	r0, r0, r2
 800b444:	0049      	lsls	r1, r1, #1
 800b446:	fb51 f112 	smmulr	r1, r1, r2
 800b44a:	005b      	lsls	r3, r3, #1
 800b44c:	fb53 f312 	smmulr	r3, r3, r2
 800b450:	f9b7 b016 	ldrsh.w	fp, [r7, #22]
 800b454:	0064      	lsls	r4, r4, #1
 800b456:	f1cb 0b08 	rsb	fp, fp, #8
 800b45a:	fa44 f40b 	asr.w	r4, r4, fp
 800b45e:	f304 040f 	ssat	r4, #16, r4
 800b462:	f8ae 4006 	strh.w	r4, [lr, #6]
 800b466:	f9b7 4016 	ldrsh.w	r4, [r7, #22]
 800b46a:	0040      	lsls	r0, r0, #1
 800b46c:	f1c4 0408 	rsb	r4, r4, #8
 800b470:	4120      	asrs	r0, r4
 800b472:	f300 000f 	ssat	r0, #16, r0
 800b476:	f8ae 0004 	strh.w	r0, [lr, #4]
 800b47a:	f9b7 0016 	ldrsh.w	r0, [r7, #22]
 800b47e:	0049      	lsls	r1, r1, #1
 800b480:	f1c0 0008 	rsb	r0, r0, #8
 800b484:	4101      	asrs	r1, r0
 800b486:	f301 010f 	ssat	r1, #16, r1
 800b48a:	f8ae 1002 	strh.w	r1, [lr, #2]
 800b48e:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 800b492:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 800b494:	f1c1 0108 	rsb	r1, r1, #8
 800b498:	005b      	lsls	r3, r3, #1
 800b49a:	410b      	asrs	r3, r1
 800b49c:	9908      	ldr	r1, [sp, #32]
 800b49e:	f303 030f 	ssat	r3, #16, r3
 800b4a2:	f821 301c 	strh.w	r3, [r1, ip, lsl #1]
 800b4a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b4a8:	429d      	cmp	r5, r3
 800b4aa:	4402      	add	r2, r0
 800b4ac:	44c1      	add	r9, r8
 800b4ae:	44c2      	add	sl, r8
 800b4b0:	44c6      	add	lr, r8
 800b4b2:	44b4      	add	ip, r6
 800b4b4:	f000 8166 	beq.w	800b784 <svc_process+0x98c>
 800b4b8:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 800b4bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4be:	fb06 f000 	mul.w	r0, r6, r0
 800b4c2:	4584      	cmp	ip, r0
 800b4c4:	f855 bb04 	ldr.w	fp, [r5], #4
 800b4c8:	f8c7 2530 	str.w	r2, [r7, #1328]	@ 0x530
 800b4cc:	444b      	add	r3, r9
 800b4ce:	db9b      	blt.n	800b408 <svc_process+0x610>
 800b4d0:	f9b3 4006 	ldrsh.w	r4, [r3, #6]
 800b4d4:	f9b3 0004 	ldrsh.w	r0, [r3, #4]
 800b4d8:	f9b3 1002 	ldrsh.w	r1, [r3, #2]
 800b4dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4de:	f933 301c 	ldrsh.w	r3, [r3, ip, lsl #1]
 800b4e2:	0424      	lsls	r4, r4, #16
 800b4e4:	0400      	lsls	r0, r0, #16
 800b4e6:	0409      	lsls	r1, r1, #16
 800b4e8:	041b      	lsls	r3, r3, #16
 800b4ea:	e799      	b.n	800b420 <svc_process+0x628>
 800b4ec:	f040 8179 	bne.w	800b7e2 <svc_process+0x9ea>
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	f77f ad5d 	ble.w	800afb0 <svc_process+0x1b8>
 800b4f6:	9807      	ldr	r0, [sp, #28]
 800b4f8:	f8dd e020 	ldr.w	lr, [sp, #32]
 800b4fc:	f8dd 9038 	ldr.w	r9, [sp, #56]	@ 0x38
 800b500:	f8cd 8020 	str.w	r8, [sp, #32]
 800b504:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800b508:	f04f 0c00 	mov.w	ip, #0
 800b50c:	4682      	mov	sl, r0
 800b50e:	440a      	add	r2, r1
 800b510:	9309      	str	r3, [sp, #36]	@ 0x24
 800b512:	4665      	mov	r5, ip
 800b514:	4676      	mov	r6, lr
 800b516:	4620      	mov	r0, r4
 800b518:	e04d      	b.n	800b5b6 <svc_process+0x7be>
 800b51a:	bf00      	nop
 800b51c:	0800e47c 	.word	0x0800e47c
 800b520:	0800e49c 	.word	0x0800e49c
 800b524:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800b526:	f9b9 4004 	ldrsh.w	r4, [r9, #4]
 800b52a:	f9b9 3002 	ldrsh.w	r3, [r9, #2]
 800b52e:	f930 0015 	ldrsh.w	r0, [r0, r5, lsl #1]
 800b532:	0424      	lsls	r4, r4, #16
 800b534:	041b      	lsls	r3, r3, #16
 800b536:	0400      	lsls	r0, r0, #16
 800b538:	10a4      	asrs	r4, r4, #2
 800b53a:	fb54 f418 	smmulr	r4, r4, r8
 800b53e:	109b      	asrs	r3, r3, #2
 800b540:	fb53 f318 	smmulr	r3, r3, r8
 800b544:	1080      	asrs	r0, r0, #2
 800b546:	fb50 f018 	smmulr	r0, r0, r8
 800b54a:	0064      	lsls	r4, r4, #1
 800b54c:	fb54 f412 	smmulr	r4, r4, r2
 800b550:	005b      	lsls	r3, r3, #1
 800b552:	fb53 f312 	smmulr	r3, r3, r2
 800b556:	0040      	lsls	r0, r0, #1
 800b558:	fb50 f012 	smmulr	r0, r0, r2
 800b55c:	f9b7 8016 	ldrsh.w	r8, [r7, #22]
 800b560:	0064      	lsls	r4, r4, #1
 800b562:	f1c8 0808 	rsb	r8, r8, #8
 800b566:	fa44 f408 	asr.w	r4, r4, r8
 800b56a:	f304 040f 	ssat	r4, #16, r4
 800b56e:	80b4      	strh	r4, [r6, #4]
 800b570:	f9b7 4016 	ldrsh.w	r4, [r7, #22]
 800b574:	005b      	lsls	r3, r3, #1
 800b576:	f1c4 0408 	rsb	r4, r4, #8
 800b57a:	4123      	asrs	r3, r4
 800b57c:	f303 030f 	ssat	r3, #16, r3
 800b580:	8073      	strh	r3, [r6, #2]
 800b582:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800b586:	0040      	lsls	r0, r0, #1
 800b588:	f1c3 0308 	rsb	r3, r3, #8
 800b58c:	fa40 f303 	asr.w	r3, r0, r3
 800b590:	f303 030f 	ssat	r3, #16, r3
 800b594:	f82e 3015 	strh.w	r3, [lr, r5, lsl #1]
 800b598:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b59a:	4553      	cmp	r3, sl
 800b59c:	440a      	add	r2, r1
 800b59e:	f10c 0c06 	add.w	ip, ip, #6
 800b5a2:	f109 0906 	add.w	r9, r9, #6
 800b5a6:	f106 0606 	add.w	r6, r6, #6
 800b5aa:	f105 0503 	add.w	r5, r5, #3
 800b5ae:	f43f aebc 	beq.w	800b32a <svc_process+0x532>
 800b5b2:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 800b5b6:	f85a 8b04 	ldr.w	r8, [sl], #4
 800b5ba:	f8c7 2530 	str.w	r2, [r7, #1328]	@ 0x530
 800b5be:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800b5c2:	4285      	cmp	r5, r0
 800b5c4:	eb0b 030c 	add.w	r3, fp, ip
 800b5c8:	dbac      	blt.n	800b524 <svc_process+0x72c>
 800b5ca:	f9b3 4004 	ldrsh.w	r4, [r3, #4]
 800b5ce:	f93b 0015 	ldrsh.w	r0, [fp, r5, lsl #1]
 800b5d2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800b5d6:	0424      	lsls	r4, r4, #16
 800b5d8:	041b      	lsls	r3, r3, #16
 800b5da:	0400      	lsls	r0, r0, #16
 800b5dc:	e7ac      	b.n	800b538 <svc_process+0x740>
 800b5de:	2b01      	cmp	r3, #1
 800b5e0:	f77f ac4d 	ble.w	800ae7e <svc_process+0x86>
 800b5e4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b5e6:	2a01      	cmp	r2, #1
 800b5e8:	f000 81af 	beq.w	800b94a <svc_process+0xb52>
 800b5ec:	2b02      	cmp	r3, #2
 800b5ee:	f040 8294 	bne.w	800bb1a <svc_process+0xd22>
 800b5f2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	dd12      	ble.n	800b61e <svc_process+0x826>
 800b5f8:	9804      	ldr	r0, [sp, #16]
 800b5fa:	9c1b      	ldr	r4, [sp, #108]	@ 0x6c
 800b5fc:	4603      	mov	r3, r0
 800b5fe:	f1ab 0102 	sub.w	r1, fp, #2
 800b602:	f1a8 0202 	sub.w	r2, r8, #2
 800b606:	1904      	adds	r4, r0, r4
 800b608:	f9b3 0000 	ldrsh.w	r0, [r3]
 800b60c:	f821 0f02 	strh.w	r0, [r1, #2]!
 800b610:	3304      	adds	r3, #4
 800b612:	f933 0c02 	ldrsh.w	r0, [r3, #-2]
 800b616:	f822 0f02 	strh.w	r0, [r2, #2]!
 800b61a:	42a3      	cmp	r3, r4
 800b61c:	d1f4      	bne.n	800b608 <svc_process+0x810>
 800b61e:	f8d7 3530 	ldr.w	r3, [r7, #1328]	@ 0x530
 800b622:	9306      	str	r3, [sp, #24]
 800b624:	f9bd 3048 	ldrsh.w	r3, [sp, #72]	@ 0x48
 800b628:	f8cd 8014 	str.w	r8, [sp, #20]
 800b62c:	9308      	str	r3, [sp, #32]
 800b62e:	46da      	mov	sl, fp
 800b630:	f04f 0900 	mov.w	r9, #0
 800b634:	9d07      	ldr	r5, [sp, #28]
 800b636:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800b63a:	f8cd b03c 	str.w	fp, [sp, #60]	@ 0x3c
 800b63e:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800b640:	e01e      	b.n	800b680 <svc_process+0x888>
 800b642:	463b      	mov	r3, r7
 800b644:	462a      	mov	r2, r5
 800b646:	4629      	mov	r1, r5
 800b648:	f7ff fa2c 	bl	800aaa4 <svc_gain_computer_block.isra.1>
 800b64c:	9b08      	ldr	r3, [sp, #32]
 800b64e:	9302      	str	r3, [sp, #8]
 800b650:	4642      	mov	r2, r8
 800b652:	4653      	mov	r3, sl
 800b654:	4629      	mov	r1, r5
 800b656:	4620      	mov	r0, r4
 800b658:	e88d 0880 	stmia.w	sp, {r7, fp}
 800b65c:	f7fe fea0 	bl	800a3a0 <svc_gain_application_block>
 800b660:	9b06      	ldr	r3, [sp, #24]
 800b662:	f8cd b000 	str.w	fp, [sp]
 800b666:	463a      	mov	r2, r7
 800b668:	4641      	mov	r1, r8
 800b66a:	4620      	mov	r0, r4
 800b66c:	f7ff f958 	bl	800a920 <svc_update_static_block>
 800b670:	6823      	ldr	r3, [r4, #0]
 800b672:	f8dd a014 	ldr.w	sl, [sp, #20]
 800b676:	f109 0901 	add.w	r9, r9, #1
 800b67a:	454b      	cmp	r3, r9
 800b67c:	f340 8085 	ble.w	800b78a <svc_process+0x992>
 800b680:	463b      	mov	r3, r7
 800b682:	4620      	mov	r0, r4
 800b684:	462a      	mov	r2, r5
 800b686:	4651      	mov	r1, sl
 800b688:	f7fe fd62 	bl	800a150 <svc_abs_subs_block>
 800b68c:	f9b7 353a 	ldrsh.w	r3, [r7, #1338]	@ 0x53a
 800b690:	68e0      	ldr	r0, [r4, #12]
 800b692:	2b01      	cmp	r3, #1
 800b694:	fa0f fb89 	sxth.w	fp, r9
 800b698:	d1d3      	bne.n	800b642 <svc_process+0x84a>
 800b69a:	f9b7 3534 	ldrsh.w	r3, [r7, #1332]	@ 0x534
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	dd6a      	ble.n	800b778 <svc_process+0x980>
 800b6a2:	f1bb 0f01 	cmp.w	fp, #1
 800b6a6:	ea4f 0360 	mov.w	r3, r0, asr #1
 800b6aa:	687a      	ldr	r2, [r7, #4]
 800b6ac:	bf0a      	itet	eq
 800b6ae:	68ba      	ldreq	r2, [r7, #8]
 800b6b0:	1d3e      	addne	r6, r7, #4
 800b6b2:	f107 0608 	addeq.w	r6, r7, #8
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	ddc3      	ble.n	800b642 <svc_process+0x84a>
 800b6ba:	6938      	ldr	r0, [r7, #16]
 800b6bc:	900a      	str	r0, [sp, #40]	@ 0x28
 800b6be:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 800b6c2:	68f9      	ldr	r1, [r7, #12]
 800b6c4:	910d      	str	r1, [sp, #52]	@ 0x34
 800b6c6:	4684      	mov	ip, r0
 800b6c8:	eb05 0083 	add.w	r0, r5, r3, lsl #2
 800b6cc:	4663      	mov	r3, ip
 800b6ce:	1a5b      	subs	r3, r3, r1
 800b6d0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b6d4:	f9b7 e52a 	ldrsh.w	lr, [r7, #1322]	@ 0x52a
 800b6d8:	950e      	str	r5, [sp, #56]	@ 0x38
 800b6da:	ebc3 0c0c 	rsb	ip, r3, ip
 800b6de:	4629      	mov	r1, r5
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800b6e4:	940a      	str	r4, [sp, #40]	@ 0x28
 800b6e6:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 800b6e8:	970d      	str	r7, [sp, #52]	@ 0x34
 800b6ea:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 800b6ec:	e005      	b.n	800b6fa <svc_process+0x902>
 800b6ee:	f841 2b04 	str.w	r2, [r1], #4
 800b6f2:	4288      	cmp	r0, r1
 800b6f4:	f103 0301 	add.w	r3, r3, #1
 800b6f8:	d014      	beq.n	800b724 <svc_process+0x92c>
 800b6fa:	4573      	cmp	r3, lr
 800b6fc:	d001      	beq.n	800b702 <svc_process+0x90a>
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d1f5      	bne.n	800b6ee <svc_process+0x8f6>
 800b702:	680b      	ldr	r3, [r1, #0]
 800b704:	4293      	cmp	r3, r2
 800b706:	6832      	ldr	r2, [r6, #0]
 800b708:	db11      	blt.n	800b72e <svc_process+0x936>
 800b70a:	fb54 f212 	smmulr	r2, r4, r2
 800b70e:	fb57 f313 	smmulr	r3, r7, r3
 800b712:	441a      	add	r2, r3
 800b714:	0052      	lsls	r2, r2, #1
 800b716:	6032      	str	r2, [r6, #0]
 800b718:	f841 2b04 	str.w	r2, [r1], #4
 800b71c:	4288      	cmp	r0, r1
 800b71e:	f04f 0301 	mov.w	r3, #1
 800b722:	d1ea      	bne.n	800b6fa <svc_process+0x902>
 800b724:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b726:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 800b728:	9f0d      	ldr	r7, [sp, #52]	@ 0x34
 800b72a:	68e0      	ldr	r0, [r4, #12]
 800b72c:	e789      	b.n	800b642 <svc_process+0x84a>
 800b72e:	fb55 f212 	smmulr	r2, r5, r2
 800b732:	fb5c f313 	smmulr	r3, ip, r3
 800b736:	441a      	add	r2, r3
 800b738:	0052      	lsls	r2, r2, #1
 800b73a:	e7ec      	b.n	800b716 <svc_process+0x91e>
 800b73c:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 800b73e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b740:	2d00      	cmp	r5, #0
 800b742:	441c      	add	r4, r3
 800b744:	f340 8186 	ble.w	800ba54 <svc_process+0xc5c>
 800b748:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b74a:	1f21      	subs	r1, r4, #4
 800b74c:	2300      	movs	r3, #0
 800b74e:	3301      	adds	r3, #1
 800b750:	f852 0b04 	ldr.w	r0, [r2], #4
 800b754:	f841 0f04 	str.w	r0, [r1, #4]!
 800b758:	42ab      	cmp	r3, r5
 800b75a:	d1f8      	bne.n	800b74e <svc_process+0x956>
 800b75c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b75e:	f8dd 8074 	ldr.w	r8, [sp, #116]	@ 0x74
 800b762:	441c      	add	r4, r3
 800b764:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b766:	2b00      	cmp	r3, #0
 800b768:	f43f ac5f 	beq.w	800b02a <svc_process+0x232>
 800b76c:	f9b8 3000 	ldrsh.w	r3, [r8]
 800b770:	8023      	strh	r3, [r4, #0]
 800b772:	f108 0802 	add.w	r8, r8, #2
 800b776:	e458      	b.n	800b02a <svc_process+0x232>
 800b778:	f9b7 3528 	ldrsh.w	r3, [r7, #1320]	@ 0x528
 800b77c:	2b01      	cmp	r3, #1
 800b77e:	f47f af60 	bne.w	800b642 <svc_process+0x84a>
 800b782:	e78e      	b.n	800b6a2 <svc_process+0x8aa>
 800b784:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800b788:	e412      	b.n	800afb0 <svc_process+0x1b8>
 800b78a:	9914      	ldr	r1, [sp, #80]	@ 0x50
 800b78c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b78e:	f8dd b03c 	ldr.w	fp, [sp, #60]	@ 0x3c
 800b792:	fb03 f001 	mul.w	r0, r3, r1
 800b796:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800b798:	689b      	ldr	r3, [r3, #8]
 800b79a:	fb02 f200 	mul.w	r2, r2, r0
 800b79e:	2900      	cmp	r1, #0
 800b7a0:	46d0      	mov	r8, sl
 800b7a2:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 800b7a6:	dd0e      	ble.n	800b7c6 <svc_process+0x9ce>
 800b7a8:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b7aa:	f1ab 0102 	sub.w	r1, fp, #2
 800b7ae:	189d      	adds	r5, r3, r2
 800b7b0:	f1aa 0202 	sub.w	r2, sl, #2
 800b7b4:	f931 4f02 	ldrsh.w	r4, [r1, #2]!
 800b7b8:	801c      	strh	r4, [r3, #0]
 800b7ba:	f932 4f02 	ldrsh.w	r4, [r2, #2]!
 800b7be:	805c      	strh	r4, [r3, #2]
 800b7c0:	3304      	adds	r3, #4
 800b7c2:	429d      	cmp	r5, r3
 800b7c4:	d1f6      	bne.n	800b7b4 <svc_process+0x9bc>
 800b7c6:	9b04      	ldr	r3, [sp, #16]
 800b7c8:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800b7cc:	9304      	str	r3, [sp, #16]
 800b7ce:	e42c      	b.n	800b02a <svc_process+0x232>
 800b7d0:	ea4f 0e8b 	mov.w	lr, fp, lsl #2
 800b7d4:	f1ce 0e02 	rsb	lr, lr, #2
 800b7d8:	f107 002a 	add.w	r0, r7, #42	@ 0x2a
 800b7dc:	44a6      	add	lr, r4
 800b7de:	4684      	mov	ip, r0
 800b7e0:	e566      	b.n	800b2b0 <svc_process+0x4b8>
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	f77f abe4 	ble.w	800afb0 <svc_process+0x1b8>
 800b7e8:	ea4f 0943 	mov.w	r9, r3, lsl #1
 800b7ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b7ee:	9e08      	ldr	r6, [sp, #32]
 800b7f0:	f8dd e038 	ldr.w	lr, [sp, #56]	@ 0x38
 800b7f4:	f8cd 8020 	str.w	r8, [sp, #32]
 800b7f8:	2000      	movs	r0, #0
 800b7fa:	440a      	add	r2, r1
 800b7fc:	4605      	mov	r5, r0
 800b7fe:	f203 7c7c 	addw	ip, r3, #1916	@ 0x77c
 800b802:	e001      	b.n	800b808 <svc_process+0xa10>
 800b804:	f9b7 4014 	ldrsh.w	r4, [r7, #20]
 800b808:	f85c 3f04 	ldr.w	r3, [ip, #4]!
 800b80c:	f8c7 2530 	str.w	r2, [r7, #1328]	@ 0x530
 800b810:	ebb0 0f44 	cmp.w	r0, r4, lsl #1
 800b814:	eb0b 0805 	add.w	r8, fp, r5
 800b818:	eb0e 0a05 	add.w	sl, lr, r5
 800b81c:	bfb5      	itete	lt
 800b81e:	f93e 4010 	ldrshlt.w	r4, [lr, r0, lsl #1]
 800b822:	f93b 4010 	ldrshge.w	r4, [fp, r0, lsl #1]
 800b826:	f9ba 8002 	ldrshlt.w	r8, [sl, #2]
 800b82a:	f9b8 8002 	ldrshge.w	r8, [r8, #2]
 800b82e:	0424      	lsls	r4, r4, #16
 800b830:	ea4f 4808 	mov.w	r8, r8, lsl #16
 800b834:	10a4      	asrs	r4, r4, #2
 800b836:	fb54 f413 	smmulr	r4, r4, r3
 800b83a:	ea4f 08a8 	mov.w	r8, r8, asr #2
 800b83e:	fb58 f313 	smmulr	r3, r8, r3
 800b842:	0064      	lsls	r4, r4, #1
 800b844:	fb54 f412 	smmulr	r4, r4, r2
 800b848:	005b      	lsls	r3, r3, #1
 800b84a:	fb53 f312 	smmulr	r3, r3, r2
 800b84e:	f9b7 8016 	ldrsh.w	r8, [r7, #22]
 800b852:	0064      	lsls	r4, r4, #1
 800b854:	f1c8 0808 	rsb	r8, r8, #8
 800b858:	fa44 f408 	asr.w	r4, r4, r8
 800b85c:	f304 040f 	ssat	r4, #16, r4
 800b860:	f826 4010 	strh.w	r4, [r6, r0, lsl #1]
 800b864:	f9b7 8016 	ldrsh.w	r8, [r7, #22]
 800b868:	1974      	adds	r4, r6, r5
 800b86a:	3002      	adds	r0, #2
 800b86c:	005b      	lsls	r3, r3, #1
 800b86e:	f1c8 0808 	rsb	r8, r8, #8
 800b872:	4581      	cmp	r9, r0
 800b874:	fa43 f308 	asr.w	r3, r3, r8
 800b878:	440a      	add	r2, r1
 800b87a:	f303 030f 	ssat	r3, #16, r3
 800b87e:	f105 0504 	add.w	r5, r5, #4
 800b882:	8063      	strh	r3, [r4, #2]
 800b884:	d1be      	bne.n	800b804 <svc_process+0xa0c>
 800b886:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b88a:	f7ff bb91 	b.w	800afb0 <svc_process+0x1b8>
 800b88e:	f06f 0005 	mvn.w	r0, #5
 800b892:	b01f      	add	sp, #124	@ 0x7c
 800b894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b898:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	fb06 f000 	mul.w	r0, r6, r0
 800b8a2:	ea4f 0c40 	mov.w	ip, r0, lsl #1
 800b8a6:	f77f ab83 	ble.w	800afb0 <svc_process+0x1b8>
 800b8aa:	188a      	adds	r2, r1, r2
 800b8ac:	9c04      	ldr	r4, [sp, #16]
 800b8ae:	9209      	str	r2, [sp, #36]	@ 0x24
 800b8b0:	4615      	mov	r5, r2
 800b8b2:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b8b6:	f8cd 8020 	str.w	r8, [sp, #32]
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	f8dd 8038 	ldr.w	r8, [sp, #56]	@ 0x38
 800b8c0:	ebcc 0c04 	rsb	ip, ip, r4
 800b8c4:	4693      	mov	fp, r2
 800b8c6:	ea4f 0a46 	mov.w	sl, r6, lsl #1
 800b8ca:	eb06 0e02 	add.w	lr, r6, r2
 800b8ce:	464c      	mov	r4, r9
 800b8d0:	e003      	b.n	800b8da <svc_process+0xae2>
 800b8d2:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 800b8d6:	fb06 f000 	mul.w	r0, r6, r0
 800b8da:	4282      	cmp	r2, r0
 800b8dc:	bfb4      	ite	lt
 800b8de:	f938 0012 	ldrshlt.w	r0, [r8, r2, lsl #1]
 800b8e2:	f93c 0012 	ldrshge.w	r0, [ip, r2, lsl #1]
 800b8e6:	0400      	lsls	r0, r0, #16
 800b8e8:	fb50 f015 	smmulr	r0, r0, r5
 800b8ec:	3201      	adds	r2, #1
 800b8ee:	4572      	cmp	r2, lr
 800b8f0:	f340 2055 	sbfx	r0, r0, #9, #22
 800b8f4:	f300 000f 	ssat	r0, #16, r0
 800b8f8:	f824 0b02 	strh.w	r0, [r4], #2
 800b8fc:	d1e9      	bne.n	800b8d2 <svc_process+0xada>
 800b8fe:	f10b 0b01 	add.w	fp, fp, #1
 800b902:	459b      	cmp	fp, r3
 800b904:	440d      	add	r5, r1
 800b906:	44d1      	add	r9, sl
 800b908:	d004      	beq.n	800b914 <svc_process+0xb1c>
 800b90a:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 800b90e:	fb06 f000 	mul.w	r0, r6, r0
 800b912:	e7da      	b.n	800b8ca <svc_process+0xad2>
 800b914:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b916:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b91a:	f10b 32ff 	add.w	r2, fp, #4294967295
 800b91e:	fb01 3202 	mla	r2, r1, r2, r3
 800b922:	f8c7 2530 	str.w	r2, [r7, #1328]	@ 0x530
 800b926:	f7ff bb43 	b.w	800afb0 <svc_process+0x1b8>
 800b92a:	f8dd b054 	ldr.w	fp, [sp, #84]	@ 0x54
 800b92e:	f7ff bb6f 	b.w	800b010 <svc_process+0x218>
 800b932:	ea4f 0e80 	mov.w	lr, r0, lsl #2
 800b936:	f1ce 0e02 	rsb	lr, lr, #2
 800b93a:	44a6      	add	lr, r4
 800b93c:	f107 062a 	add.w	r6, r7, #42	@ 0x2a
 800b940:	e512      	b.n	800b368 <svc_process+0x570>
 800b942:	f04f 30ff 	mov.w	r0, #4294967295
 800b946:	f7ff bb7b 	b.w	800b040 <svc_process+0x248>
 800b94a:	463b      	mov	r3, r7
 800b94c:	9a07      	ldr	r2, [sp, #28]
 800b94e:	9904      	ldr	r1, [sp, #16]
 800b950:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800b952:	f8d7 9530 	ldr.w	r9, [r7, #1328]	@ 0x530
 800b956:	f7fe fbfb 	bl	800a150 <svc_abs_subs_block>
 800b95a:	f9b7 353a 	ldrsh.w	r3, [r7, #1338]	@ 0x53a
 800b95e:	2b01      	cmp	r3, #1
 800b960:	f000 8096 	beq.w	800ba90 <svc_process+0xc98>
 800b964:	687a      	ldr	r2, [r7, #4]
 800b966:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800b968:	9e07      	ldr	r6, [sp, #28]
 800b96a:	60ba      	str	r2, [r7, #8]
 800b96c:	68e8      	ldr	r0, [r5, #12]
 800b96e:	463b      	mov	r3, r7
 800b970:	4632      	mov	r2, r6
 800b972:	4631      	mov	r1, r6
 800b974:	f7ff f896 	bl	800aaa4 <svc_gain_computer_block.isra.1>
 800b978:	2400      	movs	r4, #0
 800b97a:	f9bd 3048 	ldrsh.w	r3, [sp, #72]	@ 0x48
 800b97e:	9302      	str	r3, [sp, #8]
 800b980:	9a04      	ldr	r2, [sp, #16]
 800b982:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b984:	9700      	str	r7, [sp, #0]
 800b986:	4628      	mov	r0, r5
 800b988:	9401      	str	r4, [sp, #4]
 800b98a:	4631      	mov	r1, r6
 800b98c:	f7fe fd08 	bl	800a3a0 <svc_gain_application_block>
 800b990:	462a      	mov	r2, r5
 800b992:	68ed      	ldr	r5, [r5, #12]
 800b994:	6813      	ldr	r3, [r2, #0]
 800b996:	2b01      	cmp	r3, #1
 800b998:	ea4f 0565 	mov.w	r5, r5, asr #1
 800b99c:	f340 80b0 	ble.w	800bb00 <svc_process+0xd08>
 800b9a0:	6913      	ldr	r3, [r2, #16]
 800b9a2:	f8c7 9530 	str.w	r9, [r7, #1328]	@ 0x530
 800b9a6:	2b01      	cmp	r3, #1
 800b9a8:	d01c      	beq.n	800b9e4 <svc_process+0xbec>
 800b9aa:	f9b7 1014 	ldrsh.w	r1, [r7, #20]
 800b9ae:	428d      	cmp	r5, r1
 800b9b0:	f107 0e28 	add.w	lr, r7, #40	@ 0x28
 800b9b4:	da51      	bge.n	800ba5a <svc_process+0xc62>
 800b9b6:	106b      	asrs	r3, r5, #1
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	f340 80b8 	ble.w	800bb2e <svc_process+0xd36>
 800b9be:	9904      	ldr	r1, [sp, #16]
 800b9c0:	009b      	lsls	r3, r3, #2
 800b9c2:	460a      	mov	r2, r1
 800b9c4:	441a      	add	r2, r3
 800b9c6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800b9ca:	f851 4b04 	ldr.w	r4, [r1], #4
 800b9ce:	f840 4f04 	str.w	r4, [r0, #4]!
 800b9d2:	4291      	cmp	r1, r2
 800b9d4:	d1f9      	bne.n	800b9ca <svc_process+0xbd2>
 800b9d6:	449e      	add	lr, r3
 800b9d8:	07e9      	lsls	r1, r5, #31
 800b9da:	d503      	bpl.n	800b9e4 <svc_process+0xbec>
 800b9dc:	f9b2 3000 	ldrsh.w	r3, [r2]
 800b9e0:	f8ae 3000 	strh.w	r3, [lr]
 800b9e4:	f9b7 353e 	ldrsh.w	r3, [r7, #1342]	@ 0x53e
 800b9e8:	b13b      	cbz	r3, 800b9fa <svc_process+0xc02>
 800b9ea:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	2b02      	cmp	r3, #2
 800b9f0:	bf0c      	ite	eq
 800b9f2:	2301      	moveq	r3, #1
 800b9f4:	2300      	movne	r3, #0
 800b9f6:	f8a7 353e 	strh.w	r3, [r7, #1342]	@ 0x53e
 800b9fa:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800b9fc:	9904      	ldr	r1, [sp, #16]
 800b9fe:	2201      	movs	r2, #1
 800ba00:	464b      	mov	r3, r9
 800ba02:	9200      	str	r2, [sp, #0]
 800ba04:	4628      	mov	r0, r5
 800ba06:	463a      	mov	r2, r7
 800ba08:	f7fe ff8a 	bl	800a920 <svc_update_static_block>
 800ba0c:	682b      	ldr	r3, [r5, #0]
 800ba0e:	9c14      	ldr	r4, [sp, #80]	@ 0x50
 800ba10:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800ba12:	f8dd b054 	ldr.w	fp, [sp, #84]	@ 0x54
 800ba16:	6892      	ldr	r2, [r2, #8]
 800ba18:	fb03 f004 	mul.w	r0, r3, r4
 800ba1c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ba1e:	2801      	cmp	r0, #1
 800ba20:	fb03 f100 	mul.w	r1, r3, r0
 800ba24:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800ba28:	dd0b      	ble.n	800ba42 <svc_process+0xc4a>
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	f85b 3b04 	ldr.w	r3, [fp], #4
 800ba30:	f841 3b04 	str.w	r3, [r1], #4
 800ba34:	682b      	ldr	r3, [r5, #0]
 800ba36:	3201      	adds	r2, #1
 800ba38:	fb03 f004 	mul.w	r0, r3, r4
 800ba3c:	ebb2 0f60 	cmp.w	r2, r0, asr #1
 800ba40:	dbf4      	blt.n	800ba2c <svc_process+0xc34>
 800ba42:	07c3      	lsls	r3, r0, #31
 800ba44:	f57f aebf 	bpl.w	800b7c6 <svc_process+0x9ce>
 800ba48:	f9bb 3000 	ldrsh.w	r3, [fp]
 800ba4c:	800b      	strh	r3, [r1, #0]
 800ba4e:	f10b 0b02 	add.w	fp, fp, #2
 800ba52:	e6b8      	b.n	800b7c6 <svc_process+0x9ce>
 800ba54:	f8dd 802c 	ldr.w	r8, [sp, #44]	@ 0x2c
 800ba58:	e684      	b.n	800b764 <svc_process+0x96c>
 800ba5a:	104a      	asrs	r2, r1, #1
 800ba5c:	9804      	ldr	r0, [sp, #16]
 800ba5e:	1a6b      	subs	r3, r5, r1
 800ba60:	2a00      	cmp	r2, #0
 800ba62:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800ba66:	4610      	mov	r0, r2
 800ba68:	dd0b      	ble.n	800ba82 <svc_process+0xc8a>
 800ba6a:	f107 0524 	add.w	r5, r7, #36	@ 0x24
 800ba6e:	461c      	mov	r4, r3
 800ba70:	f854 6b04 	ldr.w	r6, [r4], #4
 800ba74:	f845 6f04 	str.w	r6, [r5, #4]!
 800ba78:	3801      	subs	r0, #1
 800ba7a:	d1f9      	bne.n	800ba70 <svc_process+0xc78>
 800ba7c:	0092      	lsls	r2, r2, #2
 800ba7e:	4496      	add	lr, r2
 800ba80:	4413      	add	r3, r2
 800ba82:	07ca      	lsls	r2, r1, #31
 800ba84:	bf44      	itt	mi
 800ba86:	f9b3 3000 	ldrshmi.w	r3, [r3]
 800ba8a:	f8ae 3000 	strhmi.w	r3, [lr]
 800ba8e:	e7a9      	b.n	800b9e4 <svc_process+0xbec>
 800ba90:	f9b7 3534 	ldrsh.w	r3, [r7, #1332]	@ 0x534
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	dd44      	ble.n	800bb22 <svc_process+0xd2a>
 800ba98:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ba9a:	687a      	ldr	r2, [r7, #4]
 800ba9c:	68db      	ldr	r3, [r3, #12]
 800ba9e:	105b      	asrs	r3, r3, #1
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	f77f af60 	ble.w	800b966 <svc_process+0xb6e>
 800baa6:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 800baaa:	68fd      	ldr	r5, [r7, #12]
 800baac:	693e      	ldr	r6, [r7, #16]
 800baae:	9907      	ldr	r1, [sp, #28]
 800bab0:	f9b7 c52a 	ldrsh.w	ip, [r7, #1322]	@ 0x52a
 800bab4:	4620      	mov	r0, r4
 800bab6:	eb01 0e83 	add.w	lr, r1, r3, lsl #2
 800baba:	1b64      	subs	r4, r4, r5
 800babc:	1b80      	subs	r0, r0, r6
 800babe:	2300      	movs	r3, #0
 800bac0:	e005      	b.n	800bace <svc_process+0xcd6>
 800bac2:	3301      	adds	r3, #1
 800bac4:	f841 2b04 	str.w	r2, [r1], #4
 800bac8:	4571      	cmp	r1, lr
 800baca:	f43f af4b 	beq.w	800b964 <svc_process+0xb6c>
 800bace:	4563      	cmp	r3, ip
 800bad0:	d001      	beq.n	800bad6 <svc_process+0xcde>
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d1f5      	bne.n	800bac2 <svc_process+0xcca>
 800bad6:	f8d1 a000 	ldr.w	sl, [r1]
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	4592      	cmp	sl, r2
 800bade:	db08      	blt.n	800baf2 <svc_process+0xcfa>
 800bae0:	fb55 f313 	smmulr	r3, r5, r3
 800bae4:	fb54 f21a 	smmulr	r2, r4, sl
 800bae8:	441a      	add	r2, r3
 800baea:	0052      	lsls	r2, r2, #1
 800baec:	2301      	movs	r3, #1
 800baee:	607a      	str	r2, [r7, #4]
 800baf0:	e7e8      	b.n	800bac4 <svc_process+0xccc>
 800baf2:	fb56 f313 	smmulr	r3, r6, r3
 800baf6:	fb50 f21a 	smmulr	r2, r0, sl
 800bafa:	441a      	add	r2, r3
 800bafc:	0052      	lsls	r2, r2, #1
 800bafe:	e7f5      	b.n	800baec <svc_process+0xcf4>
 800bb00:	f9b7 3538 	ldrsh.w	r3, [r7, #1336]	@ 0x538
 800bb04:	2b01      	cmp	r3, #1
 800bb06:	bf13      	iteet	ne
 800bb08:	f8d7 352c 	ldrne.w	r3, [r7, #1324]	@ 0x52c
 800bb0c:	f8c7 4530 	streq.w	r4, [r7, #1328]	@ 0x530
 800bb10:	f8c7 452c 	streq.w	r4, [r7, #1324]	@ 0x52c
 800bb14:	f8c7 3530 	strne.w	r3, [r7, #1328]	@ 0x530
 800bb18:	e747      	b.n	800b9aa <svc_process+0xbb2>
 800bb1a:	f06f 0004 	mvn.w	r0, #4
 800bb1e:	f7ff ba8f 	b.w	800b040 <svc_process+0x248>
 800bb22:	f9b7 3528 	ldrsh.w	r3, [r7, #1320]	@ 0x528
 800bb26:	2b01      	cmp	r3, #1
 800bb28:	f47f af1c 	bne.w	800b964 <svc_process+0xb6c>
 800bb2c:	e7b4      	b.n	800ba98 <svc_process+0xca0>
 800bb2e:	9a04      	ldr	r2, [sp, #16]
 800bb30:	e752      	b.n	800b9d8 <svc_process+0xbe0>
 800bb32:	bf00      	nop

0800bb34 <greq_reset>:
 800bb34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb38:	4604      	mov	r4, r0
 800bb3a:	2500      	movs	r5, #0
 800bb3c:	2201      	movs	r2, #1
 800bb3e:	2608      	movs	r6, #8
 800bb40:	6021      	str	r1, [r4, #0]
 800bb42:	f8a4 2204 	strh.w	r2, [r4, #516]	@ 0x204
 800bb46:	f8a4 521a 	strh.w	r5, [r4, #538]	@ 0x21a
 800bb4a:	f8c4 5206 	str.w	r5, [r4, #518]	@ 0x206
 800bb4e:	f8a4 621c 	strh.w	r6, [r4, #540]	@ 0x21c
 800bb52:	4b4d      	ldr	r3, [pc, #308]	@ (800bc88 <greq_reset+0x154>)
 800bb54:	f8c4 520a 	str.w	r5, [r4, #522]	@ 0x20a
 800bb58:	f8c4 520e 	str.w	r5, [r4, #526]	@ 0x20e
 800bb5c:	f8c4 5212 	str.w	r5, [r4, #530]	@ 0x212
 800bb60:	6062      	str	r2, [r4, #4]
 800bb62:	fb33 f305 	smulwb	r3, r3, r5
 800bb66:	4849      	ldr	r0, [pc, #292]	@ (800bc8c <greq_reset+0x158>)
 800bb68:	4949      	ldr	r1, [pc, #292]	@ (800bc90 <greq_reset+0x15c>)
 800bb6a:	f303 031e 	ssat	r3, #31, r3
 800bb6e:	4093      	lsls	r3, r2
 800bb70:	60a3      	str	r3, [r4, #8]
 800bb72:	6162      	str	r2, [r4, #20]
 800bb74:	60e0      	str	r0, [r4, #12]
 800bb76:	6121      	str	r1, [r4, #16]
 800bb78:	4b46      	ldr	r3, [pc, #280]	@ (800bc94 <greq_reset+0x160>)
 800bb7a:	fb33 f305 	smulwb	r3, r3, r5
 800bb7e:	4846      	ldr	r0, [pc, #280]	@ (800bc98 <greq_reset+0x164>)
 800bb80:	4946      	ldr	r1, [pc, #280]	@ (800bc9c <greq_reset+0x168>)
 800bb82:	f303 031e 	ssat	r3, #31, r3
 800bb86:	4093      	lsls	r3, r2
 800bb88:	61a3      	str	r3, [r4, #24]
 800bb8a:	6262      	str	r2, [r4, #36]	@ 0x24
 800bb8c:	61e0      	str	r0, [r4, #28]
 800bb8e:	6221      	str	r1, [r4, #32]
 800bb90:	4b43      	ldr	r3, [pc, #268]	@ (800bca0 <greq_reset+0x16c>)
 800bb92:	fb33 f305 	smulwb	r3, r3, r5
 800bb96:	f1a0 70e8 	sub.w	r0, r0, #30408704	@ 0x1d00000
 800bb9a:	f5a0 30ae 	sub.w	r0, r0, #89088	@ 0x15c00
 800bb9e:	383b      	subs	r0, #59	@ 0x3b
 800bba0:	4940      	ldr	r1, [pc, #256]	@ (800bca4 <greq_reset+0x170>)
 800bba2:	f303 031e 	ssat	r3, #31, r3
 800bba6:	4093      	lsls	r3, r2
 800bba8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bbaa:	6362      	str	r2, [r4, #52]	@ 0x34
 800bbac:	62e0      	str	r0, [r4, #44]	@ 0x2c
 800bbae:	6321      	str	r1, [r4, #48]	@ 0x30
 800bbb0:	4b3d      	ldr	r3, [pc, #244]	@ (800bca8 <greq_reset+0x174>)
 800bbb2:	fb33 f305 	smulwb	r3, r3, r5
 800bbb6:	f1a0 7074 	sub.w	r0, r0, #63963136	@ 0x3d00000
 800bbba:	f5a0 3022 	sub.w	r0, r0, #165888	@ 0x28800
 800bbbe:	3872      	subs	r0, #114	@ 0x72
 800bbc0:	493a      	ldr	r1, [pc, #232]	@ (800bcac <greq_reset+0x178>)
 800bbc2:	f303 031e 	ssat	r3, #31, r3
 800bbc6:	4093      	lsls	r3, r2
 800bbc8:	63a3      	str	r3, [r4, #56]	@ 0x38
 800bbca:	6462      	str	r2, [r4, #68]	@ 0x44
 800bbcc:	63e0      	str	r0, [r4, #60]	@ 0x3c
 800bbce:	6421      	str	r1, [r4, #64]	@ 0x40
 800bbd0:	4b37      	ldr	r3, [pc, #220]	@ (800bcb0 <greq_reset+0x17c>)
 800bbd2:	fb33 f305 	smulwb	r3, r3, r5
 800bbd6:	f1a0 6002 	sub.w	r0, r0, #136314880	@ 0x8200000
 800bbda:	f5a0 2064 	sub.w	r0, r0, #933888	@ 0xe4000
 800bbde:	f6a0 5077 	subw	r0, r0, #3447	@ 0xd77
 800bbe2:	4934      	ldr	r1, [pc, #208]	@ (800bcb4 <greq_reset+0x180>)
 800bbe4:	f303 031e 	ssat	r3, #31, r3
 800bbe8:	4093      	lsls	r3, r2
 800bbea:	64a3      	str	r3, [r4, #72]	@ 0x48
 800bbec:	6562      	str	r2, [r4, #84]	@ 0x54
 800bbee:	64e0      	str	r0, [r4, #76]	@ 0x4c
 800bbf0:	6521      	str	r1, [r4, #80]	@ 0x50
 800bbf2:	4b31      	ldr	r3, [pc, #196]	@ (800bcb8 <greq_reset+0x184>)
 800bbf4:	fb33 f305 	smulwb	r3, r3, r5
 800bbf8:	4930      	ldr	r1, [pc, #192]	@ (800bcbc <greq_reset+0x188>)
 800bbfa:	4a31      	ldr	r2, [pc, #196]	@ (800bcc0 <greq_reset+0x18c>)
 800bbfc:	f303 031e 	ssat	r3, #31, r3
 800bc00:	005b      	lsls	r3, r3, #1
 800bc02:	65a3      	str	r3, [r4, #88]	@ 0x58
 800bc04:	6665      	str	r5, [r4, #100]	@ 0x64
 800bc06:	65e1      	str	r1, [r4, #92]	@ 0x5c
 800bc08:	6622      	str	r2, [r4, #96]	@ 0x60
 800bc0a:	4b2e      	ldr	r3, [pc, #184]	@ (800bcc4 <greq_reset+0x190>)
 800bc0c:	fb33 f305 	smulwb	r3, r3, r5
 800bc10:	f101 5188 	add.w	r1, r1, #285212672	@ 0x11000000
 800bc14:	f501 2161 	add.w	r1, r1, #921600	@ 0xe1000
 800bc18:	f501 61be 	add.w	r1, r1, #1520	@ 0x5f0
 800bc1c:	4a2a      	ldr	r2, [pc, #168]	@ (800bcc8 <greq_reset+0x194>)
 800bc1e:	f303 031e 	ssat	r3, #31, r3
 800bc22:	005b      	lsls	r3, r3, #1
 800bc24:	66a3      	str	r3, [r4, #104]	@ 0x68
 800bc26:	6765      	str	r5, [r4, #116]	@ 0x74
 800bc28:	66e1      	str	r1, [r4, #108]	@ 0x6c
 800bc2a:	6722      	str	r2, [r4, #112]	@ 0x70
 800bc2c:	4b27      	ldr	r3, [pc, #156]	@ (800bccc <greq_reset+0x198>)
 800bc2e:	fb33 f305 	smulwb	r3, r3, r5
 800bc32:	f04f 0880 	mov.w	r8, #128	@ 0x80
 800bc36:	f104 0aa4 	add.w	sl, r4, #164	@ 0xa4
 800bc3a:	f104 0904 	add.w	r9, r4, #4
 800bc3e:	4924      	ldr	r1, [pc, #144]	@ (800bcd0 <greq_reset+0x19c>)
 800bc40:	4a24      	ldr	r2, [pc, #144]	@ (800bcd4 <greq_reset+0x1a0>)
 800bc42:	f303 031e 	ssat	r3, #31, r3
 800bc46:	005b      	lsls	r3, r3, #1
 800bc48:	67a3      	str	r3, [r4, #120]	@ 0x78
 800bc4a:	67e1      	str	r1, [r4, #124]	@ 0x7c
 800bc4c:	f8c4 2080 	str.w	r2, [r4, #128]	@ 0x80
 800bc50:	4629      	mov	r1, r5
 800bc52:	4642      	mov	r2, r8
 800bc54:	f504 77a2 	add.w	r7, r4, #324	@ 0x144
 800bc58:	f8c4 61e4 	str.w	r6, [r4, #484]	@ 0x1e4
 800bc5c:	4650      	mov	r0, sl
 800bc5e:	f8c4 91ec 	str.w	r9, [r4, #492]	@ 0x1ec
 800bc62:	f001 fe83 	bl	800d96c <memset>
 800bc66:	f8c4 a1e8 	str.w	sl, [r4, #488]	@ 0x1e8
 800bc6a:	f8c4 91fc 	str.w	r9, [r4, #508]	@ 0x1fc
 800bc6e:	f8c4 61f4 	str.w	r6, [r4, #500]	@ 0x1f4
 800bc72:	4642      	mov	r2, r8
 800bc74:	4638      	mov	r0, r7
 800bc76:	4629      	mov	r1, r5
 800bc78:	f001 fe78 	bl	800d96c <memset>
 800bc7c:	f8c4 71f8 	str.w	r7, [r4, #504]	@ 0x1f8
 800bc80:	4628      	mov	r0, r5
 800bc82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc86:	bf00      	nop
 800bc88:	006a8861 	.word	0x006a8861
 800bc8c:	7f28253e 	.word	0x7f28253e
 800bc90:	c0d510c2 	.word	0xc0d510c2
 800bc94:	00d6cdc7 	.word	0x00d6cdc7
 800bc98:	7e46f9d4 	.word	0x7e46f9d4
 800bc9c:	c1ad9b8e 	.word	0xc1ad9b8e
 800bca0:	01adff1f 	.word	0x01adff1f
 800bca4:	c35bfe3e 	.word	0xc35bfe3e
 800bca8:	03514ff0 	.word	0x03514ff0
 800bcac:	c6a29fe0 	.word	0xc6a29fe0
 800bcb0:	065a9411 	.word	0x065a9411
 800bcb4:	ccb52822 	.word	0xccb52822
 800bcb8:	0b74bfa5 	.word	0x0b74bfa5
 800bcbc:	5e9216de 	.word	0x5e9216de
 800bcc0:	d6e97f4a 	.word	0xd6e97f4a
 800bcc4:	24594105 	.word	0x24594105
 800bcc8:	c8b28209 	.word	0xc8b28209
 800bccc:	2978f49a 	.word	0x2978f49a
 800bcd0:	ceb82b3b 	.word	0xceb82b3b
 800bcd4:	d2f1e935 	.word	0xd2f1e935

0800bcd8 <greq_setConfig>:
 800bcd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcdc:	f9b1 b21c 	ldrsh.w	fp, [r1, #540]	@ 0x21c
 800bce0:	8802      	ldrh	r2, [r0, #0]
 800bce2:	f9b0 3016 	ldrsh.w	r3, [r0, #22]
 800bce6:	f8a1 321a 	strh.w	r3, [r1, #538]	@ 0x21a
 800bcea:	f1bb 0f05 	cmp.w	fp, #5
 800bcee:	b08d      	sub	sp, #52	@ 0x34
 800bcf0:	f8a1 2204 	strh.w	r2, [r1, #516]	@ 0x204
 800bcf4:	d012      	beq.n	800bd1c <greq_setConfig+0x44>
 800bcf6:	f1bb 0f08 	cmp.w	fp, #8
 800bcfa:	d01b      	beq.n	800bd34 <greq_setConfig+0x5c>
 800bcfc:	f1bb 0f0a 	cmp.w	fp, #10
 800bd00:	f040 8395 	bne.w	800c42e <greq_setConfig+0x756>
 800bd04:	2b06      	cmp	r3, #6
 800bd06:	f200 871c 	bhi.w	800cb42 <greq_setConfig+0xe6a>
 800bd0a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800bd0e:	0386      	.short	0x0386
 800bd10:	001f0384 	.word	0x001f0384
 800bd14:	038c038e 	.word	0x038c038e
 800bd18:	0388038a 	.word	0x0388038a
 800bd1c:	2b06      	cmp	r3, #6
 800bd1e:	f200 8710 	bhi.w	800cb42 <greq_setConfig+0xe6a>
 800bd22:	e8df f013 	tbh	[pc, r3, lsl #1]
 800bd26:	04b4      	.short	0x04b4
 800bd28:	03db04b2 	.word	0x03db04b2
 800bd2c:	04ac04aa 	.word	0x04ac04aa
 800bd30:	04b004ae 	.word	0x04b004ae
 800bd34:	2b06      	cmp	r3, #6
 800bd36:	f200 8704 	bhi.w	800cb42 <greq_setConfig+0xe6a>
 800bd3a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800bd3e:	06fc      	.short	0x06fc
 800bd40:	04d506ff 	.word	0x04d506ff
 800bd44:	06f306f0 	.word	0x06f306f0
 800bd48:	06f906f6 	.word	0x06f906f6
 800bd4c:	4bd7      	ldr	r3, [pc, #860]	@ (800c0ac <greq_setConfig+0x3d4>)
 800bd4e:	f9b3 2000 	ldrsh.w	r2, [r3]
 800bd52:	f102 000c 	add.w	r0, r2, #12
 800bd56:	2818      	cmp	r0, #24
 800bd58:	f200 8372 	bhi.w	800c440 <greq_setConfig+0x768>
 800bd5c:	f8a1 2206 	strh.w	r2, [r1, #518]	@ 0x206
 800bd60:	881a      	ldrh	r2, [r3, #0]
 800bd62:	f8df c3a0 	ldr.w	ip, [pc, #928]	@ 800c104 <greq_setConfig+0x42c>
 800bd66:	f9b3 0002 	ldrsh.w	r0, [r3, #2]
 800bd6a:	320c      	adds	r2, #12
 800bd6c:	b212      	sxth	r2, r2
 800bd6e:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 800bd72:	f100 040c 	add.w	r4, r0, #12
 800bd76:	f8b2 2290 	ldrh.w	r2, [r2, #656]	@ 0x290
 800bd7a:	f5a2 52ff 	sub.w	r2, r2, #8160	@ 0x1fe0
 800bd7e:	3a1f      	subs	r2, #31
 800bd80:	2c18      	cmp	r4, #24
 800bd82:	b212      	sxth	r2, r2
 800bd84:	f200 835c 	bhi.w	800c440 <greq_setConfig+0x768>
 800bd88:	f8a1 0208 	strh.w	r0, [r1, #520]	@ 0x208
 800bd8c:	8858      	ldrh	r0, [r3, #2]
 800bd8e:	f9b3 4004 	ldrsh.w	r4, [r3, #4]
 800bd92:	300c      	adds	r0, #12
 800bd94:	b200      	sxth	r0, r0
 800bd96:	eb0c 0040 	add.w	r0, ip, r0, lsl #1
 800bd9a:	f104 050c 	add.w	r5, r4, #12
 800bd9e:	f8b0 0290 	ldrh.w	r0, [r0, #656]	@ 0x290
 800bda2:	f5a0 50ff 	sub.w	r0, r0, #8160	@ 0x1fe0
 800bda6:	381f      	subs	r0, #31
 800bda8:	2d18      	cmp	r5, #24
 800bdaa:	b200      	sxth	r0, r0
 800bdac:	f200 8348 	bhi.w	800c440 <greq_setConfig+0x768>
 800bdb0:	f8a1 420a 	strh.w	r4, [r1, #522]	@ 0x20a
 800bdb4:	889c      	ldrh	r4, [r3, #4]
 800bdb6:	f9b3 5006 	ldrsh.w	r5, [r3, #6]
 800bdba:	340c      	adds	r4, #12
 800bdbc:	b224      	sxth	r4, r4
 800bdbe:	eb0c 0444 	add.w	r4, ip, r4, lsl #1
 800bdc2:	f105 060c 	add.w	r6, r5, #12
 800bdc6:	f8b4 4290 	ldrh.w	r4, [r4, #656]	@ 0x290
 800bdca:	f5a4 54ff 	sub.w	r4, r4, #8160	@ 0x1fe0
 800bdce:	3c1f      	subs	r4, #31
 800bdd0:	2e18      	cmp	r6, #24
 800bdd2:	b224      	sxth	r4, r4
 800bdd4:	f200 8334 	bhi.w	800c440 <greq_setConfig+0x768>
 800bdd8:	f8a1 520c 	strh.w	r5, [r1, #524]	@ 0x20c
 800bddc:	88dd      	ldrh	r5, [r3, #6]
 800bdde:	f9b3 6008 	ldrsh.w	r6, [r3, #8]
 800bde2:	350c      	adds	r5, #12
 800bde4:	b22d      	sxth	r5, r5
 800bde6:	eb0c 0545 	add.w	r5, ip, r5, lsl #1
 800bdea:	f106 070c 	add.w	r7, r6, #12
 800bdee:	f8b5 5290 	ldrh.w	r5, [r5, #656]	@ 0x290
 800bdf2:	f5a5 55ff 	sub.w	r5, r5, #8160	@ 0x1fe0
 800bdf6:	3d1f      	subs	r5, #31
 800bdf8:	b22d      	sxth	r5, r5
 800bdfa:	2f18      	cmp	r7, #24
 800bdfc:	9500      	str	r5, [sp, #0]
 800bdfe:	f200 831f 	bhi.w	800c440 <greq_setConfig+0x768>
 800be02:	f8a1 620e 	strh.w	r6, [r1, #526]	@ 0x20e
 800be06:	891e      	ldrh	r6, [r3, #8]
 800be08:	f9b3 700a 	ldrsh.w	r7, [r3, #10]
 800be0c:	360c      	adds	r6, #12
 800be0e:	b236      	sxth	r6, r6
 800be10:	eb0c 0646 	add.w	r6, ip, r6, lsl #1
 800be14:	f107 0e0c 	add.w	lr, r7, #12
 800be18:	f8b6 6290 	ldrh.w	r6, [r6, #656]	@ 0x290
 800be1c:	f5a6 56ff 	sub.w	r6, r6, #8160	@ 0x1fe0
 800be20:	3e1f      	subs	r6, #31
 800be22:	b235      	sxth	r5, r6
 800be24:	f1be 0f18 	cmp.w	lr, #24
 800be28:	9501      	str	r5, [sp, #4]
 800be2a:	f200 8309 	bhi.w	800c440 <greq_setConfig+0x768>
 800be2e:	f8a1 7210 	strh.w	r7, [r1, #528]	@ 0x210
 800be32:	895f      	ldrh	r7, [r3, #10]
 800be34:	f9b3 e00c 	ldrsh.w	lr, [r3, #12]
 800be38:	370c      	adds	r7, #12
 800be3a:	b23f      	sxth	r7, r7
 800be3c:	eb0c 0747 	add.w	r7, ip, r7, lsl #1
 800be40:	f10e 080c 	add.w	r8, lr, #12
 800be44:	f8b7 7290 	ldrh.w	r7, [r7, #656]	@ 0x290
 800be48:	f5a7 57ff 	sub.w	r7, r7, #8160	@ 0x1fe0
 800be4c:	3f1f      	subs	r7, #31
 800be4e:	b23d      	sxth	r5, r7
 800be50:	f1b8 0f18 	cmp.w	r8, #24
 800be54:	9502      	str	r5, [sp, #8]
 800be56:	f200 82f3 	bhi.w	800c440 <greq_setConfig+0x768>
 800be5a:	f8a1 e212 	strh.w	lr, [r1, #530]	@ 0x212
 800be5e:	f8b3 e00c 	ldrh.w	lr, [r3, #12]
 800be62:	f9b3 800e 	ldrsh.w	r8, [r3, #14]
 800be66:	f10e 0e0c 	add.w	lr, lr, #12
 800be6a:	fa0f fe8e 	sxth.w	lr, lr
 800be6e:	eb0c 0e4e 	add.w	lr, ip, lr, lsl #1
 800be72:	f108 090c 	add.w	r9, r8, #12
 800be76:	f8be e290 	ldrh.w	lr, [lr, #656]	@ 0x290
 800be7a:	f5ae 5eff 	sub.w	lr, lr, #8160	@ 0x1fe0
 800be7e:	f1ae 0e1f 	sub.w	lr, lr, #31
 800be82:	f1b9 0f18 	cmp.w	r9, #24
 800be86:	fa0f fe8e 	sxth.w	lr, lr
 800be8a:	f200 82d9 	bhi.w	800c440 <greq_setConfig+0x768>
 800be8e:	f8a1 8214 	strh.w	r8, [r1, #532]	@ 0x214
 800be92:	f8b3 800e 	ldrh.w	r8, [r3, #14]
 800be96:	f9b3 9010 	ldrsh.w	r9, [r3, #16]
 800be9a:	f108 080c 	add.w	r8, r8, #12
 800be9e:	fa0f f888 	sxth.w	r8, r8
 800bea2:	eb0c 0848 	add.w	r8, ip, r8, lsl #1
 800bea6:	f109 0a0c 	add.w	sl, r9, #12
 800beaa:	f8b8 8290 	ldrh.w	r8, [r8, #656]	@ 0x290
 800beae:	f5a8 58ff 	sub.w	r8, r8, #8160	@ 0x1fe0
 800beb2:	f1a8 081f 	sub.w	r8, r8, #31
 800beb6:	fa0f f688 	sxth.w	r6, r8
 800beba:	f1ba 0f18 	cmp.w	sl, #24
 800bebe:	9603      	str	r6, [sp, #12]
 800bec0:	f200 82be 	bhi.w	800c440 <greq_setConfig+0x768>
 800bec4:	f8a1 9216 	strh.w	r9, [r1, #534]	@ 0x216
 800bec8:	f8b3 8010 	ldrh.w	r8, [r3, #16]
 800becc:	f9b3 9012 	ldrsh.w	r9, [r3, #18]
 800bed0:	f108 080c 	add.w	r8, r8, #12
 800bed4:	fa0f f888 	sxth.w	r8, r8
 800bed8:	eb0c 0848 	add.w	r8, ip, r8, lsl #1
 800bedc:	f109 0a0c 	add.w	sl, r9, #12
 800bee0:	f8b8 8290 	ldrh.w	r8, [r8, #656]	@ 0x290
 800bee4:	f5a8 58ff 	sub.w	r8, r8, #8160	@ 0x1fe0
 800bee8:	f1a8 081f 	sub.w	r8, r8, #31
 800beec:	fa0f f588 	sxth.w	r5, r8
 800bef0:	f1ba 0f18 	cmp.w	sl, #24
 800bef4:	9504      	str	r5, [sp, #16]
 800bef6:	f200 82a3 	bhi.w	800c440 <greq_setConfig+0x768>
 800befa:	f8a1 9218 	strh.w	r9, [r1, #536]	@ 0x218
 800befe:	f8b3 8012 	ldrh.w	r8, [r3, #18]
 800bf02:	4b6b      	ldr	r3, [pc, #428]	@ (800c0b0 <greq_setConfig+0x3d8>)
 800bf04:	f108 080c 	add.w	r8, r8, #12
 800bf08:	fa0f f888 	sxth.w	r8, r8
 800bf0c:	eb0c 0c48 	add.w	ip, ip, r8, lsl #1
 800bf10:	f8bc c290 	ldrh.w	ip, [ip, #656]	@ 0x290
 800bf14:	f5ac 5cff 	sub.w	ip, ip, #8160	@ 0x1fe0
 800bf18:	f1ac 0c1f 	sub.w	ip, ip, #31
 800bf1c:	fa0f f78c 	sxth.w	r7, ip
 800bf20:	fb33 f302 	smulwb	r3, r3, r2
 800bf24:	f8df c1e0 	ldr.w	ip, [pc, #480]	@ 800c108 <greq_setConfig+0x430>
 800bf28:	fb3c 3300 	smlawb	r3, ip, r0, r3
 800bf2c:	f8df 81dc 	ldr.w	r8, [pc, #476]	@ 800c10c <greq_setConfig+0x434>
 800bf30:	fb38 3304 	smlawb	r3, r8, r4, r3
 800bf34:	4e5f      	ldr	r6, [pc, #380]	@ (800c0b4 <greq_setConfig+0x3dc>)
 800bf36:	9d00      	ldr	r5, [sp, #0]
 800bf38:	fb36 3305 	smlawb	r3, r6, r5, r3
 800bf3c:	4e5e      	ldr	r6, [pc, #376]	@ (800c0b8 <greq_setConfig+0x3e0>)
 800bf3e:	9d01      	ldr	r5, [sp, #4]
 800bf40:	fb36 3305 	smlawb	r3, r6, r5, r3
 800bf44:	4e5d      	ldr	r6, [pc, #372]	@ (800c0bc <greq_setConfig+0x3e4>)
 800bf46:	9d02      	ldr	r5, [sp, #8]
 800bf48:	fb36 3305 	smlawb	r3, r6, r5, r3
 800bf4c:	4e5c      	ldr	r6, [pc, #368]	@ (800c0c0 <greq_setConfig+0x3e8>)
 800bf4e:	fb36 330e 	smlawb	r3, r6, lr, r3
 800bf52:	f46f 653c 	mvn.w	r5, #3008	@ 0xbc0
 800bf56:	9e03      	ldr	r6, [sp, #12]
 800bf58:	fb35 3306 	smlawb	r3, r5, r6, r3
 800bf5c:	f605 15a7 	addw	r5, r5, #2471	@ 0x9a7
 800bf60:	9e04      	ldr	r6, [sp, #16]
 800bf62:	fb35 3306 	smlawb	r3, r5, r6, r3
 800bf66:	f06f 0534 	mvn.w	r5, #52	@ 0x34
 800bf6a:	9705      	str	r7, [sp, #20]
 800bf6c:	fb35 3307 	smlawb	r3, r5, r7, r3
 800bf70:	139b      	asrs	r3, r3, #14
 800bf72:	f303 030f 	ssat	r3, #16, r3
 800bf76:	f8ad 301c 	strh.w	r3, [sp, #28]
 800bf7a:	fb3c fc02 	smulwb	ip, ip, r2
 800bf7e:	4b51      	ldr	r3, [pc, #324]	@ (800c0c4 <greq_setConfig+0x3ec>)
 800bf80:	fb33 c300 	smlawb	r3, r3, r0, ip
 800bf84:	f8df 9188 	ldr.w	r9, [pc, #392]	@ 800c110 <greq_setConfig+0x438>
 800bf88:	fb39 3304 	smlawb	r3, r9, r4, r3
 800bf8c:	f8df c184 	ldr.w	ip, [pc, #388]	@ 800c114 <greq_setConfig+0x43c>
 800bf90:	9f00      	ldr	r7, [sp, #0]
 800bf92:	fb3c 3307 	smlawb	r3, ip, r7, r3
 800bf96:	4d4c      	ldr	r5, [pc, #304]	@ (800c0c8 <greq_setConfig+0x3f0>)
 800bf98:	9f01      	ldr	r7, [sp, #4]
 800bf9a:	fb35 3307 	smlawb	r3, r5, r7, r3
 800bf9e:	4d4b      	ldr	r5, [pc, #300]	@ (800c0cc <greq_setConfig+0x3f4>)
 800bfa0:	9e02      	ldr	r6, [sp, #8]
 800bfa2:	fb35 3306 	smlawb	r3, r5, r6, r3
 800bfa6:	4d4a      	ldr	r5, [pc, #296]	@ (800c0d0 <greq_setConfig+0x3f8>)
 800bfa8:	fb35 330e 	smlawb	r3, r5, lr, r3
 800bfac:	4d49      	ldr	r5, [pc, #292]	@ (800c0d4 <greq_setConfig+0x3fc>)
 800bfae:	9e03      	ldr	r6, [sp, #12]
 800bfb0:	fb35 3306 	smlawb	r3, r5, r6, r3
 800bfb4:	4d48      	ldr	r5, [pc, #288]	@ (800c0d8 <greq_setConfig+0x400>)
 800bfb6:	9e04      	ldr	r6, [sp, #16]
 800bfb8:	fb35 3306 	smlawb	r3, r5, r6, r3
 800bfbc:	f06f 05fb 	mvn.w	r5, #251	@ 0xfb
 800bfc0:	9f05      	ldr	r7, [sp, #20]
 800bfc2:	fb35 3307 	smlawb	r3, r5, r7, r3
 800bfc6:	139b      	asrs	r3, r3, #14
 800bfc8:	f303 030f 	ssat	r3, #16, r3
 800bfcc:	f8ad 301e 	strh.w	r3, [sp, #30]
 800bfd0:	fb38 f802 	smulwb	r8, r8, r2
 800bfd4:	fb39 8900 	smlawb	r9, r9, r0, r8
 800bfd8:	4b40      	ldr	r3, [pc, #256]	@ (800c0dc <greq_setConfig+0x404>)
 800bfda:	fb33 9304 	smlawb	r3, r3, r4, r9
 800bfde:	f8df a138 	ldr.w	sl, [pc, #312]	@ 800c118 <greq_setConfig+0x440>
 800bfe2:	9d00      	ldr	r5, [sp, #0]
 800bfe4:	fb3a 3305 	smlawb	r3, sl, r5, r3
 800bfe8:	f8df 8130 	ldr.w	r8, [pc, #304]	@ 800c11c <greq_setConfig+0x444>
 800bfec:	9d01      	ldr	r5, [sp, #4]
 800bfee:	fb38 3305 	smlawb	r3, r8, r5, r3
 800bff2:	4d3b      	ldr	r5, [pc, #236]	@ (800c0e0 <greq_setConfig+0x408>)
 800bff4:	9f02      	ldr	r7, [sp, #8]
 800bff6:	fb35 3307 	smlawb	r3, r5, r7, r3
 800bffa:	4d3a      	ldr	r5, [pc, #232]	@ (800c0e4 <greq_setConfig+0x40c>)
 800bffc:	fb35 330e 	smlawb	r3, r5, lr, r3
 800c000:	4d39      	ldr	r5, [pc, #228]	@ (800c0e8 <greq_setConfig+0x410>)
 800c002:	9e03      	ldr	r6, [sp, #12]
 800c004:	fb35 3306 	smlawb	r3, r5, r6, r3
 800c008:	4d38      	ldr	r5, [pc, #224]	@ (800c0ec <greq_setConfig+0x414>)
 800c00a:	9e04      	ldr	r6, [sp, #16]
 800c00c:	fb35 3306 	smlawb	r3, r5, r6, r3
 800c010:	4d37      	ldr	r5, [pc, #220]	@ (800c0f0 <greq_setConfig+0x418>)
 800c012:	9f05      	ldr	r7, [sp, #20]
 800c014:	fb35 3307 	smlawb	r3, r5, r7, r3
 800c018:	139b      	asrs	r3, r3, #14
 800c01a:	f303 030f 	ssat	r3, #16, r3
 800c01e:	f8ad 3020 	strh.w	r3, [sp, #32]
 800c022:	4b24      	ldr	r3, [pc, #144]	@ (800c0b4 <greq_setConfig+0x3dc>)
 800c024:	fb33 f302 	smulwb	r3, r3, r2
 800c028:	fb3c 3300 	smlawb	r3, ip, r0, r3
 800c02c:	fb3a 3a04 	smlawb	sl, sl, r4, r3
 800c030:	4b30      	ldr	r3, [pc, #192]	@ (800c0f4 <greq_setConfig+0x41c>)
 800c032:	9e00      	ldr	r6, [sp, #0]
 800c034:	fb33 a306 	smlawb	r3, r3, r6, sl
 800c038:	f8df 90e4 	ldr.w	r9, [pc, #228]	@ 800c120 <greq_setConfig+0x448>
 800c03c:	9d01      	ldr	r5, [sp, #4]
 800c03e:	fb39 3305 	smlawb	r3, r9, r5, r3
 800c042:	f60c 4cfc 	addw	ip, ip, #3324	@ 0xcfc
 800c046:	9e02      	ldr	r6, [sp, #8]
 800c048:	fb3c 3306 	smlawb	r3, ip, r6, r3
 800c04c:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c124 <greq_setConfig+0x44c>
 800c050:	fb3a 330e 	smlawb	r3, sl, lr, r3
 800c054:	4d28      	ldr	r5, [pc, #160]	@ (800c0f8 <greq_setConfig+0x420>)
 800c056:	9e03      	ldr	r6, [sp, #12]
 800c058:	fb35 3306 	smlawb	r3, r5, r6, r3
 800c05c:	4d27      	ldr	r5, [pc, #156]	@ (800c0fc <greq_setConfig+0x424>)
 800c05e:	9f04      	ldr	r7, [sp, #16]
 800c060:	fb35 3307 	smlawb	r3, r5, r7, r3
 800c064:	f46f 55c4 	mvn.w	r5, #6272	@ 0x1880
 800c068:	9f05      	ldr	r7, [sp, #20]
 800c06a:	fb35 3307 	smlawb	r3, r5, r7, r3
 800c06e:	139b      	asrs	r3, r3, #14
 800c070:	f303 030f 	ssat	r3, #16, r3
 800c074:	f8ad 3022 	strh.w	r3, [sp, #34]	@ 0x22
 800c078:	4b0f      	ldr	r3, [pc, #60]	@ (800c0b8 <greq_setConfig+0x3e0>)
 800c07a:	fb33 f302 	smulwb	r3, r3, r2
 800c07e:	4d12      	ldr	r5, [pc, #72]	@ (800c0c8 <greq_setConfig+0x3f0>)
 800c080:	fb35 3300 	smlawb	r3, r5, r0, r3
 800c084:	fb38 3304 	smlawb	r3, r8, r4, r3
 800c088:	9f00      	ldr	r7, [sp, #0]
 800c08a:	fb39 3907 	smlawb	r9, r9, r7, r3
 800c08e:	4b1c      	ldr	r3, [pc, #112]	@ (800c100 <greq_setConfig+0x428>)
 800c090:	9f01      	ldr	r7, [sp, #4]
 800c092:	fb33 9307 	smlawb	r3, r3, r7, r9
 800c096:	f8df 8090 	ldr.w	r8, [pc, #144]	@ 800c128 <greq_setConfig+0x450>
 800c09a:	9d02      	ldr	r5, [sp, #8]
 800c09c:	fb38 3305 	smlawb	r3, r8, r5, r3
 800c0a0:	f8df 9088 	ldr.w	r9, [pc, #136]	@ 800c12c <greq_setConfig+0x454>
 800c0a4:	fb39 330e 	smlawb	r3, r9, lr, r3
 800c0a8:	e042      	b.n	800c130 <greq_setConfig+0x458>
 800c0aa:	bf00      	nop
 800c0ac:	0800ec7c 	.word	0x0800ec7c
 800c0b0:	437f9a53 	.word	0x437f9a53
 800c0b4:	ffd4231b 	.word	0xffd4231b
 800c0b8:	fffb31ce 	.word	0xfffb31ce
 800c0bc:	fffec38a 	.word	0xfffec38a
 800c0c0:	ffffc5a0 	.word	0xffffc5a0
 800c0c4:	46f2fd24 	.word	0x46f2fd24
 800c0c8:	ffd5ad3d 	.word	0xffd5ad3d
 800c0cc:	fffb7949 	.word	0xfffb7949
 800c0d0:	fffed4a0 	.word	0xfffed4a0
 800c0d4:	ffffc9cb 	.word	0xffffc9cb
 800c0d8:	fffff5fd 	.word	0xfffff5fd
 800c0dc:	46d6f35d 	.word	0x46d6f35d
 800c0e0:	ffd58a7c 	.word	0xffd58a7c
 800c0e4:	fffb728a 	.word	0xfffb728a
 800c0e8:	fffedb15 	.word	0xfffedb15
 800c0ec:	ffffced6 	.word	0xffffced6
 800c0f0:	fffffb0c 	.word	0xfffffb0c
 800c0f4:	46d7cb88 	.word	0x46d7cb88
 800c0f8:	fffb7b86 	.word	0xfffb7b86
 800c0fc:	fffefbce 	.word	0xfffefbce
 800c100:	46db82d7 	.word	0x46db82d7
 800c104:	0800ebd4 	.word	0x0800ebd4
 800c108:	f09712df 	.word	0xf09712df
 800c10c:	003cefc6 	.word	0x003cefc6
 800c110:	f0b1f215 	.word	0xf0b1f215
 800c114:	00437c98 	.word	0x00437c98
 800c118:	f0cb65ad 	.word	0xf0cb65ad
 800c11c:	004359bc 	.word	0x004359bc
 800c120:	f0b0e9e9 	.word	0xf0b0e9e9
 800c124:	ffd5f133 	.word	0xffd5f133
 800c128:	f0c3bb91 	.word	0xf0c3bb91
 800c12c:	003e8db9 	.word	0x003e8db9
 800c130:	4dc6      	ldr	r5, [pc, #792]	@ (800c44c <greq_setConfig+0x774>)
 800c132:	fb35 3306 	smlawb	r3, r5, r6, r3
 800c136:	4dc6      	ldr	r5, [pc, #792]	@ (800c450 <greq_setConfig+0x778>)
 800c138:	9e04      	ldr	r6, [sp, #16]
 800c13a:	fb35 3306 	smlawb	r3, r5, r6, r3
 800c13e:	4dc5      	ldr	r5, [pc, #788]	@ (800c454 <greq_setConfig+0x77c>)
 800c140:	9f05      	ldr	r7, [sp, #20]
 800c142:	fb35 3307 	smlawb	r3, r5, r7, r3
 800c146:	139b      	asrs	r3, r3, #14
 800c148:	f303 030f 	ssat	r3, #16, r3
 800c14c:	f8ad 3024 	strh.w	r3, [sp, #36]	@ 0x24
 800c150:	4bc1      	ldr	r3, [pc, #772]	@ (800c458 <greq_setConfig+0x780>)
 800c152:	fb33 f302 	smulwb	r3, r3, r2
 800c156:	4dc1      	ldr	r5, [pc, #772]	@ (800c45c <greq_setConfig+0x784>)
 800c158:	fb35 3300 	smlawb	r3, r5, r0, r3
 800c15c:	4dc0      	ldr	r5, [pc, #768]	@ (800c460 <greq_setConfig+0x788>)
 800c15e:	fb35 3304 	smlawb	r3, r5, r4, r3
 800c162:	9e00      	ldr	r6, [sp, #0]
 800c164:	fb3c 3306 	smlawb	r3, ip, r6, r3
 800c168:	9e01      	ldr	r6, [sp, #4]
 800c16a:	fb38 3806 	smlawb	r8, r8, r6, r3
 800c16e:	4bbd      	ldr	r3, [pc, #756]	@ (800c464 <greq_setConfig+0x78c>)
 800c170:	9f02      	ldr	r7, [sp, #8]
 800c172:	fb33 8307 	smlawb	r3, r3, r7, r8
 800c176:	f8df c348 	ldr.w	ip, [pc, #840]	@ 800c4c0 <greq_setConfig+0x7e8>
 800c17a:	fb3c 330e 	smlawb	r3, ip, lr, r3
 800c17e:	f8df 8344 	ldr.w	r8, [pc, #836]	@ 800c4c4 <greq_setConfig+0x7ec>
 800c182:	9e03      	ldr	r6, [sp, #12]
 800c184:	fb38 3306 	smlawb	r3, r8, r6, r3
 800c188:	4db7      	ldr	r5, [pc, #732]	@ (800c468 <greq_setConfig+0x790>)
 800c18a:	9f04      	ldr	r7, [sp, #16]
 800c18c:	fb35 3307 	smlawb	r3, r5, r7, r3
 800c190:	4db6      	ldr	r5, [pc, #728]	@ (800c46c <greq_setConfig+0x794>)
 800c192:	9f05      	ldr	r7, [sp, #20]
 800c194:	fb35 3307 	smlawb	r3, r5, r7, r3
 800c198:	139b      	asrs	r3, r3, #14
 800c19a:	f303 030f 	ssat	r3, #16, r3
 800c19e:	f8ad 3026 	strh.w	r3, [sp, #38]	@ 0x26
 800c1a2:	4bb3      	ldr	r3, [pc, #716]	@ (800c470 <greq_setConfig+0x798>)
 800c1a4:	fb33 f302 	smulwb	r3, r3, r2
 800c1a8:	4db2      	ldr	r5, [pc, #712]	@ (800c474 <greq_setConfig+0x79c>)
 800c1aa:	fb35 3300 	smlawb	r3, r5, r0, r3
 800c1ae:	4db2      	ldr	r5, [pc, #712]	@ (800c478 <greq_setConfig+0x7a0>)
 800c1b0:	fb35 3304 	smlawb	r3, r5, r4, r3
 800c1b4:	9d00      	ldr	r5, [sp, #0]
 800c1b6:	fb3a 3305 	smlawb	r3, sl, r5, r3
 800c1ba:	9d01      	ldr	r5, [sp, #4]
 800c1bc:	fb39 3305 	smlawb	r3, r9, r5, r3
 800c1c0:	9e02      	ldr	r6, [sp, #8]
 800c1c2:	fb3c 3c06 	smlawb	ip, ip, r6, r3
 800c1c6:	4bad      	ldr	r3, [pc, #692]	@ (800c47c <greq_setConfig+0x7a4>)
 800c1c8:	fb33 c30e 	smlawb	r3, r3, lr, ip
 800c1cc:	f8df a2f8 	ldr.w	sl, [pc, #760]	@ 800c4c8 <greq_setConfig+0x7f0>
 800c1d0:	9e03      	ldr	r6, [sp, #12]
 800c1d2:	fb3a 3306 	smlawb	r3, sl, r6, r3
 800c1d6:	f8df c2f4 	ldr.w	ip, [pc, #756]	@ 800c4cc <greq_setConfig+0x7f4>
 800c1da:	9e04      	ldr	r6, [sp, #16]
 800c1dc:	fb3c 3306 	smlawb	r3, ip, r6, r3
 800c1e0:	f8df 92ec 	ldr.w	r9, [pc, #748]	@ 800c4d0 <greq_setConfig+0x7f8>
 800c1e4:	fb39 3307 	smlawb	r3, r9, r7, r3
 800c1e8:	139b      	asrs	r3, r3, #14
 800c1ea:	f303 030f 	ssat	r3, #16, r3
 800c1ee:	f8ad 3028 	strh.w	r3, [sp, #40]	@ 0x28
 800c1f2:	f46f 633c 	mvn.w	r3, #3008	@ 0xbc0
 800c1f6:	fb33 f302 	smulwb	r3, r3, r2
 800c1fa:	4da1      	ldr	r5, [pc, #644]	@ (800c480 <greq_setConfig+0x7a8>)
 800c1fc:	fb35 3300 	smlawb	r3, r5, r0, r3
 800c200:	4da0      	ldr	r5, [pc, #640]	@ (800c484 <greq_setConfig+0x7ac>)
 800c202:	fb35 3304 	smlawb	r3, r5, r4, r3
 800c206:	4da0      	ldr	r5, [pc, #640]	@ (800c488 <greq_setConfig+0x7b0>)
 800c208:	9f00      	ldr	r7, [sp, #0]
 800c20a:	fb35 3307 	smlawb	r3, r5, r7, r3
 800c20e:	f5a5 150e 	sub.w	r5, r5, #2326528	@ 0x238000
 800c212:	f5a5 654b 	sub.w	r5, r5, #3248	@ 0xcb0
 800c216:	9f01      	ldr	r7, [sp, #4]
 800c218:	fb35 3307 	smlawb	r3, r5, r7, r3
 800c21c:	9d02      	ldr	r5, [sp, #8]
 800c21e:	fb38 3305 	smlawb	r3, r8, r5, r3
 800c222:	fb3a 3a0e 	smlawb	sl, sl, lr, r3
 800c226:	4b99      	ldr	r3, [pc, #612]	@ (800c48c <greq_setConfig+0x7b4>)
 800c228:	9e03      	ldr	r6, [sp, #12]
 800c22a:	fb33 a306 	smlawb	r3, r3, r6, sl
 800c22e:	f8df a2a4 	ldr.w	sl, [pc, #676]	@ 800c4d4 <greq_setConfig+0x7fc>
 800c232:	9f04      	ldr	r7, [sp, #16]
 800c234:	fb3a 3307 	smlawb	r3, sl, r7, r3
 800c238:	f5a8 08ad 	sub.w	r8, r8, #5668864	@ 0x568000
 800c23c:	f6a8 687f 	subw	r8, r8, #3711	@ 0xe7f
 800c240:	9f05      	ldr	r7, [sp, #20]
 800c242:	fb38 3307 	smlawb	r3, r8, r7, r3
 800c246:	139b      	asrs	r3, r3, #14
 800c248:	f303 030f 	ssat	r3, #16, r3
 800c24c:	f8ad 302a 	strh.w	r3, [sp, #42]	@ 0x2a
 800c250:	4b8f      	ldr	r3, [pc, #572]	@ (800c490 <greq_setConfig+0x7b8>)
 800c252:	fb33 f302 	smulwb	r3, r3, r2
 800c256:	4d8f      	ldr	r5, [pc, #572]	@ (800c494 <greq_setConfig+0x7bc>)
 800c258:	fb35 3300 	smlawb	r3, r5, r0, r3
 800c25c:	4d8e      	ldr	r5, [pc, #568]	@ (800c498 <greq_setConfig+0x7c0>)
 800c25e:	fb35 3304 	smlawb	r3, r5, r4, r3
 800c262:	4d8e      	ldr	r5, [pc, #568]	@ (800c49c <greq_setConfig+0x7c4>)
 800c264:	9e00      	ldr	r6, [sp, #0]
 800c266:	fb35 3306 	smlawb	r3, r5, r6, r3
 800c26a:	4d79      	ldr	r5, [pc, #484]	@ (800c450 <greq_setConfig+0x778>)
 800c26c:	9e01      	ldr	r6, [sp, #4]
 800c26e:	fb35 3306 	smlawb	r3, r5, r6, r3
 800c272:	f5a5 15ea 	sub.w	r5, r5, #1916928	@ 0x1d4000
 800c276:	f5a5 55e2 	sub.w	r5, r5, #7232	@ 0x1c40
 800c27a:	9e02      	ldr	r6, [sp, #8]
 800c27c:	fb35 3306 	smlawb	r3, r5, r6, r3
 800c280:	fb3c 330e 	smlawb	r3, ip, lr, r3
 800c284:	9e03      	ldr	r6, [sp, #12]
 800c286:	fb3a 3a06 	smlawb	sl, sl, r6, r3
 800c28a:	4b85      	ldr	r3, [pc, #532]	@ (800c4a0 <greq_setConfig+0x7c8>)
 800c28c:	9e04      	ldr	r6, [sp, #16]
 800c28e:	fb33 a306 	smlawb	r3, r3, r6, sl
 800c292:	f8df c244 	ldr.w	ip, [pc, #580]	@ 800c4d8 <greq_setConfig+0x800>
 800c296:	463d      	mov	r5, r7
 800c298:	fb3c 3307 	smlawb	r3, ip, r7, r3
 800c29c:	139b      	asrs	r3, r3, #14
 800c29e:	f303 030f 	ssat	r3, #16, r3
 800c2a2:	f8ad 302c 	strh.w	r3, [sp, #44]	@ 0x2c
 800c2a6:	f06f 0334 	mvn.w	r3, #52	@ 0x34
 800c2aa:	fb33 f202 	smulwb	r2, r3, r2
 800c2ae:	f06f 03fb 	mvn.w	r3, #251	@ 0xfb
 800c2b2:	fb33 2200 	smlawb	r2, r3, r0, r2
 800c2b6:	f5a3 737e 	sub.w	r3, r3, #1016	@ 0x3f8
 800c2ba:	fb33 2204 	smlawb	r2, r3, r4, r2
 800c2be:	f46f 53c4 	mvn.w	r3, #6272	@ 0x1880
 800c2c2:	9f00      	ldr	r7, [sp, #0]
 800c2c4:	fb33 2207 	smlawb	r2, r3, r7, r2
 800c2c8:	4b62      	ldr	r3, [pc, #392]	@ (800c454 <greq_setConfig+0x77c>)
 800c2ca:	9c01      	ldr	r4, [sp, #4]
 800c2cc:	fb33 2204 	smlawb	r2, r3, r4, r2
 800c2d0:	4b66      	ldr	r3, [pc, #408]	@ (800c46c <greq_setConfig+0x794>)
 800c2d2:	9802      	ldr	r0, [sp, #8]
 800c2d4:	fb33 2200 	smlawb	r2, r3, r0, r2
 800c2d8:	fb39 220e 	smlawb	r2, r9, lr, r2
 800c2dc:	9e03      	ldr	r6, [sp, #12]
 800c2de:	fb38 2206 	smlawb	r2, r8, r6, r2
 800c2e2:	9e04      	ldr	r6, [sp, #16]
 800c2e4:	fb3c 2206 	smlawb	r2, ip, r6, r2
 800c2e8:	4b6e      	ldr	r3, [pc, #440]	@ (800c4a4 <greq_setConfig+0x7cc>)
 800c2ea:	fb33 2205 	smlawb	r2, r3, r5, r2
 800c2ee:	4b6e      	ldr	r3, [pc, #440]	@ (800c4a8 <greq_setConfig+0x7d0>)
 800c2f0:	1392      	asrs	r2, r2, #14
 800c2f2:	f302 020f 	ssat	r2, #16, r2
 800c2f6:	f8ad 202e 	strh.w	r2, [sp, #46]	@ 0x2e
 800c2fa:	685a      	ldr	r2, [r3, #4]
 800c2fc:	f9bd 001c 	ldrsh.w	r0, [sp, #28]
 800c300:	fb32 f200 	smulwb	r2, r2, r0
 800c304:	f302 021e 	ssat	r2, #31, r2
 800c308:	f1bb 0f01 	cmp.w	fp, #1
 800c30c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800c310:	608a      	str	r2, [r1, #8]
 800c312:	f340 8091 	ble.w	800c438 <greq_setConfig+0x760>
 800c316:	695a      	ldr	r2, [r3, #20]
 800c318:	f9bd 001e 	ldrsh.w	r0, [sp, #30]
 800c31c:	fb32 f200 	smulwb	r2, r2, r0
 800c320:	f302 021e 	ssat	r2, #31, r2
 800c324:	f1bb 0f02 	cmp.w	fp, #2
 800c328:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800c32c:	618a      	str	r2, [r1, #24]
 800c32e:	f000 8083 	beq.w	800c438 <greq_setConfig+0x760>
 800c332:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c334:	f9bd 0020 	ldrsh.w	r0, [sp, #32]
 800c338:	fb32 f200 	smulwb	r2, r2, r0
 800c33c:	f302 021e 	ssat	r2, #31, r2
 800c340:	f1bb 0f03 	cmp.w	fp, #3
 800c344:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800c348:	628a      	str	r2, [r1, #40]	@ 0x28
 800c34a:	d075      	beq.n	800c438 <greq_setConfig+0x760>
 800c34c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c34e:	f9bd 0022 	ldrsh.w	r0, [sp, #34]	@ 0x22
 800c352:	fb32 f200 	smulwb	r2, r2, r0
 800c356:	f302 021e 	ssat	r2, #31, r2
 800c35a:	f1bb 0f04 	cmp.w	fp, #4
 800c35e:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800c362:	638a      	str	r2, [r1, #56]	@ 0x38
 800c364:	d068      	beq.n	800c438 <greq_setConfig+0x760>
 800c366:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c368:	f9bd 0024 	ldrsh.w	r0, [sp, #36]	@ 0x24
 800c36c:	fb32 f200 	smulwb	r2, r2, r0
 800c370:	f302 021e 	ssat	r2, #31, r2
 800c374:	f1bb 0f05 	cmp.w	fp, #5
 800c378:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800c37c:	648a      	str	r2, [r1, #72]	@ 0x48
 800c37e:	d05b      	beq.n	800c438 <greq_setConfig+0x760>
 800c380:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c382:	f9bd 0026 	ldrsh.w	r0, [sp, #38]	@ 0x26
 800c386:	fb32 f200 	smulwb	r2, r2, r0
 800c38a:	f302 021e 	ssat	r2, #31, r2
 800c38e:	f1bb 0f06 	cmp.w	fp, #6
 800c392:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800c396:	658a      	str	r2, [r1, #88]	@ 0x58
 800c398:	d04e      	beq.n	800c438 <greq_setConfig+0x760>
 800c39a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800c39c:	f9bd 0028 	ldrsh.w	r0, [sp, #40]	@ 0x28
 800c3a0:	fb32 f200 	smulwb	r2, r2, r0
 800c3a4:	f302 021e 	ssat	r2, #31, r2
 800c3a8:	f1bb 0f07 	cmp.w	fp, #7
 800c3ac:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800c3b0:	668a      	str	r2, [r1, #104]	@ 0x68
 800c3b2:	d041      	beq.n	800c438 <greq_setConfig+0x760>
 800c3b4:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800c3b6:	f9bd 002a 	ldrsh.w	r0, [sp, #42]	@ 0x2a
 800c3ba:	fb32 f200 	smulwb	r2, r2, r0
 800c3be:	f302 021e 	ssat	r2, #31, r2
 800c3c2:	f1bb 0f08 	cmp.w	fp, #8
 800c3c6:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800c3ca:	678a      	str	r2, [r1, #120]	@ 0x78
 800c3cc:	d034      	beq.n	800c438 <greq_setConfig+0x760>
 800c3ce:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800c3d2:	f9bd 002c 	ldrsh.w	r0, [sp, #44]	@ 0x2c
 800c3d6:	fb32 f200 	smulwb	r2, r2, r0
 800c3da:	f302 021e 	ssat	r2, #31, r2
 800c3de:	f1bb 0f09 	cmp.w	fp, #9
 800c3e2:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800c3e6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
 800c3ea:	d025      	beq.n	800c438 <greq_setConfig+0x760>
 800c3ec:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800c3f0:	f9bd 002e 	ldrsh.w	r0, [sp, #46]	@ 0x2e
 800c3f4:	fb32 f200 	smulwb	r2, r2, r0
 800c3f8:	f302 021e 	ssat	r2, #31, r2
 800c3fc:	f1bb 0f0a 	cmp.w	fp, #10
 800c400:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800c404:	f8c1 2098 	str.w	r2, [r1, #152]	@ 0x98
 800c408:	d016      	beq.n	800c438 <greq_setConfig+0x760>
 800c40a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c40e:	f9bd 2030 	ldrsh.w	r2, [sp, #48]	@ 0x30
 800c412:	fb33 f302 	smulwb	r3, r3, r2
 800c416:	4b25      	ldr	r3, [pc, #148]	@ (800c4ac <greq_setConfig+0x7d4>)
 800c418:	e499      	b.n	800bd4e <greq_setConfig+0x76>
 800c41a:	1c83      	adds	r3, r0, #2
 800c41c:	e497      	b.n	800bd4e <greq_setConfig+0x76>
 800c41e:	4b24      	ldr	r3, [pc, #144]	@ (800c4b0 <greq_setConfig+0x7d8>)
 800c420:	e495      	b.n	800bd4e <greq_setConfig+0x76>
 800c422:	4b24      	ldr	r3, [pc, #144]	@ (800c4b4 <greq_setConfig+0x7dc>)
 800c424:	e493      	b.n	800bd4e <greq_setConfig+0x76>
 800c426:	4b24      	ldr	r3, [pc, #144]	@ (800c4b8 <greq_setConfig+0x7e0>)
 800c428:	e491      	b.n	800bd4e <greq_setConfig+0x76>
 800c42a:	4b24      	ldr	r3, [pc, #144]	@ (800c4bc <greq_setConfig+0x7e4>)
 800c42c:	e48f      	b.n	800bd4e <greq_setConfig+0x76>
 800c42e:	f06f 0002 	mvn.w	r0, #2
 800c432:	b00d      	add	sp, #52	@ 0x34
 800c434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c438:	2000      	movs	r0, #0
 800c43a:	b00d      	add	sp, #52	@ 0x34
 800c43c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c440:	f06f 0006 	mvn.w	r0, #6
 800c444:	b00d      	add	sp, #52	@ 0x34
 800c446:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c44a:	bf00      	nop
 800c44c:	ffd7eed6 	.word	0xffd7eed6
 800c450:	fffbc3a6 	.word	0xfffbc3a6
 800c454:	ffff82c9 	.word	0xffff82c9
 800c458:	fffec38a 	.word	0xfffec38a
 800c45c:	fffb7949 	.word	0xfffb7949
 800c460:	ffd58a7c 	.word	0xffd58a7c
 800c464:	46ba1415 	.word	0x46ba1415
 800c468:	ffde6766 	.word	0xffde6766
 800c46c:	fffdb683 	.word	0xfffdb683
 800c470:	ffffc5a0 	.word	0xffffc5a0
 800c474:	fffed4a0 	.word	0xfffed4a0
 800c478:	fffb728a 	.word	0xfffb728a
 800c47c:	464eb3cc 	.word	0x464eb3cc
 800c480:	ffffc9cb 	.word	0xffffc9cb
 800c484:	fffedb15 	.word	0xfffedb15
 800c488:	fffb7b86 	.word	0xfffb7b86
 800c48c:	450d8218 	.word	0x450d8218
 800c490:	fffffde6 	.word	0xfffffde6
 800c494:	fffff5fd 	.word	0xfffff5fd
 800c498:	ffffced6 	.word	0xffffced6
 800c49c:	fffefbce 	.word	0xfffefbce
 800c4a0:	426bfd18 	.word	0x426bfd18
 800c4a4:	405d1eb8 	.word	0x405d1eb8
 800c4a8:	0800edc4 	.word	0x0800edc4
 800c4ac:	0800ec90 	.word	0x0800ec90
 800c4b0:	0800ece0 	.word	0x0800ece0
 800c4b4:	0800eccc 	.word	0x0800eccc
 800c4b8:	0800ecb8 	.word	0x0800ecb8
 800c4bc:	0800eca4 	.word	0x0800eca4
 800c4c0:	f1036186 	.word	0xf1036186
 800c4c4:	002ea293 	.word	0x002ea293
 800c4c8:	f1d127dc 	.word	0xf1d127dc
 800c4cc:	0004cb5a 	.word	0x0004cb5a
 800c4d0:	fff1aba5 	.word	0xfff1aba5
 800c4d4:	f4575a1b 	.word	0xf4575a1b
 800c4d8:	fb31bda4 	.word	0xfb31bda4
 800c4dc:	4a6d      	ldr	r2, [pc, #436]	@ (800c694 <greq_setConfig+0x9bc>)
 800c4de:	f9b2 3000 	ldrsh.w	r3, [r2]
 800c4e2:	f103 000c 	add.w	r0, r3, #12
 800c4e6:	2818      	cmp	r0, #24
 800c4e8:	d8aa      	bhi.n	800c440 <greq_setConfig+0x768>
 800c4ea:	f8a1 3206 	strh.w	r3, [r1, #518]	@ 0x206
 800c4ee:	8810      	ldrh	r0, [r2, #0]
 800c4f0:	4b68      	ldr	r3, [pc, #416]	@ (800c694 <greq_setConfig+0x9bc>)
 800c4f2:	f9b2 4002 	ldrsh.w	r4, [r2, #2]
 800c4f6:	300c      	adds	r0, #12
 800c4f8:	b200      	sxth	r0, r0
 800c4fa:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800c4fe:	f104 050c 	add.w	r5, r4, #12
 800c502:	f8b0 0290 	ldrh.w	r0, [r0, #656]	@ 0x290
 800c506:	f5a0 50ff 	sub.w	r0, r0, #8160	@ 0x1fe0
 800c50a:	381f      	subs	r0, #31
 800c50c:	2d18      	cmp	r5, #24
 800c50e:	b200      	sxth	r0, r0
 800c510:	d896      	bhi.n	800c440 <greq_setConfig+0x768>
 800c512:	f8a1 4208 	strh.w	r4, [r1, #520]	@ 0x208
 800c516:	8854      	ldrh	r4, [r2, #2]
 800c518:	f9b2 5004 	ldrsh.w	r5, [r2, #4]
 800c51c:	340c      	adds	r4, #12
 800c51e:	b224      	sxth	r4, r4
 800c520:	eb03 0444 	add.w	r4, r3, r4, lsl #1
 800c524:	f105 060c 	add.w	r6, r5, #12
 800c528:	f8b4 4290 	ldrh.w	r4, [r4, #656]	@ 0x290
 800c52c:	f5a4 54ff 	sub.w	r4, r4, #8160	@ 0x1fe0
 800c530:	3c1f      	subs	r4, #31
 800c532:	2e18      	cmp	r6, #24
 800c534:	b224      	sxth	r4, r4
 800c536:	d883      	bhi.n	800c440 <greq_setConfig+0x768>
 800c538:	f8a1 520a 	strh.w	r5, [r1, #522]	@ 0x20a
 800c53c:	8895      	ldrh	r5, [r2, #4]
 800c53e:	f9b2 6006 	ldrsh.w	r6, [r2, #6]
 800c542:	350c      	adds	r5, #12
 800c544:	b22d      	sxth	r5, r5
 800c546:	eb03 0545 	add.w	r5, r3, r5, lsl #1
 800c54a:	f106 070c 	add.w	r7, r6, #12
 800c54e:	f8b5 5290 	ldrh.w	r5, [r5, #656]	@ 0x290
 800c552:	f5a5 55ff 	sub.w	r5, r5, #8160	@ 0x1fe0
 800c556:	3d1f      	subs	r5, #31
 800c558:	2f18      	cmp	r7, #24
 800c55a:	b22d      	sxth	r5, r5
 800c55c:	f63f af70 	bhi.w	800c440 <greq_setConfig+0x768>
 800c560:	f8a1 620c 	strh.w	r6, [r1, #524]	@ 0x20c
 800c564:	88d6      	ldrh	r6, [r2, #6]
 800c566:	f9b2 7008 	ldrsh.w	r7, [r2, #8]
 800c56a:	360c      	adds	r6, #12
 800c56c:	b236      	sxth	r6, r6
 800c56e:	eb03 0646 	add.w	r6, r3, r6, lsl #1
 800c572:	f107 0e0c 	add.w	lr, r7, #12
 800c576:	f8b6 6290 	ldrh.w	r6, [r6, #656]	@ 0x290
 800c57a:	f5a6 56ff 	sub.w	r6, r6, #8160	@ 0x1fe0
 800c57e:	3e1f      	subs	r6, #31
 800c580:	f1be 0f18 	cmp.w	lr, #24
 800c584:	b236      	sxth	r6, r6
 800c586:	f63f af5b 	bhi.w	800c440 <greq_setConfig+0x768>
 800c58a:	f8a1 720e 	strh.w	r7, [r1, #526]	@ 0x20e
 800c58e:	8917      	ldrh	r7, [r2, #8]
 800c590:	4a41      	ldr	r2, [pc, #260]	@ (800c698 <greq_setConfig+0x9c0>)
 800c592:	370c      	adds	r7, #12
 800c594:	b23f      	sxth	r7, r7
 800c596:	eb03 0747 	add.w	r7, r3, r7, lsl #1
 800c59a:	f8b7 7290 	ldrh.w	r7, [r7, #656]	@ 0x290
 800c59e:	f5a7 57ff 	sub.w	r7, r7, #8160	@ 0x1fe0
 800c5a2:	3f1f      	subs	r7, #31
 800c5a4:	b23f      	sxth	r7, r7
 800c5a6:	9700      	str	r7, [sp, #0]
 800c5a8:	fb32 f200 	smulwb	r2, r2, r0
 800c5ac:	f8df e118 	ldr.w	lr, [pc, #280]	@ 800c6c8 <greq_setConfig+0x9f0>
 800c5b0:	fb3e 2204 	smlawb	r2, lr, r4, r2
 800c5b4:	4f39      	ldr	r7, [pc, #228]	@ (800c69c <greq_setConfig+0x9c4>)
 800c5b6:	fb37 2205 	smlawb	r2, r7, r5, r2
 800c5ba:	f8df 9110 	ldr.w	r9, [pc, #272]	@ 800c6cc <greq_setConfig+0x9f4>
 800c5be:	fb39 2206 	smlawb	r2, r9, r6, r2
 800c5c2:	f8df c10c 	ldr.w	ip, [pc, #268]	@ 800c6d0 <greq_setConfig+0x9f8>
 800c5c6:	9f00      	ldr	r7, [sp, #0]
 800c5c8:	fb3c 2207 	smlawb	r2, ip, r7, r2
 800c5cc:	1392      	asrs	r2, r2, #14
 800c5ce:	f302 020f 	ssat	r2, #16, r2
 800c5d2:	f8ad 201c 	strh.w	r2, [sp, #28]
 800c5d6:	fb3e fe00 	smulwb	lr, lr, r0
 800c5da:	4a31      	ldr	r2, [pc, #196]	@ (800c6a0 <greq_setConfig+0x9c8>)
 800c5dc:	fb32 e204 	smlawb	r2, r2, r4, lr
 800c5e0:	f8df a0f0 	ldr.w	sl, [pc, #240]	@ 800c6d4 <greq_setConfig+0x9fc>
 800c5e4:	fb3a 2205 	smlawb	r2, sl, r5, r2
 800c5e8:	f8df 80ec 	ldr.w	r8, [pc, #236]	@ 800c6d8 <greq_setConfig+0xa00>
 800c5ec:	fb38 2206 	smlawb	r2, r8, r6, r2
 800c5f0:	f8df e0e8 	ldr.w	lr, [pc, #232]	@ 800c6dc <greq_setConfig+0xa04>
 800c5f4:	fb3e 2207 	smlawb	r2, lr, r7, r2
 800c5f8:	1392      	asrs	r2, r2, #14
 800c5fa:	f302 020f 	ssat	r2, #16, r2
 800c5fe:	f8ad 201e 	strh.w	r2, [sp, #30]
 800c602:	4a26      	ldr	r2, [pc, #152]	@ (800c69c <greq_setConfig+0x9c4>)
 800c604:	fb32 f200 	smulwb	r2, r2, r0
 800c608:	fb3a 2a04 	smlawb	sl, sl, r4, r2
 800c60c:	4a25      	ldr	r2, [pc, #148]	@ (800c6a4 <greq_setConfig+0x9cc>)
 800c60e:	fb32 a205 	smlawb	r2, r2, r5, sl
 800c612:	4f25      	ldr	r7, [pc, #148]	@ (800c6a8 <greq_setConfig+0x9d0>)
 800c614:	fb37 2206 	smlawb	r2, r7, r6, r2
 800c618:	f8df a0c4 	ldr.w	sl, [pc, #196]	@ 800c6e0 <greq_setConfig+0xa08>
 800c61c:	9f00      	ldr	r7, [sp, #0]
 800c61e:	fb3a 2207 	smlawb	r2, sl, r7, r2
 800c622:	1392      	asrs	r2, r2, #14
 800c624:	f302 020f 	ssat	r2, #16, r2
 800c628:	f8ad 2020 	strh.w	r2, [sp, #32]
 800c62c:	fb39 f200 	smulwb	r2, r9, r0
 800c630:	fb38 2204 	smlawb	r2, r8, r4, r2
 800c634:	4f1c      	ldr	r7, [pc, #112]	@ (800c6a8 <greq_setConfig+0x9d0>)
 800c636:	fb37 2805 	smlawb	r8, r7, r5, r2
 800c63a:	4a1c      	ldr	r2, [pc, #112]	@ (800c6ac <greq_setConfig+0x9d4>)
 800c63c:	fb32 8206 	smlawb	r2, r2, r6, r8
 800c640:	f8df 80a0 	ldr.w	r8, [pc, #160]	@ 800c6e4 <greq_setConfig+0xa0c>
 800c644:	9f00      	ldr	r7, [sp, #0]
 800c646:	fb38 2207 	smlawb	r2, r8, r7, r2
 800c64a:	1392      	asrs	r2, r2, #14
 800c64c:	f302 020f 	ssat	r2, #16, r2
 800c650:	f8ad 2022 	strh.w	r2, [sp, #34]	@ 0x22
 800c654:	fb3c f200 	smulwb	r2, ip, r0
 800c658:	fb3e 2204 	smlawb	r2, lr, r4, r2
 800c65c:	fb3a 2205 	smlawb	r2, sl, r5, r2
 800c660:	fb38 2606 	smlawb	r6, r8, r6, r2
 800c664:	4a12      	ldr	r2, [pc, #72]	@ (800c6b0 <greq_setConfig+0x9d8>)
 800c666:	fb32 6207 	smlawb	r2, r2, r7, r6
 800c66a:	1392      	asrs	r2, r2, #14
 800c66c:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 800c670:	f302 020f 	ssat	r2, #16, r2
 800c674:	f8ad 2024 	strh.w	r2, [sp, #36]	@ 0x24
 800c678:	e63f      	b.n	800c2fa <greq_setConfig+0x622>
 800c67a:	4a0e      	ldr	r2, [pc, #56]	@ (800c6b4 <greq_setConfig+0x9dc>)
 800c67c:	e72f      	b.n	800c4de <greq_setConfig+0x806>
 800c67e:	4a0e      	ldr	r2, [pc, #56]	@ (800c6b8 <greq_setConfig+0x9e0>)
 800c680:	e72d      	b.n	800c4de <greq_setConfig+0x806>
 800c682:	4a0e      	ldr	r2, [pc, #56]	@ (800c6bc <greq_setConfig+0x9e4>)
 800c684:	e72b      	b.n	800c4de <greq_setConfig+0x806>
 800c686:	4a0e      	ldr	r2, [pc, #56]	@ (800c6c0 <greq_setConfig+0x9e8>)
 800c688:	e729      	b.n	800c4de <greq_setConfig+0x806>
 800c68a:	4a0e      	ldr	r2, [pc, #56]	@ (800c6c4 <greq_setConfig+0x9ec>)
 800c68c:	e727      	b.n	800c4de <greq_setConfig+0x806>
 800c68e:	1c82      	adds	r2, r0, #2
 800c690:	e725      	b.n	800c4de <greq_setConfig+0x806>
 800c692:	bf00      	nop
 800c694:	0800ebd4 	.word	0x0800ebd4
 800c698:	445cfbe7 	.word	0x445cfbe7
 800c69c:	02ba502b 	.word	0x02ba502b
 800c6a0:	48f4f3d7 	.word	0x48f4f3d7
 800c6a4:	48a24f34 	.word	0x48a24f34
 800c6a8:	eec5cc42 	.word	0xeec5cc42
 800c6ac:	459bc20d 	.word	0x459bc20d
 800c6b0:	41835efa 	.word	0x41835efa
 800c6b4:	0800ebec 	.word	0x0800ebec
 800c6b8:	0800ebf8 	.word	0x0800ebf8
 800c6bc:	0800ec04 	.word	0x0800ec04
 800c6c0:	0800ec10 	.word	0x0800ec10
 800c6c4:	0800ebe0 	.word	0x0800ebe0
 800c6c8:	ee403792 	.word	0xee403792
 800c6cc:	ff9e0573 	.word	0xff9e0573
 800c6d0:	00088ef1 	.word	0x00088ef1
 800c6d4:	ed9dcf5e 	.word	0xed9dcf5e
 800c6d8:	02a8d0af 	.word	0x02a8d0af
 800c6dc:	ffc47dda 	.word	0xffc47dda
 800c6e0:	018cef2e 	.word	0x018cef2e
 800c6e4:	f5c8f3bc 	.word	0xf5c8f3bc
 800c6e8:	f8df e3bc 	ldr.w	lr, [pc, #956]	@ 800caa8 <greq_setConfig+0xdd0>
 800c6ec:	f9be 3000 	ldrsh.w	r3, [lr]
 800c6f0:	f103 020c 	add.w	r2, r3, #12
 800c6f4:	2a18      	cmp	r2, #24
 800c6f6:	f63f aea3 	bhi.w	800c440 <greq_setConfig+0x768>
 800c6fa:	f8a1 3206 	strh.w	r3, [r1, #518]	@ 0x206
 800c6fe:	f8be 2000 	ldrh.w	r2, [lr]
 800c702:	4bde      	ldr	r3, [pc, #888]	@ (800ca7c <greq_setConfig+0xda4>)
 800c704:	f9be 0002 	ldrsh.w	r0, [lr, #2]
 800c708:	320c      	adds	r2, #12
 800c70a:	b212      	sxth	r2, r2
 800c70c:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800c710:	f100 040c 	add.w	r4, r0, #12
 800c714:	f8b2 2290 	ldrh.w	r2, [r2, #656]	@ 0x290
 800c718:	f5a2 52ff 	sub.w	r2, r2, #8160	@ 0x1fe0
 800c71c:	3a1f      	subs	r2, #31
 800c71e:	2c18      	cmp	r4, #24
 800c720:	b212      	sxth	r2, r2
 800c722:	f63f ae8d 	bhi.w	800c440 <greq_setConfig+0x768>
 800c726:	f8a1 0208 	strh.w	r0, [r1, #520]	@ 0x208
 800c72a:	f8be 0002 	ldrh.w	r0, [lr, #2]
 800c72e:	f9be 4004 	ldrsh.w	r4, [lr, #4]
 800c732:	300c      	adds	r0, #12
 800c734:	b200      	sxth	r0, r0
 800c736:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800c73a:	f104 050c 	add.w	r5, r4, #12
 800c73e:	f8b0 0290 	ldrh.w	r0, [r0, #656]	@ 0x290
 800c742:	f5a0 50ff 	sub.w	r0, r0, #8160	@ 0x1fe0
 800c746:	381f      	subs	r0, #31
 800c748:	2d18      	cmp	r5, #24
 800c74a:	b200      	sxth	r0, r0
 800c74c:	f63f ae78 	bhi.w	800c440 <greq_setConfig+0x768>
 800c750:	f8a1 420a 	strh.w	r4, [r1, #522]	@ 0x20a
 800c754:	f8be 4004 	ldrh.w	r4, [lr, #4]
 800c758:	f9be 5006 	ldrsh.w	r5, [lr, #6]
 800c75c:	340c      	adds	r4, #12
 800c75e:	b224      	sxth	r4, r4
 800c760:	eb03 0444 	add.w	r4, r3, r4, lsl #1
 800c764:	f105 060c 	add.w	r6, r5, #12
 800c768:	f8b4 4290 	ldrh.w	r4, [r4, #656]	@ 0x290
 800c76c:	f5a4 54ff 	sub.w	r4, r4, #8160	@ 0x1fe0
 800c770:	3c1f      	subs	r4, #31
 800c772:	2e18      	cmp	r6, #24
 800c774:	b224      	sxth	r4, r4
 800c776:	f63f ae63 	bhi.w	800c440 <greq_setConfig+0x768>
 800c77a:	f8a1 520c 	strh.w	r5, [r1, #524]	@ 0x20c
 800c77e:	f8be 5006 	ldrh.w	r5, [lr, #6]
 800c782:	f9be 6008 	ldrsh.w	r6, [lr, #8]
 800c786:	350c      	adds	r5, #12
 800c788:	b22d      	sxth	r5, r5
 800c78a:	eb03 0545 	add.w	r5, r3, r5, lsl #1
 800c78e:	f106 070c 	add.w	r7, r6, #12
 800c792:	f8b5 5290 	ldrh.w	r5, [r5, #656]	@ 0x290
 800c796:	f5a5 55ff 	sub.w	r5, r5, #8160	@ 0x1fe0
 800c79a:	3d1f      	subs	r5, #31
 800c79c:	2f18      	cmp	r7, #24
 800c79e:	b22d      	sxth	r5, r5
 800c7a0:	f63f ae4e 	bhi.w	800c440 <greq_setConfig+0x768>
 800c7a4:	f8a1 620e 	strh.w	r6, [r1, #526]	@ 0x20e
 800c7a8:	f8be 6008 	ldrh.w	r6, [lr, #8]
 800c7ac:	f9be 700a 	ldrsh.w	r7, [lr, #10]
 800c7b0:	360c      	adds	r6, #12
 800c7b2:	b236      	sxth	r6, r6
 800c7b4:	eb03 0646 	add.w	r6, r3, r6, lsl #1
 800c7b8:	f107 0c0c 	add.w	ip, r7, #12
 800c7bc:	f8b6 6290 	ldrh.w	r6, [r6, #656]	@ 0x290
 800c7c0:	f5a6 56ff 	sub.w	r6, r6, #8160	@ 0x1fe0
 800c7c4:	3e1f      	subs	r6, #31
 800c7c6:	b233      	sxth	r3, r6
 800c7c8:	f1bc 0f18 	cmp.w	ip, #24
 800c7cc:	9300      	str	r3, [sp, #0]
 800c7ce:	f63f ae37 	bhi.w	800c440 <greq_setConfig+0x768>
 800c7d2:	f8a1 7210 	strh.w	r7, [r1, #528]	@ 0x210
 800c7d6:	f8be 700a 	ldrh.w	r7, [lr, #10]
 800c7da:	4ba8      	ldr	r3, [pc, #672]	@ (800ca7c <greq_setConfig+0xda4>)
 800c7dc:	f9be c00c 	ldrsh.w	ip, [lr, #12]
 800c7e0:	370c      	adds	r7, #12
 800c7e2:	b23f      	sxth	r7, r7
 800c7e4:	eb03 0747 	add.w	r7, r3, r7, lsl #1
 800c7e8:	f10c 080c 	add.w	r8, ip, #12
 800c7ec:	f8b7 7290 	ldrh.w	r7, [r7, #656]	@ 0x290
 800c7f0:	f5a7 57ff 	sub.w	r7, r7, #8160	@ 0x1fe0
 800c7f4:	3f1f      	subs	r7, #31
 800c7f6:	b23b      	sxth	r3, r7
 800c7f8:	f1b8 0f18 	cmp.w	r8, #24
 800c7fc:	9303      	str	r3, [sp, #12]
 800c7fe:	f63f ae1f 	bhi.w	800c440 <greq_setConfig+0x768>
 800c802:	f8a1 c212 	strh.w	ip, [r1, #530]	@ 0x212
 800c806:	f8be c00c 	ldrh.w	ip, [lr, #12]
 800c80a:	4b9c      	ldr	r3, [pc, #624]	@ (800ca7c <greq_setConfig+0xda4>)
 800c80c:	f9be 800e 	ldrsh.w	r8, [lr, #14]
 800c810:	f10c 0c0c 	add.w	ip, ip, #12
 800c814:	fa0f fc8c 	sxth.w	ip, ip
 800c818:	eb03 0c4c 	add.w	ip, r3, ip, lsl #1
 800c81c:	f108 090c 	add.w	r9, r8, #12
 800c820:	f8bc c290 	ldrh.w	ip, [ip, #656]	@ 0x290
 800c824:	f5ac 5cff 	sub.w	ip, ip, #8160	@ 0x1fe0
 800c828:	f1ac 0c1f 	sub.w	ip, ip, #31
 800c82c:	fa0f f38c 	sxth.w	r3, ip
 800c830:	f1b9 0f18 	cmp.w	r9, #24
 800c834:	9301      	str	r3, [sp, #4]
 800c836:	f63f ae03 	bhi.w	800c440 <greq_setConfig+0x768>
 800c83a:	f8a1 8214 	strh.w	r8, [r1, #532]	@ 0x214
 800c83e:	f8be e00e 	ldrh.w	lr, [lr, #14]
 800c842:	4b8e      	ldr	r3, [pc, #568]	@ (800ca7c <greq_setConfig+0xda4>)
 800c844:	f8df c264 	ldr.w	ip, [pc, #612]	@ 800caac <greq_setConfig+0xdd4>
 800c848:	f10e 0e0c 	add.w	lr, lr, #12
 800c84c:	fa0f fe8e 	sxth.w	lr, lr
 800c850:	eb03 0e4e 	add.w	lr, r3, lr, lsl #1
 800c854:	f8be e290 	ldrh.w	lr, [lr, #656]	@ 0x290
 800c858:	f5ae 5eff 	sub.w	lr, lr, #8160	@ 0x1fe0
 800c85c:	f1ae 0e1f 	sub.w	lr, lr, #31
 800c860:	fa0f f78e 	sxth.w	r7, lr
 800c864:	fb3c fe02 	smulwb	lr, ip, r2
 800c868:	f8df c244 	ldr.w	ip, [pc, #580]	@ 800cab0 <greq_setConfig+0xdd8>
 800c86c:	fb3c ee00 	smlawb	lr, ip, r0, lr
 800c870:	f8df 8240 	ldr.w	r8, [pc, #576]	@ 800cab4 <greq_setConfig+0xddc>
 800c874:	fb38 ee04 	smlawb	lr, r8, r4, lr
 800c878:	4b81      	ldr	r3, [pc, #516]	@ (800ca80 <greq_setConfig+0xda8>)
 800c87a:	fb33 ee05 	smlawb	lr, r3, r5, lr
 800c87e:	4b81      	ldr	r3, [pc, #516]	@ (800ca84 <greq_setConfig+0xdac>)
 800c880:	9e00      	ldr	r6, [sp, #0]
 800c882:	fb33 ee06 	smlawb	lr, r3, r6, lr
 800c886:	4b80      	ldr	r3, [pc, #512]	@ (800ca88 <greq_setConfig+0xdb0>)
 800c888:	9e03      	ldr	r6, [sp, #12]
 800c88a:	fb33 ee06 	smlawb	lr, r3, r6, lr
 800c88e:	f241 5992 	movw	r9, #5522	@ 0x1592
 800c892:	9b01      	ldr	r3, [sp, #4]
 800c894:	fb39 ee03 	smlawb	lr, r9, r3, lr
 800c898:	f46f 79c4 	mvn.w	r9, #392	@ 0x188
 800c89c:	9702      	str	r7, [sp, #8]
 800c89e:	fb39 ee07 	smlawb	lr, r9, r7, lr
 800c8a2:	ea4f 3eae 	mov.w	lr, lr, asr #14
 800c8a6:	f30e 0e0f 	ssat	lr, #16, lr
 800c8aa:	f8ad e01c 	strh.w	lr, [sp, #28]
 800c8ae:	fb3c fc02 	smulwb	ip, ip, r2
 800c8b2:	f8df e204 	ldr.w	lr, [pc, #516]	@ 800cab8 <greq_setConfig+0xde0>
 800c8b6:	fb3e ce00 	smlawb	lr, lr, r0, ip
 800c8ba:	f8df 9200 	ldr.w	r9, [pc, #512]	@ 800cabc <greq_setConfig+0xde4>
 800c8be:	fb39 ee04 	smlawb	lr, r9, r4, lr
 800c8c2:	f8df c1fc 	ldr.w	ip, [pc, #508]	@ 800cac0 <greq_setConfig+0xde8>
 800c8c6:	fb3c ee05 	smlawb	lr, ip, r5, lr
 800c8ca:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 800cac4 <greq_setConfig+0xdec>
 800c8ce:	9b00      	ldr	r3, [sp, #0]
 800c8d0:	fb3a ee03 	smlawb	lr, sl, r3, lr
 800c8d4:	4b6d      	ldr	r3, [pc, #436]	@ (800ca8c <greq_setConfig+0xdb4>)
 800c8d6:	fb33 ee06 	smlawb	lr, r3, r6, lr
 800c8da:	4f6d      	ldr	r7, [pc, #436]	@ (800ca90 <greq_setConfig+0xdb8>)
 800c8dc:	9b01      	ldr	r3, [sp, #4]
 800c8de:	fb37 ee03 	smlawb	lr, r7, r3, lr
 800c8e2:	f640 1361 	movw	r3, #2401	@ 0x961
 800c8e6:	9f02      	ldr	r7, [sp, #8]
 800c8e8:	fb33 ee07 	smlawb	lr, r3, r7, lr
 800c8ec:	ea4f 3eae 	mov.w	lr, lr, asr #14
 800c8f0:	f30e 0e0f 	ssat	lr, #16, lr
 800c8f4:	f8ad e01e 	strh.w	lr, [sp, #30]
 800c8f8:	fb38 f802 	smulwb	r8, r8, r2
 800c8fc:	fb39 8900 	smlawb	r9, r9, r0, r8
 800c900:	f8df e1c4 	ldr.w	lr, [pc, #452]	@ 800cac8 <greq_setConfig+0xdf0>
 800c904:	fb3e 9e04 	smlawb	lr, lr, r4, r9
 800c908:	f8df 81c0 	ldr.w	r8, [pc, #448]	@ 800cacc <greq_setConfig+0xdf4>
 800c90c:	fb38 ee05 	smlawb	lr, r8, r5, lr
 800c910:	f8df 91bc 	ldr.w	r9, [pc, #444]	@ 800cad0 <greq_setConfig+0xdf8>
 800c914:	9b00      	ldr	r3, [sp, #0]
 800c916:	fb39 ee03 	smlawb	lr, r9, r3, lr
 800c91a:	4b5e      	ldr	r3, [pc, #376]	@ (800ca94 <greq_setConfig+0xdbc>)
 800c91c:	fb33 ee06 	smlawb	lr, r3, r6, lr
 800c920:	4f5d      	ldr	r7, [pc, #372]	@ (800ca98 <greq_setConfig+0xdc0>)
 800c922:	9b01      	ldr	r3, [sp, #4]
 800c924:	fb37 ee03 	smlawb	lr, r7, r3, lr
 800c928:	4b5c      	ldr	r3, [pc, #368]	@ (800ca9c <greq_setConfig+0xdc4>)
 800c92a:	9f02      	ldr	r7, [sp, #8]
 800c92c:	fb33 ee07 	smlawb	lr, r3, r7, lr
 800c930:	f5a3 039e 	sub.w	r3, r3, #5177344	@ 0x4f0000
 800c934:	ea4f 3eae 	mov.w	lr, lr, asr #14
 800c938:	3b20      	subs	r3, #32
 800c93a:	f30e 0e0f 	ssat	lr, #16, lr
 800c93e:	f8ad e020 	strh.w	lr, [sp, #32]
 800c942:	fb33 fe02 	smulwb	lr, r3, r2
 800c946:	fb3c ee00 	smlawb	lr, ip, r0, lr
 800c94a:	fb38 e804 	smlawb	r8, r8, r4, lr
 800c94e:	f8df e184 	ldr.w	lr, [pc, #388]	@ 800cad4 <greq_setConfig+0xdfc>
 800c952:	fb3e 8e05 	smlawb	lr, lr, r5, r8
 800c956:	f8df c180 	ldr.w	ip, [pc, #384]	@ 800cad8 <greq_setConfig+0xe00>
 800c95a:	9b00      	ldr	r3, [sp, #0]
 800c95c:	fb3c ee03 	smlawb	lr, ip, r3, lr
 800c960:	f8df 8178 	ldr.w	r8, [pc, #376]	@ 800cadc <greq_setConfig+0xe04>
 800c964:	fb38 ee06 	smlawb	lr, r8, r6, lr
 800c968:	4f4d      	ldr	r7, [pc, #308]	@ (800caa0 <greq_setConfig+0xdc8>)
 800c96a:	9b01      	ldr	r3, [sp, #4]
 800c96c:	fb37 ee03 	smlawb	lr, r7, r3, lr
 800c970:	4b4c      	ldr	r3, [pc, #304]	@ (800caa4 <greq_setConfig+0xdcc>)
 800c972:	9f02      	ldr	r7, [sp, #8]
 800c974:	fb33 ee07 	smlawb	lr, r3, r7, lr
 800c978:	4b42      	ldr	r3, [pc, #264]	@ (800ca84 <greq_setConfig+0xdac>)
 800c97a:	ea4f 3eae 	mov.w	lr, lr, asr #14
 800c97e:	f30e 0e0f 	ssat	lr, #16, lr
 800c982:	f8ad e022 	strh.w	lr, [sp, #34]	@ 0x22
 800c986:	fb33 fe02 	smulwb	lr, r3, r2
 800c98a:	fb3a ee00 	smlawb	lr, sl, r0, lr
 800c98e:	fb39 ee04 	smlawb	lr, r9, r4, lr
 800c992:	fb3c ec05 	smlawb	ip, ip, r5, lr
 800c996:	f8df e148 	ldr.w	lr, [pc, #328]	@ 800cae0 <greq_setConfig+0xe08>
 800c99a:	9b00      	ldr	r3, [sp, #0]
 800c99c:	fb3e ce03 	smlawb	lr, lr, r3, ip
 800c9a0:	f8df a140 	ldr.w	sl, [pc, #320]	@ 800cae4 <greq_setConfig+0xe0c>
 800c9a4:	fb3a ee06 	smlawb	lr, sl, r6, lr
 800c9a8:	f8df c13c 	ldr.w	ip, [pc, #316]	@ 800cae8 <greq_setConfig+0xe10>
 800c9ac:	9b01      	ldr	r3, [sp, #4]
 800c9ae:	fb3c ee03 	smlawb	lr, ip, r3, lr
 800c9b2:	f8df 9138 	ldr.w	r9, [pc, #312]	@ 800caec <greq_setConfig+0xe14>
 800c9b6:	9f02      	ldr	r7, [sp, #8]
 800c9b8:	fb39 ee07 	smlawb	lr, r9, r7, lr
 800c9bc:	4b32      	ldr	r3, [pc, #200]	@ (800ca88 <greq_setConfig+0xdb0>)
 800c9be:	ea4f 3eae 	mov.w	lr, lr, asr #14
 800c9c2:	f30e 0e0f 	ssat	lr, #16, lr
 800c9c6:	f8ad e024 	strh.w	lr, [sp, #36]	@ 0x24
 800c9ca:	fb33 fe02 	smulwb	lr, r3, r2
 800c9ce:	4b2f      	ldr	r3, [pc, #188]	@ (800ca8c <greq_setConfig+0xdb4>)
 800c9d0:	fb33 ee00 	smlawb	lr, r3, r0, lr
 800c9d4:	4b2f      	ldr	r3, [pc, #188]	@ (800ca94 <greq_setConfig+0xdbc>)
 800c9d6:	fb33 ee04 	smlawb	lr, r3, r4, lr
 800c9da:	fb38 ee05 	smlawb	lr, r8, r5, lr
 800c9de:	9b00      	ldr	r3, [sp, #0]
 800c9e0:	fb3a ea03 	smlawb	sl, sl, r3, lr
 800c9e4:	f8df e108 	ldr.w	lr, [pc, #264]	@ 800caf0 <greq_setConfig+0xe18>
 800c9e8:	fb3e ae06 	smlawb	lr, lr, r6, sl
 800c9ec:	f8df a104 	ldr.w	sl, [pc, #260]	@ 800caf4 <greq_setConfig+0xe1c>
 800c9f0:	9b01      	ldr	r3, [sp, #4]
 800c9f2:	fb3a ee03 	smlawb	lr, sl, r3, lr
 800c9f6:	f8df 8100 	ldr.w	r8, [pc, #256]	@ 800caf8 <greq_setConfig+0xe20>
 800c9fa:	fb38 ee07 	smlawb	lr, r8, r7, lr
 800c9fe:	ea4f 3eae 	mov.w	lr, lr, asr #14
 800ca02:	f30e 0e0f 	ssat	lr, #16, lr
 800ca06:	f8ad e026 	strh.w	lr, [sp, #38]	@ 0x26
 800ca0a:	f241 5e92 	movw	lr, #5522	@ 0x1592
 800ca0e:	fb3e fe02 	smulwb	lr, lr, r2
 800ca12:	4b1f      	ldr	r3, [pc, #124]	@ (800ca90 <greq_setConfig+0xdb8>)
 800ca14:	fb33 ee00 	smlawb	lr, r3, r0, lr
 800ca18:	4b1f      	ldr	r3, [pc, #124]	@ (800ca98 <greq_setConfig+0xdc0>)
 800ca1a:	fb33 ee04 	smlawb	lr, r3, r4, lr
 800ca1e:	4b20      	ldr	r3, [pc, #128]	@ (800caa0 <greq_setConfig+0xdc8>)
 800ca20:	fb33 ee05 	smlawb	lr, r3, r5, lr
 800ca24:	9b00      	ldr	r3, [sp, #0]
 800ca26:	fb3c ee03 	smlawb	lr, ip, r3, lr
 800ca2a:	fb3a ee06 	smlawb	lr, sl, r6, lr
 800ca2e:	f8df a0cc 	ldr.w	sl, [pc, #204]	@ 800cafc <greq_setConfig+0xe24>
 800ca32:	9b01      	ldr	r3, [sp, #4]
 800ca34:	fb3a ee03 	smlawb	lr, sl, r3, lr
 800ca38:	f8df c0c4 	ldr.w	ip, [pc, #196]	@ 800cb00 <greq_setConfig+0xe28>
 800ca3c:	9f02      	ldr	r7, [sp, #8]
 800ca3e:	fb3c ee07 	smlawb	lr, ip, r7, lr
 800ca42:	ea4f 3eae 	mov.w	lr, lr, asr #14
 800ca46:	f30e 0e0f 	ssat	lr, #16, lr
 800ca4a:	f8ad e028 	strh.w	lr, [sp, #40]	@ 0x28
 800ca4e:	f46f 7ec4 	mvn.w	lr, #392	@ 0x188
 800ca52:	fb3e f202 	smulwb	r2, lr, r2
 800ca56:	f640 1e61 	movw	lr, #2401	@ 0x961
 800ca5a:	fb3e 2200 	smlawb	r2, lr, r0, r2
 800ca5e:	480f      	ldr	r0, [pc, #60]	@ (800ca9c <greq_setConfig+0xdc4>)
 800ca60:	fb30 2204 	smlawb	r2, r0, r4, r2
 800ca64:	480f      	ldr	r0, [pc, #60]	@ (800caa4 <greq_setConfig+0xdcc>)
 800ca66:	fb30 2205 	smlawb	r2, r0, r5, r2
 800ca6a:	9b00      	ldr	r3, [sp, #0]
 800ca6c:	fb39 2203 	smlawb	r2, r9, r3, r2
 800ca70:	fb38 2206 	smlawb	r2, r8, r6, r2
 800ca74:	9b01      	ldr	r3, [sp, #4]
 800ca76:	fb3c 2c03 	smlawb	ip, ip, r3, r2
 800ca7a:	e043      	b.n	800cb04 <greq_setConfig+0xe2c>
 800ca7c:	0800ebd4 	.word	0x0800ebd4
 800ca80:	ffb091c9 	.word	0xffb091c9
 800ca84:	000791ce 	.word	0x000791ce
 800ca88:	fffeebd6 	.word	0xfffeebd6
 800ca8c:	0007885e 	.word	0x0007885e
 800ca90:	ffff113b 	.word	0xffff113b
 800ca94:	ffb24a72 	.word	0xffb24a72
 800ca98:	00062cbf 	.word	0x00062cbf
 800ca9c:	ffff91e9 	.word	0xffff91e9
 800caa0:	ffbe677c 	.word	0xffbe677c
 800caa4:	000292ce 	.word	0x000292ce
 800caa8:	0800ec1c 	.word	0x0800ec1c
 800caac:	46433f4b 	.word	0x46433f4b
 800cab0:	ea81d601 	.word	0xea81d601
 800cab4:	0219b23d 	.word	0x0219b23d
 800cab8:	4cd6d25f 	.word	0x4cd6d25f
 800cabc:	e9dd89d2 	.word	0xe9dd89d2
 800cac0:	022f4abf 	.word	0x022f4abf
 800cac4:	ffaefff5 	.word	0xffaefff5
 800cac8:	4cda03f6 	.word	0x4cda03f6
 800cacc:	e9f4a7eb 	.word	0xe9f4a7eb
 800cad0:	0229bd79 	.word	0x0229bd79
 800cad4:	4cc3bcdf 	.word	0x4cc3bcdf
 800cad8:	ea0eaaac 	.word	0xea0eaaac
 800cadc:	0211216f 	.word	0x0211216f
 800cae0:	4c6064de 	.word	0x4c6064de
 800cae4:	ead1ef26 	.word	0xead1ef26
 800cae8:	01b3dc44 	.word	0x01b3dc44
 800caec:	ffe196d4 	.word	0xffe196d4
 800caf0:	4acdc089 	.word	0x4acdc089
 800caf4:	ed79d790 	.word	0xed79d790
 800caf8:	00b99400 	.word	0x00b99400
 800cafc:	4650753d 	.word	0x4650753d
 800cb00:	f5c62463 	.word	0xf5c62463
 800cb04:	4a10      	ldr	r2, [pc, #64]	@ (800cb48 <greq_setConfig+0xe70>)
 800cb06:	fb32 c207 	smlawb	r2, r2, r7, ip
 800cb0a:	4b10      	ldr	r3, [pc, #64]	@ (800cb4c <greq_setConfig+0xe74>)
 800cb0c:	1392      	asrs	r2, r2, #14
 800cb0e:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 800cb12:	f302 020f 	ssat	r2, #16, r2
 800cb16:	f8ad 202a 	strh.w	r2, [sp, #42]	@ 0x2a
 800cb1a:	f7ff bbee 	b.w	800c2fa <greq_setConfig+0x622>
 800cb1e:	f8df e030 	ldr.w	lr, [pc, #48]	@ 800cb50 <greq_setConfig+0xe78>
 800cb22:	e5e3      	b.n	800c6ec <greq_setConfig+0xa14>
 800cb24:	f8df e02c 	ldr.w	lr, [pc, #44]	@ 800cb54 <greq_setConfig+0xe7c>
 800cb28:	e5e0      	b.n	800c6ec <greq_setConfig+0xa14>
 800cb2a:	f8df e02c 	ldr.w	lr, [pc, #44]	@ 800cb58 <greq_setConfig+0xe80>
 800cb2e:	e5dd      	b.n	800c6ec <greq_setConfig+0xa14>
 800cb30:	f8df e028 	ldr.w	lr, [pc, #40]	@ 800cb5c <greq_setConfig+0xe84>
 800cb34:	e5da      	b.n	800c6ec <greq_setConfig+0xa14>
 800cb36:	f100 0e02 	add.w	lr, r0, #2
 800cb3a:	e5d7      	b.n	800c6ec <greq_setConfig+0xa14>
 800cb3c:	f8df e020 	ldr.w	lr, [pc, #32]	@ 800cb60 <greq_setConfig+0xe88>
 800cb40:	e5d4      	b.n	800c6ec <greq_setConfig+0xa14>
 800cb42:	f06f 0003 	mvn.w	r0, #3
 800cb46:	e474      	b.n	800c432 <greq_setConfig+0x75a>
 800cb48:	418bb81d 	.word	0x418bb81d
 800cb4c:	0800ebd4 	.word	0x0800ebd4
 800cb50:	0800ec3c 	.word	0x0800ec3c
 800cb54:	0800ec4c 	.word	0x0800ec4c
 800cb58:	0800ec5c 	.word	0x0800ec5c
 800cb5c:	0800ec6c 	.word	0x0800ec6c
 800cb60:	0800ec2c 	.word	0x0800ec2c

0800cb64 <greq_setParam>:
 800cb64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb66:	f9b0 6000 	ldrsh.w	r6, [r0]
 800cb6a:	f8a1 621c 	strh.w	r6, [r1, #540]	@ 0x21c
 800cb6e:	2e08      	cmp	r6, #8
 800cb70:	f000 80de 	beq.w	800cd30 <greq_setParam+0x1cc>
 800cb74:	2e0a      	cmp	r6, #10
 800cb76:	f000 80d9 	beq.w	800cd2c <greq_setParam+0x1c8>
 800cb7a:	2e05      	cmp	r6, #5
 800cb7c:	d002      	beq.n	800cb84 <greq_setParam+0x20>
 800cb7e:	f06f 0002 	mvn.w	r0, #2
 800cb82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cb84:	4d6b      	ldr	r5, [pc, #428]	@ (800cd34 <greq_setParam+0x1d0>)
 800cb86:	2e01      	cmp	r6, #1
 800cb88:	460c      	mov	r4, r1
 800cb8a:	4632      	mov	r2, r6
 800cb8c:	bfb8      	it	lt
 800cb8e:	2201      	movlt	r2, #1
 800cb90:	0052      	lsls	r2, r2, #1
 800cb92:	2100      	movs	r1, #0
 800cb94:	f204 2006 	addw	r0, r4, #518	@ 0x206
 800cb98:	f000 fee8 	bl	800d96c <memset>
 800cb9c:	682b      	ldr	r3, [r5, #0]
 800cb9e:	6063      	str	r3, [r4, #4]
 800cba0:	686a      	ldr	r2, [r5, #4]
 800cba2:	2300      	movs	r3, #0
 800cba4:	fb32 f203 	smulwb	r2, r2, r3
 800cba8:	f302 021e 	ssat	r2, #31, r2
 800cbac:	0052      	lsls	r2, r2, #1
 800cbae:	60a2      	str	r2, [r4, #8]
 800cbb0:	68aa      	ldr	r2, [r5, #8]
 800cbb2:	60e2      	str	r2, [r4, #12]
 800cbb4:	68ea      	ldr	r2, [r5, #12]
 800cbb6:	6122      	str	r2, [r4, #16]
 800cbb8:	2e01      	cmp	r6, #1
 800cbba:	f340 8097 	ble.w	800ccec <greq_setParam+0x188>
 800cbbe:	692a      	ldr	r2, [r5, #16]
 800cbc0:	6162      	str	r2, [r4, #20]
 800cbc2:	696a      	ldr	r2, [r5, #20]
 800cbc4:	fb32 f203 	smulwb	r2, r2, r3
 800cbc8:	f302 021e 	ssat	r2, #31, r2
 800cbcc:	0052      	lsls	r2, r2, #1
 800cbce:	61a2      	str	r2, [r4, #24]
 800cbd0:	69aa      	ldr	r2, [r5, #24]
 800cbd2:	61e2      	str	r2, [r4, #28]
 800cbd4:	69ea      	ldr	r2, [r5, #28]
 800cbd6:	6222      	str	r2, [r4, #32]
 800cbd8:	2e02      	cmp	r6, #2
 800cbda:	f000 8087 	beq.w	800ccec <greq_setParam+0x188>
 800cbde:	6a2a      	ldr	r2, [r5, #32]
 800cbe0:	6262      	str	r2, [r4, #36]	@ 0x24
 800cbe2:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 800cbe4:	fb32 f203 	smulwb	r2, r2, r3
 800cbe8:	f302 021e 	ssat	r2, #31, r2
 800cbec:	0052      	lsls	r2, r2, #1
 800cbee:	62a2      	str	r2, [r4, #40]	@ 0x28
 800cbf0:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 800cbf2:	62e2      	str	r2, [r4, #44]	@ 0x2c
 800cbf4:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
 800cbf6:	6322      	str	r2, [r4, #48]	@ 0x30
 800cbf8:	2e03      	cmp	r6, #3
 800cbfa:	d077      	beq.n	800ccec <greq_setParam+0x188>
 800cbfc:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 800cbfe:	6362      	str	r2, [r4, #52]	@ 0x34
 800cc00:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 800cc02:	fb32 f203 	smulwb	r2, r2, r3
 800cc06:	f302 021e 	ssat	r2, #31, r2
 800cc0a:	0052      	lsls	r2, r2, #1
 800cc0c:	63a2      	str	r2, [r4, #56]	@ 0x38
 800cc0e:	6baa      	ldr	r2, [r5, #56]	@ 0x38
 800cc10:	63e2      	str	r2, [r4, #60]	@ 0x3c
 800cc12:	6bea      	ldr	r2, [r5, #60]	@ 0x3c
 800cc14:	6422      	str	r2, [r4, #64]	@ 0x40
 800cc16:	2e04      	cmp	r6, #4
 800cc18:	d068      	beq.n	800ccec <greq_setParam+0x188>
 800cc1a:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 800cc1c:	6462      	str	r2, [r4, #68]	@ 0x44
 800cc1e:	6c6a      	ldr	r2, [r5, #68]	@ 0x44
 800cc20:	fb32 f203 	smulwb	r2, r2, r3
 800cc24:	f302 021e 	ssat	r2, #31, r2
 800cc28:	0052      	lsls	r2, r2, #1
 800cc2a:	64a2      	str	r2, [r4, #72]	@ 0x48
 800cc2c:	6caa      	ldr	r2, [r5, #72]	@ 0x48
 800cc2e:	64e2      	str	r2, [r4, #76]	@ 0x4c
 800cc30:	6cea      	ldr	r2, [r5, #76]	@ 0x4c
 800cc32:	6522      	str	r2, [r4, #80]	@ 0x50
 800cc34:	2e05      	cmp	r6, #5
 800cc36:	d059      	beq.n	800ccec <greq_setParam+0x188>
 800cc38:	6d2a      	ldr	r2, [r5, #80]	@ 0x50
 800cc3a:	6562      	str	r2, [r4, #84]	@ 0x54
 800cc3c:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800cc3e:	fb32 f203 	smulwb	r2, r2, r3
 800cc42:	f302 021e 	ssat	r2, #31, r2
 800cc46:	0052      	lsls	r2, r2, #1
 800cc48:	65a2      	str	r2, [r4, #88]	@ 0x58
 800cc4a:	6daa      	ldr	r2, [r5, #88]	@ 0x58
 800cc4c:	65e2      	str	r2, [r4, #92]	@ 0x5c
 800cc4e:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 800cc50:	6622      	str	r2, [r4, #96]	@ 0x60
 800cc52:	2e06      	cmp	r6, #6
 800cc54:	d04a      	beq.n	800ccec <greq_setParam+0x188>
 800cc56:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
 800cc58:	6662      	str	r2, [r4, #100]	@ 0x64
 800cc5a:	6e6a      	ldr	r2, [r5, #100]	@ 0x64
 800cc5c:	fb32 f203 	smulwb	r2, r2, r3
 800cc60:	f302 021e 	ssat	r2, #31, r2
 800cc64:	0052      	lsls	r2, r2, #1
 800cc66:	66a2      	str	r2, [r4, #104]	@ 0x68
 800cc68:	6eaa      	ldr	r2, [r5, #104]	@ 0x68
 800cc6a:	66e2      	str	r2, [r4, #108]	@ 0x6c
 800cc6c:	6eea      	ldr	r2, [r5, #108]	@ 0x6c
 800cc6e:	6722      	str	r2, [r4, #112]	@ 0x70
 800cc70:	2e07      	cmp	r6, #7
 800cc72:	d03b      	beq.n	800ccec <greq_setParam+0x188>
 800cc74:	6f2a      	ldr	r2, [r5, #112]	@ 0x70
 800cc76:	6762      	str	r2, [r4, #116]	@ 0x74
 800cc78:	6f6a      	ldr	r2, [r5, #116]	@ 0x74
 800cc7a:	fb32 f203 	smulwb	r2, r2, r3
 800cc7e:	f302 021e 	ssat	r2, #31, r2
 800cc82:	0052      	lsls	r2, r2, #1
 800cc84:	67a2      	str	r2, [r4, #120]	@ 0x78
 800cc86:	6faa      	ldr	r2, [r5, #120]	@ 0x78
 800cc88:	67e2      	str	r2, [r4, #124]	@ 0x7c
 800cc8a:	6fea      	ldr	r2, [r5, #124]	@ 0x7c
 800cc8c:	f8c4 2080 	str.w	r2, [r4, #128]	@ 0x80
 800cc90:	2e08      	cmp	r6, #8
 800cc92:	d02b      	beq.n	800ccec <greq_setParam+0x188>
 800cc94:	f8d5 2080 	ldr.w	r2, [r5, #128]	@ 0x80
 800cc98:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
 800cc9c:	f8d5 2084 	ldr.w	r2, [r5, #132]	@ 0x84
 800cca0:	fb32 f203 	smulwb	r2, r2, r3
 800cca4:	f302 021e 	ssat	r2, #31, r2
 800cca8:	0052      	lsls	r2, r2, #1
 800ccaa:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
 800ccae:	f8d5 2088 	ldr.w	r2, [r5, #136]	@ 0x88
 800ccb2:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
 800ccb6:	f8d5 208c 	ldr.w	r2, [r5, #140]	@ 0x8c
 800ccba:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
 800ccbe:	2e09      	cmp	r6, #9
 800ccc0:	d014      	beq.n	800ccec <greq_setParam+0x188>
 800ccc2:	f8d5 2090 	ldr.w	r2, [r5, #144]	@ 0x90
 800ccc6:	f8c4 2094 	str.w	r2, [r4, #148]	@ 0x94
 800ccca:	f8d5 2094 	ldr.w	r2, [r5, #148]	@ 0x94
 800ccce:	fb32 f303 	smulwb	r3, r2, r3
 800ccd2:	f303 031e 	ssat	r3, #31, r3
 800ccd6:	005b      	lsls	r3, r3, #1
 800ccd8:	f8c4 3098 	str.w	r3, [r4, #152]	@ 0x98
 800ccdc:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 800cce0:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 800cce4:	f8d5 309c 	ldr.w	r3, [r5, #156]	@ 0x9c
 800cce8:	f8c4 30a0 	str.w	r3, [r4, #160]	@ 0xa0
 800ccec:	f104 05a4 	add.w	r5, r4, #164	@ 0xa4
 800ccf0:	b2f2      	uxtb	r2, r6
 800ccf2:	1d27      	adds	r7, r4, #4
 800ccf4:	f8c4 21e4 	str.w	r2, [r4, #484]	@ 0x1e4
 800ccf8:	f8c4 71ec 	str.w	r7, [r4, #492]	@ 0x1ec
 800ccfc:	0112      	lsls	r2, r2, #4
 800ccfe:	4628      	mov	r0, r5
 800cd00:	2100      	movs	r1, #0
 800cd02:	f000 fe33 	bl	800d96c <memset>
 800cd06:	f894 221c 	ldrb.w	r2, [r4, #540]	@ 0x21c
 800cd0a:	f8c4 51e8 	str.w	r5, [r4, #488]	@ 0x1e8
 800cd0e:	f504 75a2 	add.w	r5, r4, #324	@ 0x144
 800cd12:	f8c4 21f4 	str.w	r2, [r4, #500]	@ 0x1f4
 800cd16:	f8c4 71fc 	str.w	r7, [r4, #508]	@ 0x1fc
 800cd1a:	0112      	lsls	r2, r2, #4
 800cd1c:	4628      	mov	r0, r5
 800cd1e:	2100      	movs	r1, #0
 800cd20:	f000 fe24 	bl	800d96c <memset>
 800cd24:	f8c4 51f8 	str.w	r5, [r4, #504]	@ 0x1f8
 800cd28:	2000      	movs	r0, #0
 800cd2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd2c:	4d02      	ldr	r5, [pc, #8]	@ (800cd38 <greq_setParam+0x1d4>)
 800cd2e:	e72a      	b.n	800cb86 <greq_setParam+0x22>
 800cd30:	4d02      	ldr	r5, [pc, #8]	@ (800cd3c <greq_setParam+0x1d8>)
 800cd32:	e728      	b.n	800cb86 <greq_setParam+0x22>
 800cd34:	0800ed74 	.word	0x0800ed74
 800cd38:	0800edc4 	.word	0x0800edc4
 800cd3c:	0800ecf4 	.word	0x0800ecf4

0800cd40 <greq_process>:
 800cd40:	6843      	ldr	r3, [r0, #4]
 800cd42:	2b02      	cmp	r3, #2
 800cd44:	f040 829a 	bne.w	800d27c <greq_process+0x53c>
 800cd48:	6803      	ldr	r3, [r0, #0]
 800cd4a:	2b02      	cmp	r3, #2
 800cd4c:	f040 8299 	bne.w	800d282 <greq_process+0x542>
 800cd50:	6903      	ldr	r3, [r0, #16]
 800cd52:	2b01      	cmp	r3, #1
 800cd54:	f040 8298 	bne.w	800d288 <greq_process+0x548>
 800cd58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd5c:	68c3      	ldr	r3, [r0, #12]
 800cd5e:	b099      	sub	sp, #100	@ 0x64
 800cd60:	f5b3 7f70 	cmp.w	r3, #960	@ 0x3c0
 800cd64:	461d      	mov	r5, r3
 800cd66:	9316      	str	r3, [sp, #88]	@ 0x58
 800cd68:	f300 8291 	bgt.w	800d28e <greq_process+0x54e>
 800cd6c:	f9b2 3204 	ldrsh.w	r3, [r2, #516]	@ 0x204
 800cd70:	6880      	ldr	r0, [r0, #8]
 800cd72:	6889      	ldr	r1, [r1, #8]
 800cd74:	900a      	str	r0, [sp, #40]	@ 0x28
 800cd76:	2b01      	cmp	r3, #1
 800cd78:	9117      	str	r1, [sp, #92]	@ 0x5c
 800cd7a:	d01d      	beq.n	800cdb8 <greq_process+0x78>
 800cd7c:	2d00      	cmp	r5, #0
 800cd7e:	dd17      	ble.n	800cdb0 <greq_process+0x70>
 800cd80:	460a      	mov	r2, r1
 800cd82:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cd84:	4628      	mov	r0, r5
 800cd86:	3001      	adds	r0, #1
 800cd88:	460b      	mov	r3, r1
 800cd8a:	eb01 0080 	add.w	r0, r1, r0, lsl #2
 800cd8e:	3204      	adds	r2, #4
 800cd90:	3304      	adds	r3, #4
 800cd92:	f933 1c04 	ldrsh.w	r1, [r3, #-4]
 800cd96:	1089      	asrs	r1, r1, #2
 800cd98:	f822 1c04 	strh.w	r1, [r2, #-4]
 800cd9c:	f933 1c02 	ldrsh.w	r1, [r3, #-2]
 800cda0:	3304      	adds	r3, #4
 800cda2:	1089      	asrs	r1, r1, #2
 800cda4:	4283      	cmp	r3, r0
 800cda6:	f822 1c02 	strh.w	r1, [r2, #-2]
 800cdaa:	f102 0204 	add.w	r2, r2, #4
 800cdae:	d1f0      	bne.n	800cd92 <greq_process+0x52>
 800cdb0:	2000      	movs	r0, #0
 800cdb2:	b019      	add	sp, #100	@ 0x64
 800cdb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdb8:	6813      	ldr	r3, [r2, #0]
 800cdba:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cdbc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	dd16      	ble.n	800cdf0 <greq_process+0xb0>
 800cdc2:	1c5d      	adds	r5, r3, #1
 800cdc4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cdc6:	f103 0108 	add.w	r1, r3, #8
 800cdca:	4603      	mov	r3, r0
 800cdcc:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 800cdd0:	3304      	adds	r3, #4
 800cdd2:	f933 4c04 	ldrsh.w	r4, [r3, #-4]
 800cdd6:	f933 0c02 	ldrsh.w	r0, [r3, #-2]
 800cdda:	3304      	adds	r3, #4
 800cddc:	03a4      	lsls	r4, r4, #14
 800cdde:	0380      	lsls	r0, r0, #14
 800cde0:	42ab      	cmp	r3, r5
 800cde2:	f841 4c08 	str.w	r4, [r1, #-8]
 800cde6:	f841 0c04 	str.w	r0, [r1, #-4]
 800cdea:	f101 0108 	add.w	r1, r1, #8
 800cdee:	d1f0      	bne.n	800cdd2 <greq_process+0x92>
 800cdf0:	9f16      	ldr	r7, [sp, #88]	@ 0x58
 800cdf2:	f8d2 01ec 	ldr.w	r0, [r2, #492]	@ 0x1ec
 800cdf6:	f8d2 11e8 	ldr.w	r1, [r2, #488]	@ 0x1e8
 800cdfa:	10bb      	asrs	r3, r7, #2
 800cdfc:	461e      	mov	r6, r3
 800cdfe:	9306      	str	r3, [sp, #24]
 800ce00:	3301      	adds	r3, #1
 800ce02:	011b      	lsls	r3, r3, #4
 800ce04:	461c      	mov	r4, r3
 800ce06:	007d      	lsls	r5, r7, #1
 800ce08:	3d01      	subs	r5, #1
 800ce0a:	940f      	str	r4, [sp, #60]	@ 0x3c
 800ce0c:	3c10      	subs	r4, #16
 800ce0e:	f8d2 31f8 	ldr.w	r3, [r2, #504]	@ 0x1f8
 800ce12:	9410      	str	r4, [sp, #64]	@ 0x40
 800ce14:	f9b2 221c 	ldrsh.w	r2, [r2, #540]	@ 0x21c
 800ce18:	9207      	str	r2, [sp, #28]
 800ce1a:	006c      	lsls	r4, r5, #1
 800ce1c:	00aa      	lsls	r2, r5, #2
 800ce1e:	4264      	negs	r4, r4
 800ce20:	0175      	lsls	r5, r6, #5
 800ce22:	950e      	str	r5, [sp, #56]	@ 0x38
 800ce24:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800ce26:	940c      	str	r4, [sp, #48]	@ 0x30
 800ce28:	f007 0503 	and.w	r5, r7, #3
 800ce2c:	4254      	negs	r4, r2
 800ce2e:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800ce30:	940d      	str	r4, [sp, #52]	@ 0x34
 800ce32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ce34:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800ce36:	9503      	str	r5, [sp, #12]
 800ce38:	19f7      	adds	r7, r6, r7
 800ce3a:	3310      	adds	r3, #16
 800ce3c:	18a2      	adds	r2, r4, r2
 800ce3e:	9712      	str	r7, [sp, #72]	@ 0x48
 800ce40:	9305      	str	r3, [sp, #20]
 800ce42:	4637      	mov	r7, r6
 800ce44:	00ab      	lsls	r3, r5, #2
 800ce46:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 800ce48:	9211      	str	r2, [sp, #68]	@ 0x44
 800ce4a:	9314      	str	r3, [sp, #80]	@ 0x50
 800ce4c:	f100 0210 	add.w	r2, r0, #16
 800ce50:	00eb      	lsls	r3, r5, #3
 800ce52:	19be      	adds	r6, r7, r6
 800ce54:	9204      	str	r2, [sp, #16]
 800ce56:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ce58:	f101 0210 	add.w	r2, r1, #16
 800ce5c:	1e6b      	subs	r3, r5, #1
 800ce5e:	9615      	str	r6, [sp, #84]	@ 0x54
 800ce60:	9201      	str	r2, [sp, #4]
 800ce62:	9308      	str	r3, [sp, #32]
 800ce64:	9a04      	ldr	r2, [sp, #16]
 800ce66:	9906      	ldr	r1, [sp, #24]
 800ce68:	f852 6c10 	ldr.w	r6, [r2, #-16]
 800ce6c:	f852 0c0c 	ldr.w	r0, [r2, #-12]
 800ce70:	e912 0480 	ldmdb	r2, {r7, sl}
 800ce74:	9a01      	ldr	r2, [sp, #4]
 800ce76:	3601      	adds	r6, #1
 800ce78:	f852 8c10 	ldr.w	r8, [r2, #-16]
 800ce7c:	f852 cc0c 	ldr.w	ip, [r2, #-12]
 800ce80:	e912 000c 	ldmdb	r2, {r2, r3}
 800ce84:	2900      	cmp	r1, #0
 800ce86:	f000 81e2 	beq.w	800d24e <greq_process+0x50e>
 800ce8a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ce8c:	f8dd b054 	ldr.w	fp, [sp, #84]	@ 0x54
 800ce90:	f101 0e10 	add.w	lr, r1, #16
 800ce94:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ce96:	46b1      	mov	r9, r6
 800ce98:	f101 0420 	add.w	r4, r1, #32
 800ce9c:	f93e 6c10 	ldrsh.w	r6, [lr, #-16]
 800cea0:	03b6      	lsls	r6, r6, #14
 800cea2:	fb50 f116 	smmulr	r1, r0, r6
 800cea6:	fb60 1c1c 	smmlsr	ip, r0, ip, r1
 800ceaa:	fb57 cc12 	smmlar	ip, r7, r2, ip
 800ceae:	fb5a c313 	smmlar	r3, sl, r3, ip
 800ceb2:	f93e 1c0c 	ldrsh.w	r1, [lr, #-12]
 800ceb6:	f854 5c20 	ldr.w	r5, [r4, #-32]
 800ceba:	fa03 f309 	lsl.w	r3, r3, r9
 800cebe:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800cec2:	0389      	lsls	r1, r1, #14
 800cec4:	f30c 0c1e 	ssat	ip, #31, ip
 800cec8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800cecc:	fa8c f585 	qadd	r5, r5, ip
 800ced0:	f844 5c20 	str.w	r5, [r4, #-32]
 800ced4:	fb50 f511 	smmulr	r5, r0, r1
 800ced8:	fb60 5818 	smmlsr	r8, r0, r8, r5
 800cedc:	fb57 8813 	smmlar	r8, r7, r3, r8
 800cee0:	fb5a 8212 	smmlar	r2, sl, r2, r8
 800cee4:	f93e cc08 	ldrsh.w	ip, [lr, #-8]
 800cee8:	f854 5c18 	ldr.w	r5, [r4, #-24]
 800ceec:	fa02 f209 	lsl.w	r2, r2, r9
 800cef0:	ea4f 0842 	mov.w	r8, r2, lsl #1
 800cef4:	ea4f 3c8c 	mov.w	ip, ip, lsl #14
 800cef8:	f308 081e 	ssat	r8, #31, r8
 800cefc:	ea4f 0848 	mov.w	r8, r8, lsl #1
 800cf00:	fa88 f585 	qadd	r5, r5, r8
 800cf04:	f844 5c18 	str.w	r5, [r4, #-24]
 800cf08:	fb50 f51c 	smmulr	r5, r0, ip
 800cf0c:	fb60 5616 	smmlsr	r6, r0, r6, r5
 800cf10:	fb57 6612 	smmlar	r6, r7, r2, r6
 800cf14:	fb5a 6313 	smmlar	r3, sl, r3, r6
 800cf18:	f93e 8c04 	ldrsh.w	r8, [lr, #-4]
 800cf1c:	f854 5c10 	ldr.w	r5, [r4, #-16]
 800cf20:	fa03 f309 	lsl.w	r3, r3, r9
 800cf24:	005e      	lsls	r6, r3, #1
 800cf26:	ea4f 3888 	mov.w	r8, r8, lsl #14
 800cf2a:	f306 061e 	ssat	r6, #31, r6
 800cf2e:	0076      	lsls	r6, r6, #1
 800cf30:	fa86 f585 	qadd	r5, r5, r6
 800cf34:	f844 5c10 	str.w	r5, [r4, #-16]
 800cf38:	fb50 f518 	smmulr	r5, r0, r8
 800cf3c:	fb60 5111 	smmlsr	r1, r0, r1, r5
 800cf40:	fb57 1113 	smmlar	r1, r7, r3, r1
 800cf44:	fb5a 1212 	smmlar	r2, sl, r2, r1
 800cf48:	fa02 f209 	lsl.w	r2, r2, r9
 800cf4c:	0055      	lsls	r5, r2, #1
 800cf4e:	f854 1c08 	ldr.w	r1, [r4, #-8]
 800cf52:	f305 051e 	ssat	r5, #31, r5
 800cf56:	006d      	lsls	r5, r5, #1
 800cf58:	fa85 f181 	qadd	r1, r1, r5
 800cf5c:	f10e 0e10 	add.w	lr, lr, #16
 800cf60:	45de      	cmp	lr, fp
 800cf62:	f844 1c08 	str.w	r1, [r4, #-8]
 800cf66:	f104 0420 	add.w	r4, r4, #32
 800cf6a:	d197      	bne.n	800ce9c <greq_process+0x15c>
 800cf6c:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800cf6e:	9d12      	ldr	r5, [sp, #72]	@ 0x48
 800cf70:	464e      	mov	r6, r9
 800cf72:	9903      	ldr	r1, [sp, #12]
 800cf74:	2900      	cmp	r1, #0
 800cf76:	d050      	beq.n	800d01a <greq_process+0x2da>
 800cf78:	f9b5 e000 	ldrsh.w	lr, [r5]
 800cf7c:	ea4f 3e8e 	mov.w	lr, lr, lsl #14
 800cf80:	fb50 f11e 	smmulr	r1, r0, lr
 800cf84:	fb60 111c 	smmlsr	r1, r0, ip, r1
 800cf88:	fb57 1112 	smmlar	r1, r7, r2, r1
 800cf8c:	fb5a 1113 	smmlar	r1, sl, r3, r1
 800cf90:	40b1      	lsls	r1, r6
 800cf92:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800cf96:	6823      	ldr	r3, [r4, #0]
 800cf98:	f30c 0c1e 	ssat	ip, #31, ip
 800cf9c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800cfa0:	fa8c f383 	qadd	r3, r3, ip
 800cfa4:	6023      	str	r3, [r4, #0]
 800cfa6:	9b08      	ldr	r3, [sp, #32]
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	f000 8158 	beq.w	800d25e <greq_process+0x51e>
 800cfae:	f9b5 c004 	ldrsh.w	ip, [r5, #4]
 800cfb2:	ea4f 3c8c 	mov.w	ip, ip, lsl #14
 800cfb6:	fb50 f31c 	smmulr	r3, r0, ip
 800cfba:	fb60 3318 	smmlsr	r3, r0, r8, r3
 800cfbe:	fb57 3311 	smmlar	r3, r7, r1, r3
 800cfc2:	fb5a 3312 	smmlar	r3, sl, r2, r3
 800cfc6:	40b3      	lsls	r3, r6
 800cfc8:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800cfcc:	68a2      	ldr	r2, [r4, #8]
 800cfce:	f308 081e 	ssat	r8, #31, r8
 800cfd2:	ea4f 0848 	mov.w	r8, r8, lsl #1
 800cfd6:	fa88 f282 	qadd	r2, r2, r8
 800cfda:	60a2      	str	r2, [r4, #8]
 800cfdc:	9a03      	ldr	r2, [sp, #12]
 800cfde:	2a02      	cmp	r2, #2
 800cfe0:	f000 8147 	beq.w	800d272 <greq_process+0x532>
 800cfe4:	f9b5 8008 	ldrsh.w	r8, [r5, #8]
 800cfe8:	ea4f 3888 	mov.w	r8, r8, lsl #14
 800cfec:	fb50 f218 	smmulr	r2, r0, r8
 800cff0:	fb60 221e 	smmlsr	r2, r0, lr, r2
 800cff4:	fb57 2213 	smmlar	r2, r7, r3, r2
 800cff8:	fb5a 2211 	smmlar	r2, sl, r1, r2
 800cffc:	40b2      	lsls	r2, r6
 800cffe:	ea4f 0e42 	mov.w	lr, r2, lsl #1
 800d002:	6921      	ldr	r1, [r4, #16]
 800d004:	f30e 0e1e 	ssat	lr, #31, lr
 800d008:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 800d00c:	fa8e f181 	qadd	r1, r1, lr
 800d010:	6121      	str	r1, [r4, #16]
 800d012:	9914      	ldr	r1, [sp, #80]	@ 0x50
 800d014:	440d      	add	r5, r1
 800d016:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800d018:	440c      	add	r4, r1
 800d01a:	9901      	ldr	r1, [sp, #4]
 800d01c:	e901 000c 	stmdb	r1, {r2, r3}
 800d020:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d022:	9a05      	ldr	r2, [sp, #20]
 800d024:	f841 8c10 	str.w	r8, [r1, #-16]
 800d028:	18eb      	adds	r3, r5, r3
 800d02a:	461d      	mov	r5, r3
 800d02c:	9302      	str	r3, [sp, #8]
 800d02e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d030:	f841 cc0c 	str.w	ip, [r1, #-12]
 800d034:	eb04 0b03 	add.w	fp, r4, r3
 800d038:	f852 8c10 	ldr.w	r8, [r2, #-16]
 800d03c:	f852 cc0c 	ldr.w	ip, [r2, #-12]
 800d040:	f852 9c08 	ldr.w	r9, [r2, #-8]
 800d044:	f852 3c04 	ldr.w	r3, [r2, #-4]
 800d048:	9a06      	ldr	r2, [sp, #24]
 800d04a:	2a00      	cmp	r2, #0
 800d04c:	d078      	beq.n	800d140 <greq_process+0x400>
 800d04e:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800d050:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800d054:	462a      	mov	r2, r5
 800d056:	440a      	add	r2, r1
 800d058:	f10b 0420 	add.w	r4, fp, #32
 800d05c:	f105 0e10 	add.w	lr, r5, #16
 800d060:	4693      	mov	fp, r2
 800d062:	f93e 5c10 	ldrsh.w	r5, [lr, #-16]
 800d066:	03ad      	lsls	r5, r5, #14
 800d068:	fb50 f215 	smmulr	r2, r0, r5
 800d06c:	fb60 2c1c 	smmlsr	ip, r0, ip, r2
 800d070:	fb57 cc19 	smmlar	ip, r7, r9, ip
 800d074:	fb5a c313 	smmlar	r3, sl, r3, ip
 800d078:	f93e 2c0c 	ldrsh.w	r2, [lr, #-12]
 800d07c:	f854 1c20 	ldr.w	r1, [r4, #-32]
 800d080:	40b3      	lsls	r3, r6
 800d082:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800d086:	0392      	lsls	r2, r2, #14
 800d088:	f30c 0c1e 	ssat	ip, #31, ip
 800d08c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800d090:	fa8c f181 	qadd	r1, r1, ip
 800d094:	f844 1c20 	str.w	r1, [r4, #-32]
 800d098:	fb50 f112 	smmulr	r1, r0, r2
 800d09c:	fb60 1818 	smmlsr	r8, r0, r8, r1
 800d0a0:	fb57 8813 	smmlar	r8, r7, r3, r8
 800d0a4:	fb5a 8919 	smmlar	r9, sl, r9, r8
 800d0a8:	f93e cc08 	ldrsh.w	ip, [lr, #-8]
 800d0ac:	f854 1c18 	ldr.w	r1, [r4, #-24]
 800d0b0:	fa09 f906 	lsl.w	r9, r9, r6
 800d0b4:	ea4f 0849 	mov.w	r8, r9, lsl #1
 800d0b8:	ea4f 3c8c 	mov.w	ip, ip, lsl #14
 800d0bc:	f308 081e 	ssat	r8, #31, r8
 800d0c0:	ea4f 0848 	mov.w	r8, r8, lsl #1
 800d0c4:	fa88 f181 	qadd	r1, r1, r8
 800d0c8:	f844 1c18 	str.w	r1, [r4, #-24]
 800d0cc:	fb50 f11c 	smmulr	r1, r0, ip
 800d0d0:	fb60 1515 	smmlsr	r5, r0, r5, r1
 800d0d4:	fb57 5519 	smmlar	r5, r7, r9, r5
 800d0d8:	fb5a 5313 	smmlar	r3, sl, r3, r5
 800d0dc:	f93e 8c04 	ldrsh.w	r8, [lr, #-4]
 800d0e0:	f854 1c10 	ldr.w	r1, [r4, #-16]
 800d0e4:	40b3      	lsls	r3, r6
 800d0e6:	005d      	lsls	r5, r3, #1
 800d0e8:	ea4f 3888 	mov.w	r8, r8, lsl #14
 800d0ec:	f305 051e 	ssat	r5, #31, r5
 800d0f0:	006d      	lsls	r5, r5, #1
 800d0f2:	fa85 f181 	qadd	r1, r1, r5
 800d0f6:	f844 1c10 	str.w	r1, [r4, #-16]
 800d0fa:	fb50 f118 	smmulr	r1, r0, r8
 800d0fe:	fb60 1212 	smmlsr	r2, r0, r2, r1
 800d102:	fb57 2213 	smmlar	r2, r7, r3, r2
 800d106:	fb5a 2919 	smmlar	r9, sl, r9, r2
 800d10a:	fa09 f906 	lsl.w	r9, r9, r6
 800d10e:	ea4f 0149 	mov.w	r1, r9, lsl #1
 800d112:	f854 2c08 	ldr.w	r2, [r4, #-8]
 800d116:	f301 011e 	ssat	r1, #31, r1
 800d11a:	0049      	lsls	r1, r1, #1
 800d11c:	fa81 f282 	qadd	r2, r2, r1
 800d120:	f10e 0e10 	add.w	lr, lr, #16
 800d124:	45de      	cmp	lr, fp
 800d126:	f844 2c08 	str.w	r2, [r4, #-8]
 800d12a:	f104 0420 	add.w	r4, r4, #32
 800d12e:	d198      	bne.n	800d062 <greq_process+0x322>
 800d130:	9a02      	ldr	r2, [sp, #8]
 800d132:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800d134:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 800d138:	440a      	add	r2, r1
 800d13a:	9202      	str	r2, [sp, #8]
 800d13c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d13e:	4493      	add	fp, r2
 800d140:	9a03      	ldr	r2, [sp, #12]
 800d142:	2a00      	cmp	r2, #0
 800d144:	d04e      	beq.n	800d1e4 <greq_process+0x4a4>
 800d146:	9d02      	ldr	r5, [sp, #8]
 800d148:	f9b5 4000 	ldrsh.w	r4, [r5]
 800d14c:	03a4      	lsls	r4, r4, #14
 800d14e:	fb50 f214 	smmulr	r2, r0, r4
 800d152:	fb60 2c1c 	smmlsr	ip, r0, ip, r2
 800d156:	fb57 cc19 	smmlar	ip, r7, r9, ip
 800d15a:	fb5a c313 	smmlar	r3, sl, r3, ip
 800d15e:	fa03 f106 	lsl.w	r1, r3, r6
 800d162:	004b      	lsls	r3, r1, #1
 800d164:	f8db 2000 	ldr.w	r2, [fp]
 800d168:	f303 031e 	ssat	r3, #31, r3
 800d16c:	005b      	lsls	r3, r3, #1
 800d16e:	fa83 f282 	qadd	r2, r2, r3
 800d172:	9b08      	ldr	r3, [sp, #32]
 800d174:	f8cb 2000 	str.w	r2, [fp]
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d075      	beq.n	800d268 <greq_process+0x528>
 800d17c:	f9b5 c004 	ldrsh.w	ip, [r5, #4]
 800d180:	ea4f 3c8c 	mov.w	ip, ip, lsl #14
 800d184:	fb50 f31c 	smmulr	r3, r0, ip
 800d188:	fb60 3318 	smmlsr	r3, r0, r8, r3
 800d18c:	fb57 3311 	smmlar	r3, r7, r1, r3
 800d190:	fb5a 3319 	smmlar	r3, sl, r9, r3
 800d194:	40b3      	lsls	r3, r6
 800d196:	005d      	lsls	r5, r3, #1
 800d198:	f8db 2008 	ldr.w	r2, [fp, #8]
 800d19c:	f305 051e 	ssat	r5, #31, r5
 800d1a0:	006d      	lsls	r5, r5, #1
 800d1a2:	fa85 f282 	qadd	r2, r2, r5
 800d1a6:	9d03      	ldr	r5, [sp, #12]
 800d1a8:	f8cb 2008 	str.w	r2, [fp, #8]
 800d1ac:	2d02      	cmp	r5, #2
 800d1ae:	d051      	beq.n	800d254 <greq_process+0x514>
 800d1b0:	9a02      	ldr	r2, [sp, #8]
 800d1b2:	f9b2 8008 	ldrsh.w	r8, [r2, #8]
 800d1b6:	ea4f 3888 	mov.w	r8, r8, lsl #14
 800d1ba:	fb50 f218 	smmulr	r2, r0, r8
 800d1be:	fb60 2014 	smmlsr	r0, r0, r4, r2
 800d1c2:	fb57 0013 	smmlar	r0, r7, r3, r0
 800d1c6:	fb5a 0011 	smmlar	r0, sl, r1, r0
 800d1ca:	fa00 f906 	lsl.w	r9, r0, r6
 800d1ce:	ea4f 0149 	mov.w	r1, r9, lsl #1
 800d1d2:	f8db 2010 	ldr.w	r2, [fp, #16]
 800d1d6:	f301 011e 	ssat	r1, #31, r1
 800d1da:	0049      	lsls	r1, r1, #1
 800d1dc:	fa81 f282 	qadd	r2, r2, r1
 800d1e0:	f8cb 2010 	str.w	r2, [fp, #16]
 800d1e4:	9905      	ldr	r1, [sp, #20]
 800d1e6:	f841 3c04 	str.w	r3, [r1, #-4]
 800d1ea:	9b04      	ldr	r3, [sp, #16]
 800d1ec:	f841 8c10 	str.w	r8, [r1, #-16]
 800d1f0:	3310      	adds	r3, #16
 800d1f2:	9304      	str	r3, [sp, #16]
 800d1f4:	9b01      	ldr	r3, [sp, #4]
 800d1f6:	f841 cc0c 	str.w	ip, [r1, #-12]
 800d1fa:	3310      	adds	r3, #16
 800d1fc:	9301      	str	r3, [sp, #4]
 800d1fe:	f101 0310 	add.w	r3, r1, #16
 800d202:	9305      	str	r3, [sp, #20]
 800d204:	9b07      	ldr	r3, [sp, #28]
 800d206:	f841 9c08 	str.w	r9, [r1, #-8]
 800d20a:	3b01      	subs	r3, #1
 800d20c:	9307      	str	r3, [sp, #28]
 800d20e:	f47f ae29 	bne.w	800ce64 <greq_process+0x124>
 800d212:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d214:	2b00      	cmp	r3, #0
 800d216:	f77f adcb 	ble.w	800cdb0 <greq_process+0x70>
 800d21a:	461c      	mov	r4, r3
 800d21c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d21e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d220:	3401      	adds	r4, #1
 800d222:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800d226:	3308      	adds	r3, #8
 800d228:	3204      	adds	r2, #4
 800d22a:	f933 0c06 	ldrsh.w	r0, [r3, #-6]
 800d22e:	f933 1c02 	ldrsh.w	r1, [r3, #-2]
 800d232:	f300 000f 	ssat	r0, #16, r0
 800d236:	f301 010f 	ssat	r1, #16, r1
 800d23a:	f822 0c04 	strh.w	r0, [r2, #-4]
 800d23e:	f822 1c02 	strh.w	r1, [r2, #-2]
 800d242:	3204      	adds	r2, #4
 800d244:	42a2      	cmp	r2, r4
 800d246:	f103 0308 	add.w	r3, r3, #8
 800d24a:	d1ee      	bne.n	800d22a <greq_process+0x4ea>
 800d24c:	e5b0      	b.n	800cdb0 <greq_process+0x70>
 800d24e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d250:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800d252:	e68e      	b.n	800cf72 <greq_process+0x232>
 800d254:	4699      	mov	r9, r3
 800d256:	46e0      	mov	r8, ip
 800d258:	460b      	mov	r3, r1
 800d25a:	46a4      	mov	ip, r4
 800d25c:	e7c2      	b.n	800d1e4 <greq_process+0x4a4>
 800d25e:	46c4      	mov	ip, r8
 800d260:	4613      	mov	r3, r2
 800d262:	46f0      	mov	r8, lr
 800d264:	460a      	mov	r2, r1
 800d266:	e6d4      	b.n	800d012 <greq_process+0x2d2>
 800d268:	46c4      	mov	ip, r8
 800d26a:	464b      	mov	r3, r9
 800d26c:	46a0      	mov	r8, r4
 800d26e:	4689      	mov	r9, r1
 800d270:	e7b8      	b.n	800d1e4 <greq_process+0x4a4>
 800d272:	461a      	mov	r2, r3
 800d274:	46e0      	mov	r8, ip
 800d276:	460b      	mov	r3, r1
 800d278:	46f4      	mov	ip, lr
 800d27a:	e6ca      	b.n	800d012 <greq_process+0x2d2>
 800d27c:	f04f 30ff 	mov.w	r0, #4294967295
 800d280:	4770      	bx	lr
 800d282:	f06f 0001 	mvn.w	r0, #1
 800d286:	4770      	bx	lr
 800d288:	f06f 0004 	mvn.w	r0, #4
 800d28c:	4770      	bx	lr
 800d28e:	f06f 0005 	mvn.w	r0, #5
 800d292:	e58e      	b.n	800cdb2 <greq_process+0x72>

0800d294 <_Znaj>:
 800d294:	f000 b800 	b.w	800d298 <_Znwj>

0800d298 <_Znwj>:
 800d298:	2801      	cmp	r0, #1
 800d29a:	bf38      	it	cc
 800d29c:	2001      	movcc	r0, #1
 800d29e:	b510      	push	{r4, lr}
 800d2a0:	4604      	mov	r4, r0
 800d2a2:	4620      	mov	r0, r4
 800d2a4:	f000 f834 	bl	800d310 <malloc>
 800d2a8:	b100      	cbz	r0, 800d2ac <_Znwj+0x14>
 800d2aa:	bd10      	pop	{r4, pc}
 800d2ac:	f000 f806 	bl	800d2bc <_ZSt15get_new_handlerv>
 800d2b0:	b908      	cbnz	r0, 800d2b6 <_Znwj+0x1e>
 800d2b2:	f000 f80b 	bl	800d2cc <abort>
 800d2b6:	4780      	blx	r0
 800d2b8:	e7f3      	b.n	800d2a2 <_Znwj+0xa>
	...

0800d2bc <_ZSt15get_new_handlerv>:
 800d2bc:	4b02      	ldr	r3, [pc, #8]	@ (800d2c8 <_ZSt15get_new_handlerv+0xc>)
 800d2be:	6818      	ldr	r0, [r3, #0]
 800d2c0:	f3bf 8f5b 	dmb	ish
 800d2c4:	4770      	bx	lr
 800d2c6:	bf00      	nop
 800d2c8:	20000edc 	.word	0x20000edc

0800d2cc <abort>:
 800d2cc:	b508      	push	{r3, lr}
 800d2ce:	2006      	movs	r0, #6
 800d2d0:	f000 fb7c 	bl	800d9cc <raise>
 800d2d4:	2001      	movs	r0, #1
 800d2d6:	f7f4 f87f 	bl	80013d8 <_exit>

0800d2da <__itoa>:
 800d2da:	1e93      	subs	r3, r2, #2
 800d2dc:	2b22      	cmp	r3, #34	@ 0x22
 800d2de:	b510      	push	{r4, lr}
 800d2e0:	460c      	mov	r4, r1
 800d2e2:	d904      	bls.n	800d2ee <__itoa+0x14>
 800d2e4:	2300      	movs	r3, #0
 800d2e6:	700b      	strb	r3, [r1, #0]
 800d2e8:	461c      	mov	r4, r3
 800d2ea:	4620      	mov	r0, r4
 800d2ec:	bd10      	pop	{r4, pc}
 800d2ee:	2a0a      	cmp	r2, #10
 800d2f0:	d109      	bne.n	800d306 <__itoa+0x2c>
 800d2f2:	2800      	cmp	r0, #0
 800d2f4:	da07      	bge.n	800d306 <__itoa+0x2c>
 800d2f6:	232d      	movs	r3, #45	@ 0x2d
 800d2f8:	700b      	strb	r3, [r1, #0]
 800d2fa:	4240      	negs	r0, r0
 800d2fc:	2101      	movs	r1, #1
 800d2fe:	4421      	add	r1, r4
 800d300:	f000 f8fa 	bl	800d4f8 <__utoa>
 800d304:	e7f1      	b.n	800d2ea <__itoa+0x10>
 800d306:	2100      	movs	r1, #0
 800d308:	e7f9      	b.n	800d2fe <__itoa+0x24>

0800d30a <itoa>:
 800d30a:	f7ff bfe6 	b.w	800d2da <__itoa>
	...

0800d310 <malloc>:
 800d310:	4b02      	ldr	r3, [pc, #8]	@ (800d31c <malloc+0xc>)
 800d312:	4601      	mov	r1, r0
 800d314:	6818      	ldr	r0, [r3, #0]
 800d316:	f000 b825 	b.w	800d364 <_malloc_r>
 800d31a:	bf00      	nop
 800d31c:	200000d0 	.word	0x200000d0

0800d320 <sbrk_aligned>:
 800d320:	b570      	push	{r4, r5, r6, lr}
 800d322:	4e0f      	ldr	r6, [pc, #60]	@ (800d360 <sbrk_aligned+0x40>)
 800d324:	460c      	mov	r4, r1
 800d326:	6831      	ldr	r1, [r6, #0]
 800d328:	4605      	mov	r5, r0
 800d32a:	b911      	cbnz	r1, 800d332 <sbrk_aligned+0x12>
 800d32c:	f000 fb9e 	bl	800da6c <_sbrk_r>
 800d330:	6030      	str	r0, [r6, #0]
 800d332:	4621      	mov	r1, r4
 800d334:	4628      	mov	r0, r5
 800d336:	f000 fb99 	bl	800da6c <_sbrk_r>
 800d33a:	1c43      	adds	r3, r0, #1
 800d33c:	d103      	bne.n	800d346 <sbrk_aligned+0x26>
 800d33e:	f04f 34ff 	mov.w	r4, #4294967295
 800d342:	4620      	mov	r0, r4
 800d344:	bd70      	pop	{r4, r5, r6, pc}
 800d346:	1cc4      	adds	r4, r0, #3
 800d348:	f024 0403 	bic.w	r4, r4, #3
 800d34c:	42a0      	cmp	r0, r4
 800d34e:	d0f8      	beq.n	800d342 <sbrk_aligned+0x22>
 800d350:	1a21      	subs	r1, r4, r0
 800d352:	4628      	mov	r0, r5
 800d354:	f000 fb8a 	bl	800da6c <_sbrk_r>
 800d358:	3001      	adds	r0, #1
 800d35a:	d1f2      	bne.n	800d342 <sbrk_aligned+0x22>
 800d35c:	e7ef      	b.n	800d33e <sbrk_aligned+0x1e>
 800d35e:	bf00      	nop
 800d360:	20000ee0 	.word	0x20000ee0

0800d364 <_malloc_r>:
 800d364:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d368:	1ccd      	adds	r5, r1, #3
 800d36a:	f025 0503 	bic.w	r5, r5, #3
 800d36e:	3508      	adds	r5, #8
 800d370:	2d0c      	cmp	r5, #12
 800d372:	bf38      	it	cc
 800d374:	250c      	movcc	r5, #12
 800d376:	2d00      	cmp	r5, #0
 800d378:	4606      	mov	r6, r0
 800d37a:	db01      	blt.n	800d380 <_malloc_r+0x1c>
 800d37c:	42a9      	cmp	r1, r5
 800d37e:	d904      	bls.n	800d38a <_malloc_r+0x26>
 800d380:	230c      	movs	r3, #12
 800d382:	6033      	str	r3, [r6, #0]
 800d384:	2000      	movs	r0, #0
 800d386:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d38a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d460 <_malloc_r+0xfc>
 800d38e:	f000 f869 	bl	800d464 <__malloc_lock>
 800d392:	f8d8 3000 	ldr.w	r3, [r8]
 800d396:	461c      	mov	r4, r3
 800d398:	bb44      	cbnz	r4, 800d3ec <_malloc_r+0x88>
 800d39a:	4629      	mov	r1, r5
 800d39c:	4630      	mov	r0, r6
 800d39e:	f7ff ffbf 	bl	800d320 <sbrk_aligned>
 800d3a2:	1c43      	adds	r3, r0, #1
 800d3a4:	4604      	mov	r4, r0
 800d3a6:	d158      	bne.n	800d45a <_malloc_r+0xf6>
 800d3a8:	f8d8 4000 	ldr.w	r4, [r8]
 800d3ac:	4627      	mov	r7, r4
 800d3ae:	2f00      	cmp	r7, #0
 800d3b0:	d143      	bne.n	800d43a <_malloc_r+0xd6>
 800d3b2:	2c00      	cmp	r4, #0
 800d3b4:	d04b      	beq.n	800d44e <_malloc_r+0xea>
 800d3b6:	6823      	ldr	r3, [r4, #0]
 800d3b8:	4639      	mov	r1, r7
 800d3ba:	4630      	mov	r0, r6
 800d3bc:	eb04 0903 	add.w	r9, r4, r3
 800d3c0:	f000 fb54 	bl	800da6c <_sbrk_r>
 800d3c4:	4581      	cmp	r9, r0
 800d3c6:	d142      	bne.n	800d44e <_malloc_r+0xea>
 800d3c8:	6821      	ldr	r1, [r4, #0]
 800d3ca:	1a6d      	subs	r5, r5, r1
 800d3cc:	4629      	mov	r1, r5
 800d3ce:	4630      	mov	r0, r6
 800d3d0:	f7ff ffa6 	bl	800d320 <sbrk_aligned>
 800d3d4:	3001      	adds	r0, #1
 800d3d6:	d03a      	beq.n	800d44e <_malloc_r+0xea>
 800d3d8:	6823      	ldr	r3, [r4, #0]
 800d3da:	442b      	add	r3, r5
 800d3dc:	6023      	str	r3, [r4, #0]
 800d3de:	f8d8 3000 	ldr.w	r3, [r8]
 800d3e2:	685a      	ldr	r2, [r3, #4]
 800d3e4:	bb62      	cbnz	r2, 800d440 <_malloc_r+0xdc>
 800d3e6:	f8c8 7000 	str.w	r7, [r8]
 800d3ea:	e00f      	b.n	800d40c <_malloc_r+0xa8>
 800d3ec:	6822      	ldr	r2, [r4, #0]
 800d3ee:	1b52      	subs	r2, r2, r5
 800d3f0:	d420      	bmi.n	800d434 <_malloc_r+0xd0>
 800d3f2:	2a0b      	cmp	r2, #11
 800d3f4:	d917      	bls.n	800d426 <_malloc_r+0xc2>
 800d3f6:	1961      	adds	r1, r4, r5
 800d3f8:	42a3      	cmp	r3, r4
 800d3fa:	6025      	str	r5, [r4, #0]
 800d3fc:	bf18      	it	ne
 800d3fe:	6059      	strne	r1, [r3, #4]
 800d400:	6863      	ldr	r3, [r4, #4]
 800d402:	bf08      	it	eq
 800d404:	f8c8 1000 	streq.w	r1, [r8]
 800d408:	5162      	str	r2, [r4, r5]
 800d40a:	604b      	str	r3, [r1, #4]
 800d40c:	4630      	mov	r0, r6
 800d40e:	f000 f82f 	bl	800d470 <__malloc_unlock>
 800d412:	f104 000b 	add.w	r0, r4, #11
 800d416:	1d23      	adds	r3, r4, #4
 800d418:	f020 0007 	bic.w	r0, r0, #7
 800d41c:	1ac2      	subs	r2, r0, r3
 800d41e:	bf1c      	itt	ne
 800d420:	1a1b      	subne	r3, r3, r0
 800d422:	50a3      	strne	r3, [r4, r2]
 800d424:	e7af      	b.n	800d386 <_malloc_r+0x22>
 800d426:	6862      	ldr	r2, [r4, #4]
 800d428:	42a3      	cmp	r3, r4
 800d42a:	bf0c      	ite	eq
 800d42c:	f8c8 2000 	streq.w	r2, [r8]
 800d430:	605a      	strne	r2, [r3, #4]
 800d432:	e7eb      	b.n	800d40c <_malloc_r+0xa8>
 800d434:	4623      	mov	r3, r4
 800d436:	6864      	ldr	r4, [r4, #4]
 800d438:	e7ae      	b.n	800d398 <_malloc_r+0x34>
 800d43a:	463c      	mov	r4, r7
 800d43c:	687f      	ldr	r7, [r7, #4]
 800d43e:	e7b6      	b.n	800d3ae <_malloc_r+0x4a>
 800d440:	461a      	mov	r2, r3
 800d442:	685b      	ldr	r3, [r3, #4]
 800d444:	42a3      	cmp	r3, r4
 800d446:	d1fb      	bne.n	800d440 <_malloc_r+0xdc>
 800d448:	2300      	movs	r3, #0
 800d44a:	6053      	str	r3, [r2, #4]
 800d44c:	e7de      	b.n	800d40c <_malloc_r+0xa8>
 800d44e:	230c      	movs	r3, #12
 800d450:	6033      	str	r3, [r6, #0]
 800d452:	4630      	mov	r0, r6
 800d454:	f000 f80c 	bl	800d470 <__malloc_unlock>
 800d458:	e794      	b.n	800d384 <_malloc_r+0x20>
 800d45a:	6005      	str	r5, [r0, #0]
 800d45c:	e7d6      	b.n	800d40c <_malloc_r+0xa8>
 800d45e:	bf00      	nop
 800d460:	20000ee4 	.word	0x20000ee4

0800d464 <__malloc_lock>:
 800d464:	4801      	ldr	r0, [pc, #4]	@ (800d46c <__malloc_lock+0x8>)
 800d466:	f000 bb4e 	b.w	800db06 <__retarget_lock_acquire_recursive>
 800d46a:	bf00      	nop
 800d46c:	20001028 	.word	0x20001028

0800d470 <__malloc_unlock>:
 800d470:	4801      	ldr	r0, [pc, #4]	@ (800d478 <__malloc_unlock+0x8>)
 800d472:	f000 bb49 	b.w	800db08 <__retarget_lock_release_recursive>
 800d476:	bf00      	nop
 800d478:	20001028 	.word	0x20001028

0800d47c <rand>:
 800d47c:	4b16      	ldr	r3, [pc, #88]	@ (800d4d8 <rand+0x5c>)
 800d47e:	b510      	push	{r4, lr}
 800d480:	681c      	ldr	r4, [r3, #0]
 800d482:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800d484:	b9b3      	cbnz	r3, 800d4b4 <rand+0x38>
 800d486:	2018      	movs	r0, #24
 800d488:	f7ff ff42 	bl	800d310 <malloc>
 800d48c:	4602      	mov	r2, r0
 800d48e:	6320      	str	r0, [r4, #48]	@ 0x30
 800d490:	b920      	cbnz	r0, 800d49c <rand+0x20>
 800d492:	4b12      	ldr	r3, [pc, #72]	@ (800d4dc <rand+0x60>)
 800d494:	4812      	ldr	r0, [pc, #72]	@ (800d4e0 <rand+0x64>)
 800d496:	2152      	movs	r1, #82	@ 0x52
 800d498:	f000 fb46 	bl	800db28 <__assert_func>
 800d49c:	4911      	ldr	r1, [pc, #68]	@ (800d4e4 <rand+0x68>)
 800d49e:	4b12      	ldr	r3, [pc, #72]	@ (800d4e8 <rand+0x6c>)
 800d4a0:	e9c0 1300 	strd	r1, r3, [r0]
 800d4a4:	4b11      	ldr	r3, [pc, #68]	@ (800d4ec <rand+0x70>)
 800d4a6:	6083      	str	r3, [r0, #8]
 800d4a8:	230b      	movs	r3, #11
 800d4aa:	8183      	strh	r3, [r0, #12]
 800d4ac:	2100      	movs	r1, #0
 800d4ae:	2001      	movs	r0, #1
 800d4b0:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800d4b4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800d4b6:	480e      	ldr	r0, [pc, #56]	@ (800d4f0 <rand+0x74>)
 800d4b8:	690b      	ldr	r3, [r1, #16]
 800d4ba:	694c      	ldr	r4, [r1, #20]
 800d4bc:	4a0d      	ldr	r2, [pc, #52]	@ (800d4f4 <rand+0x78>)
 800d4be:	4358      	muls	r0, r3
 800d4c0:	fb02 0004 	mla	r0, r2, r4, r0
 800d4c4:	fba3 3202 	umull	r3, r2, r3, r2
 800d4c8:	3301      	adds	r3, #1
 800d4ca:	eb40 0002 	adc.w	r0, r0, r2
 800d4ce:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800d4d2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800d4d6:	bd10      	pop	{r4, pc}
 800d4d8:	200000d0 	.word	0x200000d0
 800d4dc:	0800f1b4 	.word	0x0800f1b4
 800d4e0:	0800f1cb 	.word	0x0800f1cb
 800d4e4:	abcd330e 	.word	0xabcd330e
 800d4e8:	e66d1234 	.word	0xe66d1234
 800d4ec:	0005deec 	.word	0x0005deec
 800d4f0:	5851f42d 	.word	0x5851f42d
 800d4f4:	4c957f2d 	.word	0x4c957f2d

0800d4f8 <__utoa>:
 800d4f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d4fa:	4c1f      	ldr	r4, [pc, #124]	@ (800d578 <__utoa+0x80>)
 800d4fc:	b08b      	sub	sp, #44	@ 0x2c
 800d4fe:	4605      	mov	r5, r0
 800d500:	460b      	mov	r3, r1
 800d502:	466e      	mov	r6, sp
 800d504:	f104 0c20 	add.w	ip, r4, #32
 800d508:	6820      	ldr	r0, [r4, #0]
 800d50a:	6861      	ldr	r1, [r4, #4]
 800d50c:	4637      	mov	r7, r6
 800d50e:	c703      	stmia	r7!, {r0, r1}
 800d510:	3408      	adds	r4, #8
 800d512:	4564      	cmp	r4, ip
 800d514:	463e      	mov	r6, r7
 800d516:	d1f7      	bne.n	800d508 <__utoa+0x10>
 800d518:	7921      	ldrb	r1, [r4, #4]
 800d51a:	7139      	strb	r1, [r7, #4]
 800d51c:	1e91      	subs	r1, r2, #2
 800d51e:	6820      	ldr	r0, [r4, #0]
 800d520:	6038      	str	r0, [r7, #0]
 800d522:	2922      	cmp	r1, #34	@ 0x22
 800d524:	f04f 0100 	mov.w	r1, #0
 800d528:	d904      	bls.n	800d534 <__utoa+0x3c>
 800d52a:	7019      	strb	r1, [r3, #0]
 800d52c:	460b      	mov	r3, r1
 800d52e:	4618      	mov	r0, r3
 800d530:	b00b      	add	sp, #44	@ 0x2c
 800d532:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d534:	1e58      	subs	r0, r3, #1
 800d536:	4684      	mov	ip, r0
 800d538:	fbb5 f7f2 	udiv	r7, r5, r2
 800d53c:	fb02 5617 	mls	r6, r2, r7, r5
 800d540:	3628      	adds	r6, #40	@ 0x28
 800d542:	446e      	add	r6, sp
 800d544:	460c      	mov	r4, r1
 800d546:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800d54a:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800d54e:	462e      	mov	r6, r5
 800d550:	42b2      	cmp	r2, r6
 800d552:	f101 0101 	add.w	r1, r1, #1
 800d556:	463d      	mov	r5, r7
 800d558:	d9ee      	bls.n	800d538 <__utoa+0x40>
 800d55a:	2200      	movs	r2, #0
 800d55c:	545a      	strb	r2, [r3, r1]
 800d55e:	1919      	adds	r1, r3, r4
 800d560:	1aa5      	subs	r5, r4, r2
 800d562:	42aa      	cmp	r2, r5
 800d564:	dae3      	bge.n	800d52e <__utoa+0x36>
 800d566:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800d56a:	780e      	ldrb	r6, [r1, #0]
 800d56c:	7006      	strb	r6, [r0, #0]
 800d56e:	3201      	adds	r2, #1
 800d570:	f801 5901 	strb.w	r5, [r1], #-1
 800d574:	e7f4      	b.n	800d560 <__utoa+0x68>
 800d576:	bf00      	nop
 800d578:	0800f223 	.word	0x0800f223

0800d57c <std>:
 800d57c:	2300      	movs	r3, #0
 800d57e:	b510      	push	{r4, lr}
 800d580:	4604      	mov	r4, r0
 800d582:	e9c0 3300 	strd	r3, r3, [r0]
 800d586:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d58a:	6083      	str	r3, [r0, #8]
 800d58c:	8181      	strh	r1, [r0, #12]
 800d58e:	6643      	str	r3, [r0, #100]	@ 0x64
 800d590:	81c2      	strh	r2, [r0, #14]
 800d592:	6183      	str	r3, [r0, #24]
 800d594:	4619      	mov	r1, r3
 800d596:	2208      	movs	r2, #8
 800d598:	305c      	adds	r0, #92	@ 0x5c
 800d59a:	f000 f9e7 	bl	800d96c <memset>
 800d59e:	4b0d      	ldr	r3, [pc, #52]	@ (800d5d4 <std+0x58>)
 800d5a0:	6263      	str	r3, [r4, #36]	@ 0x24
 800d5a2:	4b0d      	ldr	r3, [pc, #52]	@ (800d5d8 <std+0x5c>)
 800d5a4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d5a6:	4b0d      	ldr	r3, [pc, #52]	@ (800d5dc <std+0x60>)
 800d5a8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d5aa:	4b0d      	ldr	r3, [pc, #52]	@ (800d5e0 <std+0x64>)
 800d5ac:	6323      	str	r3, [r4, #48]	@ 0x30
 800d5ae:	4b0d      	ldr	r3, [pc, #52]	@ (800d5e4 <std+0x68>)
 800d5b0:	6224      	str	r4, [r4, #32]
 800d5b2:	429c      	cmp	r4, r3
 800d5b4:	d006      	beq.n	800d5c4 <std+0x48>
 800d5b6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d5ba:	4294      	cmp	r4, r2
 800d5bc:	d002      	beq.n	800d5c4 <std+0x48>
 800d5be:	33d0      	adds	r3, #208	@ 0xd0
 800d5c0:	429c      	cmp	r4, r3
 800d5c2:	d105      	bne.n	800d5d0 <std+0x54>
 800d5c4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d5c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d5cc:	f000 ba9a 	b.w	800db04 <__retarget_lock_init_recursive>
 800d5d0:	bd10      	pop	{r4, pc}
 800d5d2:	bf00      	nop
 800d5d4:	0800d7bd 	.word	0x0800d7bd
 800d5d8:	0800d7df 	.word	0x0800d7df
 800d5dc:	0800d817 	.word	0x0800d817
 800d5e0:	0800d83b 	.word	0x0800d83b
 800d5e4:	20000ee8 	.word	0x20000ee8

0800d5e8 <stdio_exit_handler>:
 800d5e8:	4a02      	ldr	r2, [pc, #8]	@ (800d5f4 <stdio_exit_handler+0xc>)
 800d5ea:	4903      	ldr	r1, [pc, #12]	@ (800d5f8 <stdio_exit_handler+0x10>)
 800d5ec:	4803      	ldr	r0, [pc, #12]	@ (800d5fc <stdio_exit_handler+0x14>)
 800d5ee:	f000 b869 	b.w	800d6c4 <_fwalk_sglue>
 800d5f2:	bf00      	nop
 800d5f4:	200000c4 	.word	0x200000c4
 800d5f8:	0800dd01 	.word	0x0800dd01
 800d5fc:	200000d4 	.word	0x200000d4

0800d600 <cleanup_stdio>:
 800d600:	6841      	ldr	r1, [r0, #4]
 800d602:	4b0c      	ldr	r3, [pc, #48]	@ (800d634 <cleanup_stdio+0x34>)
 800d604:	4299      	cmp	r1, r3
 800d606:	b510      	push	{r4, lr}
 800d608:	4604      	mov	r4, r0
 800d60a:	d001      	beq.n	800d610 <cleanup_stdio+0x10>
 800d60c:	f000 fb78 	bl	800dd00 <_fflush_r>
 800d610:	68a1      	ldr	r1, [r4, #8]
 800d612:	4b09      	ldr	r3, [pc, #36]	@ (800d638 <cleanup_stdio+0x38>)
 800d614:	4299      	cmp	r1, r3
 800d616:	d002      	beq.n	800d61e <cleanup_stdio+0x1e>
 800d618:	4620      	mov	r0, r4
 800d61a:	f000 fb71 	bl	800dd00 <_fflush_r>
 800d61e:	68e1      	ldr	r1, [r4, #12]
 800d620:	4b06      	ldr	r3, [pc, #24]	@ (800d63c <cleanup_stdio+0x3c>)
 800d622:	4299      	cmp	r1, r3
 800d624:	d004      	beq.n	800d630 <cleanup_stdio+0x30>
 800d626:	4620      	mov	r0, r4
 800d628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d62c:	f000 bb68 	b.w	800dd00 <_fflush_r>
 800d630:	bd10      	pop	{r4, pc}
 800d632:	bf00      	nop
 800d634:	20000ee8 	.word	0x20000ee8
 800d638:	20000f50 	.word	0x20000f50
 800d63c:	20000fb8 	.word	0x20000fb8

0800d640 <global_stdio_init.part.0>:
 800d640:	b510      	push	{r4, lr}
 800d642:	4b0b      	ldr	r3, [pc, #44]	@ (800d670 <global_stdio_init.part.0+0x30>)
 800d644:	4c0b      	ldr	r4, [pc, #44]	@ (800d674 <global_stdio_init.part.0+0x34>)
 800d646:	4a0c      	ldr	r2, [pc, #48]	@ (800d678 <global_stdio_init.part.0+0x38>)
 800d648:	601a      	str	r2, [r3, #0]
 800d64a:	4620      	mov	r0, r4
 800d64c:	2200      	movs	r2, #0
 800d64e:	2104      	movs	r1, #4
 800d650:	f7ff ff94 	bl	800d57c <std>
 800d654:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d658:	2201      	movs	r2, #1
 800d65a:	2109      	movs	r1, #9
 800d65c:	f7ff ff8e 	bl	800d57c <std>
 800d660:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d664:	2202      	movs	r2, #2
 800d666:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d66a:	2112      	movs	r1, #18
 800d66c:	f7ff bf86 	b.w	800d57c <std>
 800d670:	20001020 	.word	0x20001020
 800d674:	20000ee8 	.word	0x20000ee8
 800d678:	0800d5e9 	.word	0x0800d5e9

0800d67c <__sfp_lock_acquire>:
 800d67c:	4801      	ldr	r0, [pc, #4]	@ (800d684 <__sfp_lock_acquire+0x8>)
 800d67e:	f000 ba42 	b.w	800db06 <__retarget_lock_acquire_recursive>
 800d682:	bf00      	nop
 800d684:	20001029 	.word	0x20001029

0800d688 <__sfp_lock_release>:
 800d688:	4801      	ldr	r0, [pc, #4]	@ (800d690 <__sfp_lock_release+0x8>)
 800d68a:	f000 ba3d 	b.w	800db08 <__retarget_lock_release_recursive>
 800d68e:	bf00      	nop
 800d690:	20001029 	.word	0x20001029

0800d694 <__sinit>:
 800d694:	b510      	push	{r4, lr}
 800d696:	4604      	mov	r4, r0
 800d698:	f7ff fff0 	bl	800d67c <__sfp_lock_acquire>
 800d69c:	6a23      	ldr	r3, [r4, #32]
 800d69e:	b11b      	cbz	r3, 800d6a8 <__sinit+0x14>
 800d6a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d6a4:	f7ff bff0 	b.w	800d688 <__sfp_lock_release>
 800d6a8:	4b04      	ldr	r3, [pc, #16]	@ (800d6bc <__sinit+0x28>)
 800d6aa:	6223      	str	r3, [r4, #32]
 800d6ac:	4b04      	ldr	r3, [pc, #16]	@ (800d6c0 <__sinit+0x2c>)
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d1f5      	bne.n	800d6a0 <__sinit+0xc>
 800d6b4:	f7ff ffc4 	bl	800d640 <global_stdio_init.part.0>
 800d6b8:	e7f2      	b.n	800d6a0 <__sinit+0xc>
 800d6ba:	bf00      	nop
 800d6bc:	0800d601 	.word	0x0800d601
 800d6c0:	20001020 	.word	0x20001020

0800d6c4 <_fwalk_sglue>:
 800d6c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d6c8:	4607      	mov	r7, r0
 800d6ca:	4688      	mov	r8, r1
 800d6cc:	4614      	mov	r4, r2
 800d6ce:	2600      	movs	r6, #0
 800d6d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d6d4:	f1b9 0901 	subs.w	r9, r9, #1
 800d6d8:	d505      	bpl.n	800d6e6 <_fwalk_sglue+0x22>
 800d6da:	6824      	ldr	r4, [r4, #0]
 800d6dc:	2c00      	cmp	r4, #0
 800d6de:	d1f7      	bne.n	800d6d0 <_fwalk_sglue+0xc>
 800d6e0:	4630      	mov	r0, r6
 800d6e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6e6:	89ab      	ldrh	r3, [r5, #12]
 800d6e8:	2b01      	cmp	r3, #1
 800d6ea:	d907      	bls.n	800d6fc <_fwalk_sglue+0x38>
 800d6ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d6f0:	3301      	adds	r3, #1
 800d6f2:	d003      	beq.n	800d6fc <_fwalk_sglue+0x38>
 800d6f4:	4629      	mov	r1, r5
 800d6f6:	4638      	mov	r0, r7
 800d6f8:	47c0      	blx	r8
 800d6fa:	4306      	orrs	r6, r0
 800d6fc:	3568      	adds	r5, #104	@ 0x68
 800d6fe:	e7e9      	b.n	800d6d4 <_fwalk_sglue+0x10>

0800d700 <_puts_r>:
 800d700:	6a03      	ldr	r3, [r0, #32]
 800d702:	b570      	push	{r4, r5, r6, lr}
 800d704:	6884      	ldr	r4, [r0, #8]
 800d706:	4605      	mov	r5, r0
 800d708:	460e      	mov	r6, r1
 800d70a:	b90b      	cbnz	r3, 800d710 <_puts_r+0x10>
 800d70c:	f7ff ffc2 	bl	800d694 <__sinit>
 800d710:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d712:	07db      	lsls	r3, r3, #31
 800d714:	d405      	bmi.n	800d722 <_puts_r+0x22>
 800d716:	89a3      	ldrh	r3, [r4, #12]
 800d718:	0598      	lsls	r0, r3, #22
 800d71a:	d402      	bmi.n	800d722 <_puts_r+0x22>
 800d71c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d71e:	f000 f9f2 	bl	800db06 <__retarget_lock_acquire_recursive>
 800d722:	89a3      	ldrh	r3, [r4, #12]
 800d724:	0719      	lsls	r1, r3, #28
 800d726:	d502      	bpl.n	800d72e <_puts_r+0x2e>
 800d728:	6923      	ldr	r3, [r4, #16]
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d135      	bne.n	800d79a <_puts_r+0x9a>
 800d72e:	4621      	mov	r1, r4
 800d730:	4628      	mov	r0, r5
 800d732:	f000 f8c5 	bl	800d8c0 <__swsetup_r>
 800d736:	b380      	cbz	r0, 800d79a <_puts_r+0x9a>
 800d738:	f04f 35ff 	mov.w	r5, #4294967295
 800d73c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d73e:	07da      	lsls	r2, r3, #31
 800d740:	d405      	bmi.n	800d74e <_puts_r+0x4e>
 800d742:	89a3      	ldrh	r3, [r4, #12]
 800d744:	059b      	lsls	r3, r3, #22
 800d746:	d402      	bmi.n	800d74e <_puts_r+0x4e>
 800d748:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d74a:	f000 f9dd 	bl	800db08 <__retarget_lock_release_recursive>
 800d74e:	4628      	mov	r0, r5
 800d750:	bd70      	pop	{r4, r5, r6, pc}
 800d752:	2b00      	cmp	r3, #0
 800d754:	da04      	bge.n	800d760 <_puts_r+0x60>
 800d756:	69a2      	ldr	r2, [r4, #24]
 800d758:	429a      	cmp	r2, r3
 800d75a:	dc17      	bgt.n	800d78c <_puts_r+0x8c>
 800d75c:	290a      	cmp	r1, #10
 800d75e:	d015      	beq.n	800d78c <_puts_r+0x8c>
 800d760:	6823      	ldr	r3, [r4, #0]
 800d762:	1c5a      	adds	r2, r3, #1
 800d764:	6022      	str	r2, [r4, #0]
 800d766:	7019      	strb	r1, [r3, #0]
 800d768:	68a3      	ldr	r3, [r4, #8]
 800d76a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d76e:	3b01      	subs	r3, #1
 800d770:	60a3      	str	r3, [r4, #8]
 800d772:	2900      	cmp	r1, #0
 800d774:	d1ed      	bne.n	800d752 <_puts_r+0x52>
 800d776:	2b00      	cmp	r3, #0
 800d778:	da11      	bge.n	800d79e <_puts_r+0x9e>
 800d77a:	4622      	mov	r2, r4
 800d77c:	210a      	movs	r1, #10
 800d77e:	4628      	mov	r0, r5
 800d780:	f000 f85f 	bl	800d842 <__swbuf_r>
 800d784:	3001      	adds	r0, #1
 800d786:	d0d7      	beq.n	800d738 <_puts_r+0x38>
 800d788:	250a      	movs	r5, #10
 800d78a:	e7d7      	b.n	800d73c <_puts_r+0x3c>
 800d78c:	4622      	mov	r2, r4
 800d78e:	4628      	mov	r0, r5
 800d790:	f000 f857 	bl	800d842 <__swbuf_r>
 800d794:	3001      	adds	r0, #1
 800d796:	d1e7      	bne.n	800d768 <_puts_r+0x68>
 800d798:	e7ce      	b.n	800d738 <_puts_r+0x38>
 800d79a:	3e01      	subs	r6, #1
 800d79c:	e7e4      	b.n	800d768 <_puts_r+0x68>
 800d79e:	6823      	ldr	r3, [r4, #0]
 800d7a0:	1c5a      	adds	r2, r3, #1
 800d7a2:	6022      	str	r2, [r4, #0]
 800d7a4:	220a      	movs	r2, #10
 800d7a6:	701a      	strb	r2, [r3, #0]
 800d7a8:	e7ee      	b.n	800d788 <_puts_r+0x88>
	...

0800d7ac <puts>:
 800d7ac:	4b02      	ldr	r3, [pc, #8]	@ (800d7b8 <puts+0xc>)
 800d7ae:	4601      	mov	r1, r0
 800d7b0:	6818      	ldr	r0, [r3, #0]
 800d7b2:	f7ff bfa5 	b.w	800d700 <_puts_r>
 800d7b6:	bf00      	nop
 800d7b8:	200000d0 	.word	0x200000d0

0800d7bc <__sread>:
 800d7bc:	b510      	push	{r4, lr}
 800d7be:	460c      	mov	r4, r1
 800d7c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7c4:	f000 f92c 	bl	800da20 <_read_r>
 800d7c8:	2800      	cmp	r0, #0
 800d7ca:	bfab      	itete	ge
 800d7cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d7ce:	89a3      	ldrhlt	r3, [r4, #12]
 800d7d0:	181b      	addge	r3, r3, r0
 800d7d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d7d6:	bfac      	ite	ge
 800d7d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d7da:	81a3      	strhlt	r3, [r4, #12]
 800d7dc:	bd10      	pop	{r4, pc}

0800d7de <__swrite>:
 800d7de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7e2:	461f      	mov	r7, r3
 800d7e4:	898b      	ldrh	r3, [r1, #12]
 800d7e6:	05db      	lsls	r3, r3, #23
 800d7e8:	4605      	mov	r5, r0
 800d7ea:	460c      	mov	r4, r1
 800d7ec:	4616      	mov	r6, r2
 800d7ee:	d505      	bpl.n	800d7fc <__swrite+0x1e>
 800d7f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7f4:	2302      	movs	r3, #2
 800d7f6:	2200      	movs	r2, #0
 800d7f8:	f000 f900 	bl	800d9fc <_lseek_r>
 800d7fc:	89a3      	ldrh	r3, [r4, #12]
 800d7fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d802:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d806:	81a3      	strh	r3, [r4, #12]
 800d808:	4632      	mov	r2, r6
 800d80a:	463b      	mov	r3, r7
 800d80c:	4628      	mov	r0, r5
 800d80e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d812:	f000 b93b 	b.w	800da8c <_write_r>

0800d816 <__sseek>:
 800d816:	b510      	push	{r4, lr}
 800d818:	460c      	mov	r4, r1
 800d81a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d81e:	f000 f8ed 	bl	800d9fc <_lseek_r>
 800d822:	1c43      	adds	r3, r0, #1
 800d824:	89a3      	ldrh	r3, [r4, #12]
 800d826:	bf15      	itete	ne
 800d828:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d82a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d82e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d832:	81a3      	strheq	r3, [r4, #12]
 800d834:	bf18      	it	ne
 800d836:	81a3      	strhne	r3, [r4, #12]
 800d838:	bd10      	pop	{r4, pc}

0800d83a <__sclose>:
 800d83a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d83e:	f000 b8cd 	b.w	800d9dc <_close_r>

0800d842 <__swbuf_r>:
 800d842:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d844:	460e      	mov	r6, r1
 800d846:	4614      	mov	r4, r2
 800d848:	4605      	mov	r5, r0
 800d84a:	b118      	cbz	r0, 800d854 <__swbuf_r+0x12>
 800d84c:	6a03      	ldr	r3, [r0, #32]
 800d84e:	b90b      	cbnz	r3, 800d854 <__swbuf_r+0x12>
 800d850:	f7ff ff20 	bl	800d694 <__sinit>
 800d854:	69a3      	ldr	r3, [r4, #24]
 800d856:	60a3      	str	r3, [r4, #8]
 800d858:	89a3      	ldrh	r3, [r4, #12]
 800d85a:	071a      	lsls	r2, r3, #28
 800d85c:	d501      	bpl.n	800d862 <__swbuf_r+0x20>
 800d85e:	6923      	ldr	r3, [r4, #16]
 800d860:	b943      	cbnz	r3, 800d874 <__swbuf_r+0x32>
 800d862:	4621      	mov	r1, r4
 800d864:	4628      	mov	r0, r5
 800d866:	f000 f82b 	bl	800d8c0 <__swsetup_r>
 800d86a:	b118      	cbz	r0, 800d874 <__swbuf_r+0x32>
 800d86c:	f04f 37ff 	mov.w	r7, #4294967295
 800d870:	4638      	mov	r0, r7
 800d872:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d874:	6823      	ldr	r3, [r4, #0]
 800d876:	6922      	ldr	r2, [r4, #16]
 800d878:	1a98      	subs	r0, r3, r2
 800d87a:	6963      	ldr	r3, [r4, #20]
 800d87c:	b2f6      	uxtb	r6, r6
 800d87e:	4283      	cmp	r3, r0
 800d880:	4637      	mov	r7, r6
 800d882:	dc05      	bgt.n	800d890 <__swbuf_r+0x4e>
 800d884:	4621      	mov	r1, r4
 800d886:	4628      	mov	r0, r5
 800d888:	f000 fa3a 	bl	800dd00 <_fflush_r>
 800d88c:	2800      	cmp	r0, #0
 800d88e:	d1ed      	bne.n	800d86c <__swbuf_r+0x2a>
 800d890:	68a3      	ldr	r3, [r4, #8]
 800d892:	3b01      	subs	r3, #1
 800d894:	60a3      	str	r3, [r4, #8]
 800d896:	6823      	ldr	r3, [r4, #0]
 800d898:	1c5a      	adds	r2, r3, #1
 800d89a:	6022      	str	r2, [r4, #0]
 800d89c:	701e      	strb	r6, [r3, #0]
 800d89e:	6962      	ldr	r2, [r4, #20]
 800d8a0:	1c43      	adds	r3, r0, #1
 800d8a2:	429a      	cmp	r2, r3
 800d8a4:	d004      	beq.n	800d8b0 <__swbuf_r+0x6e>
 800d8a6:	89a3      	ldrh	r3, [r4, #12]
 800d8a8:	07db      	lsls	r3, r3, #31
 800d8aa:	d5e1      	bpl.n	800d870 <__swbuf_r+0x2e>
 800d8ac:	2e0a      	cmp	r6, #10
 800d8ae:	d1df      	bne.n	800d870 <__swbuf_r+0x2e>
 800d8b0:	4621      	mov	r1, r4
 800d8b2:	4628      	mov	r0, r5
 800d8b4:	f000 fa24 	bl	800dd00 <_fflush_r>
 800d8b8:	2800      	cmp	r0, #0
 800d8ba:	d0d9      	beq.n	800d870 <__swbuf_r+0x2e>
 800d8bc:	e7d6      	b.n	800d86c <__swbuf_r+0x2a>
	...

0800d8c0 <__swsetup_r>:
 800d8c0:	b538      	push	{r3, r4, r5, lr}
 800d8c2:	4b29      	ldr	r3, [pc, #164]	@ (800d968 <__swsetup_r+0xa8>)
 800d8c4:	4605      	mov	r5, r0
 800d8c6:	6818      	ldr	r0, [r3, #0]
 800d8c8:	460c      	mov	r4, r1
 800d8ca:	b118      	cbz	r0, 800d8d4 <__swsetup_r+0x14>
 800d8cc:	6a03      	ldr	r3, [r0, #32]
 800d8ce:	b90b      	cbnz	r3, 800d8d4 <__swsetup_r+0x14>
 800d8d0:	f7ff fee0 	bl	800d694 <__sinit>
 800d8d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8d8:	0719      	lsls	r1, r3, #28
 800d8da:	d422      	bmi.n	800d922 <__swsetup_r+0x62>
 800d8dc:	06da      	lsls	r2, r3, #27
 800d8de:	d407      	bmi.n	800d8f0 <__swsetup_r+0x30>
 800d8e0:	2209      	movs	r2, #9
 800d8e2:	602a      	str	r2, [r5, #0]
 800d8e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d8e8:	81a3      	strh	r3, [r4, #12]
 800d8ea:	f04f 30ff 	mov.w	r0, #4294967295
 800d8ee:	e033      	b.n	800d958 <__swsetup_r+0x98>
 800d8f0:	0758      	lsls	r0, r3, #29
 800d8f2:	d512      	bpl.n	800d91a <__swsetup_r+0x5a>
 800d8f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d8f6:	b141      	cbz	r1, 800d90a <__swsetup_r+0x4a>
 800d8f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d8fc:	4299      	cmp	r1, r3
 800d8fe:	d002      	beq.n	800d906 <__swsetup_r+0x46>
 800d900:	4628      	mov	r0, r5
 800d902:	f000 f92f 	bl	800db64 <_free_r>
 800d906:	2300      	movs	r3, #0
 800d908:	6363      	str	r3, [r4, #52]	@ 0x34
 800d90a:	89a3      	ldrh	r3, [r4, #12]
 800d90c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d910:	81a3      	strh	r3, [r4, #12]
 800d912:	2300      	movs	r3, #0
 800d914:	6063      	str	r3, [r4, #4]
 800d916:	6923      	ldr	r3, [r4, #16]
 800d918:	6023      	str	r3, [r4, #0]
 800d91a:	89a3      	ldrh	r3, [r4, #12]
 800d91c:	f043 0308 	orr.w	r3, r3, #8
 800d920:	81a3      	strh	r3, [r4, #12]
 800d922:	6923      	ldr	r3, [r4, #16]
 800d924:	b94b      	cbnz	r3, 800d93a <__swsetup_r+0x7a>
 800d926:	89a3      	ldrh	r3, [r4, #12]
 800d928:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d92c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d930:	d003      	beq.n	800d93a <__swsetup_r+0x7a>
 800d932:	4621      	mov	r1, r4
 800d934:	4628      	mov	r0, r5
 800d936:	f000 fa43 	bl	800ddc0 <__smakebuf_r>
 800d93a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d93e:	f013 0201 	ands.w	r2, r3, #1
 800d942:	d00a      	beq.n	800d95a <__swsetup_r+0x9a>
 800d944:	2200      	movs	r2, #0
 800d946:	60a2      	str	r2, [r4, #8]
 800d948:	6962      	ldr	r2, [r4, #20]
 800d94a:	4252      	negs	r2, r2
 800d94c:	61a2      	str	r2, [r4, #24]
 800d94e:	6922      	ldr	r2, [r4, #16]
 800d950:	b942      	cbnz	r2, 800d964 <__swsetup_r+0xa4>
 800d952:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d956:	d1c5      	bne.n	800d8e4 <__swsetup_r+0x24>
 800d958:	bd38      	pop	{r3, r4, r5, pc}
 800d95a:	0799      	lsls	r1, r3, #30
 800d95c:	bf58      	it	pl
 800d95e:	6962      	ldrpl	r2, [r4, #20]
 800d960:	60a2      	str	r2, [r4, #8]
 800d962:	e7f4      	b.n	800d94e <__swsetup_r+0x8e>
 800d964:	2000      	movs	r0, #0
 800d966:	e7f7      	b.n	800d958 <__swsetup_r+0x98>
 800d968:	200000d0 	.word	0x200000d0

0800d96c <memset>:
 800d96c:	4402      	add	r2, r0
 800d96e:	4603      	mov	r3, r0
 800d970:	4293      	cmp	r3, r2
 800d972:	d100      	bne.n	800d976 <memset+0xa>
 800d974:	4770      	bx	lr
 800d976:	f803 1b01 	strb.w	r1, [r3], #1
 800d97a:	e7f9      	b.n	800d970 <memset+0x4>

0800d97c <_raise_r>:
 800d97c:	291f      	cmp	r1, #31
 800d97e:	b538      	push	{r3, r4, r5, lr}
 800d980:	4605      	mov	r5, r0
 800d982:	460c      	mov	r4, r1
 800d984:	d904      	bls.n	800d990 <_raise_r+0x14>
 800d986:	2316      	movs	r3, #22
 800d988:	6003      	str	r3, [r0, #0]
 800d98a:	f04f 30ff 	mov.w	r0, #4294967295
 800d98e:	bd38      	pop	{r3, r4, r5, pc}
 800d990:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d992:	b112      	cbz	r2, 800d99a <_raise_r+0x1e>
 800d994:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d998:	b94b      	cbnz	r3, 800d9ae <_raise_r+0x32>
 800d99a:	4628      	mov	r0, r5
 800d99c:	f000 f864 	bl	800da68 <_getpid_r>
 800d9a0:	4622      	mov	r2, r4
 800d9a2:	4601      	mov	r1, r0
 800d9a4:	4628      	mov	r0, r5
 800d9a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d9aa:	f000 b84b 	b.w	800da44 <_kill_r>
 800d9ae:	2b01      	cmp	r3, #1
 800d9b0:	d00a      	beq.n	800d9c8 <_raise_r+0x4c>
 800d9b2:	1c59      	adds	r1, r3, #1
 800d9b4:	d103      	bne.n	800d9be <_raise_r+0x42>
 800d9b6:	2316      	movs	r3, #22
 800d9b8:	6003      	str	r3, [r0, #0]
 800d9ba:	2001      	movs	r0, #1
 800d9bc:	e7e7      	b.n	800d98e <_raise_r+0x12>
 800d9be:	2100      	movs	r1, #0
 800d9c0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d9c4:	4620      	mov	r0, r4
 800d9c6:	4798      	blx	r3
 800d9c8:	2000      	movs	r0, #0
 800d9ca:	e7e0      	b.n	800d98e <_raise_r+0x12>

0800d9cc <raise>:
 800d9cc:	4b02      	ldr	r3, [pc, #8]	@ (800d9d8 <raise+0xc>)
 800d9ce:	4601      	mov	r1, r0
 800d9d0:	6818      	ldr	r0, [r3, #0]
 800d9d2:	f7ff bfd3 	b.w	800d97c <_raise_r>
 800d9d6:	bf00      	nop
 800d9d8:	200000d0 	.word	0x200000d0

0800d9dc <_close_r>:
 800d9dc:	b538      	push	{r3, r4, r5, lr}
 800d9de:	4d06      	ldr	r5, [pc, #24]	@ (800d9f8 <_close_r+0x1c>)
 800d9e0:	2300      	movs	r3, #0
 800d9e2:	4604      	mov	r4, r0
 800d9e4:	4608      	mov	r0, r1
 800d9e6:	602b      	str	r3, [r5, #0]
 800d9e8:	f7f3 fd3a 	bl	8001460 <_close>
 800d9ec:	1c43      	adds	r3, r0, #1
 800d9ee:	d102      	bne.n	800d9f6 <_close_r+0x1a>
 800d9f0:	682b      	ldr	r3, [r5, #0]
 800d9f2:	b103      	cbz	r3, 800d9f6 <_close_r+0x1a>
 800d9f4:	6023      	str	r3, [r4, #0]
 800d9f6:	bd38      	pop	{r3, r4, r5, pc}
 800d9f8:	20001024 	.word	0x20001024

0800d9fc <_lseek_r>:
 800d9fc:	b538      	push	{r3, r4, r5, lr}
 800d9fe:	4d07      	ldr	r5, [pc, #28]	@ (800da1c <_lseek_r+0x20>)
 800da00:	4604      	mov	r4, r0
 800da02:	4608      	mov	r0, r1
 800da04:	4611      	mov	r1, r2
 800da06:	2200      	movs	r2, #0
 800da08:	602a      	str	r2, [r5, #0]
 800da0a:	461a      	mov	r2, r3
 800da0c:	f7f3 fd4f 	bl	80014ae <_lseek>
 800da10:	1c43      	adds	r3, r0, #1
 800da12:	d102      	bne.n	800da1a <_lseek_r+0x1e>
 800da14:	682b      	ldr	r3, [r5, #0]
 800da16:	b103      	cbz	r3, 800da1a <_lseek_r+0x1e>
 800da18:	6023      	str	r3, [r4, #0]
 800da1a:	bd38      	pop	{r3, r4, r5, pc}
 800da1c:	20001024 	.word	0x20001024

0800da20 <_read_r>:
 800da20:	b538      	push	{r3, r4, r5, lr}
 800da22:	4d07      	ldr	r5, [pc, #28]	@ (800da40 <_read_r+0x20>)
 800da24:	4604      	mov	r4, r0
 800da26:	4608      	mov	r0, r1
 800da28:	4611      	mov	r1, r2
 800da2a:	2200      	movs	r2, #0
 800da2c:	602a      	str	r2, [r5, #0]
 800da2e:	461a      	mov	r2, r3
 800da30:	f7f3 fcdd 	bl	80013ee <_read>
 800da34:	1c43      	adds	r3, r0, #1
 800da36:	d102      	bne.n	800da3e <_read_r+0x1e>
 800da38:	682b      	ldr	r3, [r5, #0]
 800da3a:	b103      	cbz	r3, 800da3e <_read_r+0x1e>
 800da3c:	6023      	str	r3, [r4, #0]
 800da3e:	bd38      	pop	{r3, r4, r5, pc}
 800da40:	20001024 	.word	0x20001024

0800da44 <_kill_r>:
 800da44:	b538      	push	{r3, r4, r5, lr}
 800da46:	4d07      	ldr	r5, [pc, #28]	@ (800da64 <_kill_r+0x20>)
 800da48:	2300      	movs	r3, #0
 800da4a:	4604      	mov	r4, r0
 800da4c:	4608      	mov	r0, r1
 800da4e:	4611      	mov	r1, r2
 800da50:	602b      	str	r3, [r5, #0]
 800da52:	f7f3 fcb1 	bl	80013b8 <_kill>
 800da56:	1c43      	adds	r3, r0, #1
 800da58:	d102      	bne.n	800da60 <_kill_r+0x1c>
 800da5a:	682b      	ldr	r3, [r5, #0]
 800da5c:	b103      	cbz	r3, 800da60 <_kill_r+0x1c>
 800da5e:	6023      	str	r3, [r4, #0]
 800da60:	bd38      	pop	{r3, r4, r5, pc}
 800da62:	bf00      	nop
 800da64:	20001024 	.word	0x20001024

0800da68 <_getpid_r>:
 800da68:	f7f3 bc9e 	b.w	80013a8 <_getpid>

0800da6c <_sbrk_r>:
 800da6c:	b538      	push	{r3, r4, r5, lr}
 800da6e:	4d06      	ldr	r5, [pc, #24]	@ (800da88 <_sbrk_r+0x1c>)
 800da70:	2300      	movs	r3, #0
 800da72:	4604      	mov	r4, r0
 800da74:	4608      	mov	r0, r1
 800da76:	602b      	str	r3, [r5, #0]
 800da78:	f7f3 fd26 	bl	80014c8 <_sbrk>
 800da7c:	1c43      	adds	r3, r0, #1
 800da7e:	d102      	bne.n	800da86 <_sbrk_r+0x1a>
 800da80:	682b      	ldr	r3, [r5, #0]
 800da82:	b103      	cbz	r3, 800da86 <_sbrk_r+0x1a>
 800da84:	6023      	str	r3, [r4, #0]
 800da86:	bd38      	pop	{r3, r4, r5, pc}
 800da88:	20001024 	.word	0x20001024

0800da8c <_write_r>:
 800da8c:	b538      	push	{r3, r4, r5, lr}
 800da8e:	4d07      	ldr	r5, [pc, #28]	@ (800daac <_write_r+0x20>)
 800da90:	4604      	mov	r4, r0
 800da92:	4608      	mov	r0, r1
 800da94:	4611      	mov	r1, r2
 800da96:	2200      	movs	r2, #0
 800da98:	602a      	str	r2, [r5, #0]
 800da9a:	461a      	mov	r2, r3
 800da9c:	f7f3 fcc4 	bl	8001428 <_write>
 800daa0:	1c43      	adds	r3, r0, #1
 800daa2:	d102      	bne.n	800daaa <_write_r+0x1e>
 800daa4:	682b      	ldr	r3, [r5, #0]
 800daa6:	b103      	cbz	r3, 800daaa <_write_r+0x1e>
 800daa8:	6023      	str	r3, [r4, #0]
 800daaa:	bd38      	pop	{r3, r4, r5, pc}
 800daac:	20001024 	.word	0x20001024

0800dab0 <__errno>:
 800dab0:	4b01      	ldr	r3, [pc, #4]	@ (800dab8 <__errno+0x8>)
 800dab2:	6818      	ldr	r0, [r3, #0]
 800dab4:	4770      	bx	lr
 800dab6:	bf00      	nop
 800dab8:	200000d0 	.word	0x200000d0

0800dabc <__libc_init_array>:
 800dabc:	b570      	push	{r4, r5, r6, lr}
 800dabe:	4d0d      	ldr	r5, [pc, #52]	@ (800daf4 <__libc_init_array+0x38>)
 800dac0:	4c0d      	ldr	r4, [pc, #52]	@ (800daf8 <__libc_init_array+0x3c>)
 800dac2:	1b64      	subs	r4, r4, r5
 800dac4:	10a4      	asrs	r4, r4, #2
 800dac6:	2600      	movs	r6, #0
 800dac8:	42a6      	cmp	r6, r4
 800daca:	d109      	bne.n	800dae0 <__libc_init_array+0x24>
 800dacc:	4d0b      	ldr	r5, [pc, #44]	@ (800dafc <__libc_init_array+0x40>)
 800dace:	4c0c      	ldr	r4, [pc, #48]	@ (800db00 <__libc_init_array+0x44>)
 800dad0:	f000 fca2 	bl	800e418 <_init>
 800dad4:	1b64      	subs	r4, r4, r5
 800dad6:	10a4      	asrs	r4, r4, #2
 800dad8:	2600      	movs	r6, #0
 800dada:	42a6      	cmp	r6, r4
 800dadc:	d105      	bne.n	800daea <__libc_init_array+0x2e>
 800dade:	bd70      	pop	{r4, r5, r6, pc}
 800dae0:	f855 3b04 	ldr.w	r3, [r5], #4
 800dae4:	4798      	blx	r3
 800dae6:	3601      	adds	r6, #1
 800dae8:	e7ee      	b.n	800dac8 <__libc_init_array+0xc>
 800daea:	f855 3b04 	ldr.w	r3, [r5], #4
 800daee:	4798      	blx	r3
 800daf0:	3601      	adds	r6, #1
 800daf2:	e7f2      	b.n	800dada <__libc_init_array+0x1e>
 800daf4:	0800f2c0 	.word	0x0800f2c0
 800daf8:	0800f2c0 	.word	0x0800f2c0
 800dafc:	0800f2c0 	.word	0x0800f2c0
 800db00:	0800f2c4 	.word	0x0800f2c4

0800db04 <__retarget_lock_init_recursive>:
 800db04:	4770      	bx	lr

0800db06 <__retarget_lock_acquire_recursive>:
 800db06:	4770      	bx	lr

0800db08 <__retarget_lock_release_recursive>:
 800db08:	4770      	bx	lr

0800db0a <memcpy>:
 800db0a:	440a      	add	r2, r1
 800db0c:	4291      	cmp	r1, r2
 800db0e:	f100 33ff 	add.w	r3, r0, #4294967295
 800db12:	d100      	bne.n	800db16 <memcpy+0xc>
 800db14:	4770      	bx	lr
 800db16:	b510      	push	{r4, lr}
 800db18:	f811 4b01 	ldrb.w	r4, [r1], #1
 800db1c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800db20:	4291      	cmp	r1, r2
 800db22:	d1f9      	bne.n	800db18 <memcpy+0xe>
 800db24:	bd10      	pop	{r4, pc}
	...

0800db28 <__assert_func>:
 800db28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800db2a:	4614      	mov	r4, r2
 800db2c:	461a      	mov	r2, r3
 800db2e:	4b09      	ldr	r3, [pc, #36]	@ (800db54 <__assert_func+0x2c>)
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	4605      	mov	r5, r0
 800db34:	68d8      	ldr	r0, [r3, #12]
 800db36:	b14c      	cbz	r4, 800db4c <__assert_func+0x24>
 800db38:	4b07      	ldr	r3, [pc, #28]	@ (800db58 <__assert_func+0x30>)
 800db3a:	9100      	str	r1, [sp, #0]
 800db3c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800db40:	4906      	ldr	r1, [pc, #24]	@ (800db5c <__assert_func+0x34>)
 800db42:	462b      	mov	r3, r5
 800db44:	f000 f904 	bl	800dd50 <fiprintf>
 800db48:	f7ff fbc0 	bl	800d2cc <abort>
 800db4c:	4b04      	ldr	r3, [pc, #16]	@ (800db60 <__assert_func+0x38>)
 800db4e:	461c      	mov	r4, r3
 800db50:	e7f3      	b.n	800db3a <__assert_func+0x12>
 800db52:	bf00      	nop
 800db54:	200000d0 	.word	0x200000d0
 800db58:	0800f248 	.word	0x0800f248
 800db5c:	0800f255 	.word	0x0800f255
 800db60:	0800f283 	.word	0x0800f283

0800db64 <_free_r>:
 800db64:	b538      	push	{r3, r4, r5, lr}
 800db66:	4605      	mov	r5, r0
 800db68:	2900      	cmp	r1, #0
 800db6a:	d041      	beq.n	800dbf0 <_free_r+0x8c>
 800db6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800db70:	1f0c      	subs	r4, r1, #4
 800db72:	2b00      	cmp	r3, #0
 800db74:	bfb8      	it	lt
 800db76:	18e4      	addlt	r4, r4, r3
 800db78:	f7ff fc74 	bl	800d464 <__malloc_lock>
 800db7c:	4a1d      	ldr	r2, [pc, #116]	@ (800dbf4 <_free_r+0x90>)
 800db7e:	6813      	ldr	r3, [r2, #0]
 800db80:	b933      	cbnz	r3, 800db90 <_free_r+0x2c>
 800db82:	6063      	str	r3, [r4, #4]
 800db84:	6014      	str	r4, [r2, #0]
 800db86:	4628      	mov	r0, r5
 800db88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800db8c:	f7ff bc70 	b.w	800d470 <__malloc_unlock>
 800db90:	42a3      	cmp	r3, r4
 800db92:	d908      	bls.n	800dba6 <_free_r+0x42>
 800db94:	6820      	ldr	r0, [r4, #0]
 800db96:	1821      	adds	r1, r4, r0
 800db98:	428b      	cmp	r3, r1
 800db9a:	bf01      	itttt	eq
 800db9c:	6819      	ldreq	r1, [r3, #0]
 800db9e:	685b      	ldreq	r3, [r3, #4]
 800dba0:	1809      	addeq	r1, r1, r0
 800dba2:	6021      	streq	r1, [r4, #0]
 800dba4:	e7ed      	b.n	800db82 <_free_r+0x1e>
 800dba6:	461a      	mov	r2, r3
 800dba8:	685b      	ldr	r3, [r3, #4]
 800dbaa:	b10b      	cbz	r3, 800dbb0 <_free_r+0x4c>
 800dbac:	42a3      	cmp	r3, r4
 800dbae:	d9fa      	bls.n	800dba6 <_free_r+0x42>
 800dbb0:	6811      	ldr	r1, [r2, #0]
 800dbb2:	1850      	adds	r0, r2, r1
 800dbb4:	42a0      	cmp	r0, r4
 800dbb6:	d10b      	bne.n	800dbd0 <_free_r+0x6c>
 800dbb8:	6820      	ldr	r0, [r4, #0]
 800dbba:	4401      	add	r1, r0
 800dbbc:	1850      	adds	r0, r2, r1
 800dbbe:	4283      	cmp	r3, r0
 800dbc0:	6011      	str	r1, [r2, #0]
 800dbc2:	d1e0      	bne.n	800db86 <_free_r+0x22>
 800dbc4:	6818      	ldr	r0, [r3, #0]
 800dbc6:	685b      	ldr	r3, [r3, #4]
 800dbc8:	6053      	str	r3, [r2, #4]
 800dbca:	4408      	add	r0, r1
 800dbcc:	6010      	str	r0, [r2, #0]
 800dbce:	e7da      	b.n	800db86 <_free_r+0x22>
 800dbd0:	d902      	bls.n	800dbd8 <_free_r+0x74>
 800dbd2:	230c      	movs	r3, #12
 800dbd4:	602b      	str	r3, [r5, #0]
 800dbd6:	e7d6      	b.n	800db86 <_free_r+0x22>
 800dbd8:	6820      	ldr	r0, [r4, #0]
 800dbda:	1821      	adds	r1, r4, r0
 800dbdc:	428b      	cmp	r3, r1
 800dbde:	bf04      	itt	eq
 800dbe0:	6819      	ldreq	r1, [r3, #0]
 800dbe2:	685b      	ldreq	r3, [r3, #4]
 800dbe4:	6063      	str	r3, [r4, #4]
 800dbe6:	bf04      	itt	eq
 800dbe8:	1809      	addeq	r1, r1, r0
 800dbea:	6021      	streq	r1, [r4, #0]
 800dbec:	6054      	str	r4, [r2, #4]
 800dbee:	e7ca      	b.n	800db86 <_free_r+0x22>
 800dbf0:	bd38      	pop	{r3, r4, r5, pc}
 800dbf2:	bf00      	nop
 800dbf4:	20000ee4 	.word	0x20000ee4

0800dbf8 <__sflush_r>:
 800dbf8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dbfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc00:	0716      	lsls	r6, r2, #28
 800dc02:	4605      	mov	r5, r0
 800dc04:	460c      	mov	r4, r1
 800dc06:	d454      	bmi.n	800dcb2 <__sflush_r+0xba>
 800dc08:	684b      	ldr	r3, [r1, #4]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	dc02      	bgt.n	800dc14 <__sflush_r+0x1c>
 800dc0e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	dd48      	ble.n	800dca6 <__sflush_r+0xae>
 800dc14:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dc16:	2e00      	cmp	r6, #0
 800dc18:	d045      	beq.n	800dca6 <__sflush_r+0xae>
 800dc1a:	2300      	movs	r3, #0
 800dc1c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800dc20:	682f      	ldr	r7, [r5, #0]
 800dc22:	6a21      	ldr	r1, [r4, #32]
 800dc24:	602b      	str	r3, [r5, #0]
 800dc26:	d030      	beq.n	800dc8a <__sflush_r+0x92>
 800dc28:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800dc2a:	89a3      	ldrh	r3, [r4, #12]
 800dc2c:	0759      	lsls	r1, r3, #29
 800dc2e:	d505      	bpl.n	800dc3c <__sflush_r+0x44>
 800dc30:	6863      	ldr	r3, [r4, #4]
 800dc32:	1ad2      	subs	r2, r2, r3
 800dc34:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800dc36:	b10b      	cbz	r3, 800dc3c <__sflush_r+0x44>
 800dc38:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800dc3a:	1ad2      	subs	r2, r2, r3
 800dc3c:	2300      	movs	r3, #0
 800dc3e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dc40:	6a21      	ldr	r1, [r4, #32]
 800dc42:	4628      	mov	r0, r5
 800dc44:	47b0      	blx	r6
 800dc46:	1c43      	adds	r3, r0, #1
 800dc48:	89a3      	ldrh	r3, [r4, #12]
 800dc4a:	d106      	bne.n	800dc5a <__sflush_r+0x62>
 800dc4c:	6829      	ldr	r1, [r5, #0]
 800dc4e:	291d      	cmp	r1, #29
 800dc50:	d82b      	bhi.n	800dcaa <__sflush_r+0xb2>
 800dc52:	4a2a      	ldr	r2, [pc, #168]	@ (800dcfc <__sflush_r+0x104>)
 800dc54:	40ca      	lsrs	r2, r1
 800dc56:	07d6      	lsls	r6, r2, #31
 800dc58:	d527      	bpl.n	800dcaa <__sflush_r+0xb2>
 800dc5a:	2200      	movs	r2, #0
 800dc5c:	6062      	str	r2, [r4, #4]
 800dc5e:	04d9      	lsls	r1, r3, #19
 800dc60:	6922      	ldr	r2, [r4, #16]
 800dc62:	6022      	str	r2, [r4, #0]
 800dc64:	d504      	bpl.n	800dc70 <__sflush_r+0x78>
 800dc66:	1c42      	adds	r2, r0, #1
 800dc68:	d101      	bne.n	800dc6e <__sflush_r+0x76>
 800dc6a:	682b      	ldr	r3, [r5, #0]
 800dc6c:	b903      	cbnz	r3, 800dc70 <__sflush_r+0x78>
 800dc6e:	6560      	str	r0, [r4, #84]	@ 0x54
 800dc70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dc72:	602f      	str	r7, [r5, #0]
 800dc74:	b1b9      	cbz	r1, 800dca6 <__sflush_r+0xae>
 800dc76:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dc7a:	4299      	cmp	r1, r3
 800dc7c:	d002      	beq.n	800dc84 <__sflush_r+0x8c>
 800dc7e:	4628      	mov	r0, r5
 800dc80:	f7ff ff70 	bl	800db64 <_free_r>
 800dc84:	2300      	movs	r3, #0
 800dc86:	6363      	str	r3, [r4, #52]	@ 0x34
 800dc88:	e00d      	b.n	800dca6 <__sflush_r+0xae>
 800dc8a:	2301      	movs	r3, #1
 800dc8c:	4628      	mov	r0, r5
 800dc8e:	47b0      	blx	r6
 800dc90:	4602      	mov	r2, r0
 800dc92:	1c50      	adds	r0, r2, #1
 800dc94:	d1c9      	bne.n	800dc2a <__sflush_r+0x32>
 800dc96:	682b      	ldr	r3, [r5, #0]
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d0c6      	beq.n	800dc2a <__sflush_r+0x32>
 800dc9c:	2b1d      	cmp	r3, #29
 800dc9e:	d001      	beq.n	800dca4 <__sflush_r+0xac>
 800dca0:	2b16      	cmp	r3, #22
 800dca2:	d11e      	bne.n	800dce2 <__sflush_r+0xea>
 800dca4:	602f      	str	r7, [r5, #0]
 800dca6:	2000      	movs	r0, #0
 800dca8:	e022      	b.n	800dcf0 <__sflush_r+0xf8>
 800dcaa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dcae:	b21b      	sxth	r3, r3
 800dcb0:	e01b      	b.n	800dcea <__sflush_r+0xf2>
 800dcb2:	690f      	ldr	r7, [r1, #16]
 800dcb4:	2f00      	cmp	r7, #0
 800dcb6:	d0f6      	beq.n	800dca6 <__sflush_r+0xae>
 800dcb8:	0793      	lsls	r3, r2, #30
 800dcba:	680e      	ldr	r6, [r1, #0]
 800dcbc:	bf08      	it	eq
 800dcbe:	694b      	ldreq	r3, [r1, #20]
 800dcc0:	600f      	str	r7, [r1, #0]
 800dcc2:	bf18      	it	ne
 800dcc4:	2300      	movne	r3, #0
 800dcc6:	eba6 0807 	sub.w	r8, r6, r7
 800dcca:	608b      	str	r3, [r1, #8]
 800dccc:	f1b8 0f00 	cmp.w	r8, #0
 800dcd0:	dde9      	ble.n	800dca6 <__sflush_r+0xae>
 800dcd2:	6a21      	ldr	r1, [r4, #32]
 800dcd4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dcd6:	4643      	mov	r3, r8
 800dcd8:	463a      	mov	r2, r7
 800dcda:	4628      	mov	r0, r5
 800dcdc:	47b0      	blx	r6
 800dcde:	2800      	cmp	r0, #0
 800dce0:	dc08      	bgt.n	800dcf4 <__sflush_r+0xfc>
 800dce2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dce6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dcea:	81a3      	strh	r3, [r4, #12]
 800dcec:	f04f 30ff 	mov.w	r0, #4294967295
 800dcf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dcf4:	4407      	add	r7, r0
 800dcf6:	eba8 0800 	sub.w	r8, r8, r0
 800dcfa:	e7e7      	b.n	800dccc <__sflush_r+0xd4>
 800dcfc:	20400001 	.word	0x20400001

0800dd00 <_fflush_r>:
 800dd00:	b538      	push	{r3, r4, r5, lr}
 800dd02:	690b      	ldr	r3, [r1, #16]
 800dd04:	4605      	mov	r5, r0
 800dd06:	460c      	mov	r4, r1
 800dd08:	b913      	cbnz	r3, 800dd10 <_fflush_r+0x10>
 800dd0a:	2500      	movs	r5, #0
 800dd0c:	4628      	mov	r0, r5
 800dd0e:	bd38      	pop	{r3, r4, r5, pc}
 800dd10:	b118      	cbz	r0, 800dd1a <_fflush_r+0x1a>
 800dd12:	6a03      	ldr	r3, [r0, #32]
 800dd14:	b90b      	cbnz	r3, 800dd1a <_fflush_r+0x1a>
 800dd16:	f7ff fcbd 	bl	800d694 <__sinit>
 800dd1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d0f3      	beq.n	800dd0a <_fflush_r+0xa>
 800dd22:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800dd24:	07d0      	lsls	r0, r2, #31
 800dd26:	d404      	bmi.n	800dd32 <_fflush_r+0x32>
 800dd28:	0599      	lsls	r1, r3, #22
 800dd2a:	d402      	bmi.n	800dd32 <_fflush_r+0x32>
 800dd2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dd2e:	f7ff feea 	bl	800db06 <__retarget_lock_acquire_recursive>
 800dd32:	4628      	mov	r0, r5
 800dd34:	4621      	mov	r1, r4
 800dd36:	f7ff ff5f 	bl	800dbf8 <__sflush_r>
 800dd3a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dd3c:	07da      	lsls	r2, r3, #31
 800dd3e:	4605      	mov	r5, r0
 800dd40:	d4e4      	bmi.n	800dd0c <_fflush_r+0xc>
 800dd42:	89a3      	ldrh	r3, [r4, #12]
 800dd44:	059b      	lsls	r3, r3, #22
 800dd46:	d4e1      	bmi.n	800dd0c <_fflush_r+0xc>
 800dd48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dd4a:	f7ff fedd 	bl	800db08 <__retarget_lock_release_recursive>
 800dd4e:	e7dd      	b.n	800dd0c <_fflush_r+0xc>

0800dd50 <fiprintf>:
 800dd50:	b40e      	push	{r1, r2, r3}
 800dd52:	b503      	push	{r0, r1, lr}
 800dd54:	4601      	mov	r1, r0
 800dd56:	ab03      	add	r3, sp, #12
 800dd58:	4805      	ldr	r0, [pc, #20]	@ (800dd70 <fiprintf+0x20>)
 800dd5a:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd5e:	6800      	ldr	r0, [r0, #0]
 800dd60:	9301      	str	r3, [sp, #4]
 800dd62:	f000 f8b5 	bl	800ded0 <_vfiprintf_r>
 800dd66:	b002      	add	sp, #8
 800dd68:	f85d eb04 	ldr.w	lr, [sp], #4
 800dd6c:	b003      	add	sp, #12
 800dd6e:	4770      	bx	lr
 800dd70:	200000d0 	.word	0x200000d0

0800dd74 <__swhatbuf_r>:
 800dd74:	b570      	push	{r4, r5, r6, lr}
 800dd76:	460c      	mov	r4, r1
 800dd78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd7c:	2900      	cmp	r1, #0
 800dd7e:	b096      	sub	sp, #88	@ 0x58
 800dd80:	4615      	mov	r5, r2
 800dd82:	461e      	mov	r6, r3
 800dd84:	da0d      	bge.n	800dda2 <__swhatbuf_r+0x2e>
 800dd86:	89a3      	ldrh	r3, [r4, #12]
 800dd88:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dd8c:	f04f 0100 	mov.w	r1, #0
 800dd90:	bf14      	ite	ne
 800dd92:	2340      	movne	r3, #64	@ 0x40
 800dd94:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800dd98:	2000      	movs	r0, #0
 800dd9a:	6031      	str	r1, [r6, #0]
 800dd9c:	602b      	str	r3, [r5, #0]
 800dd9e:	b016      	add	sp, #88	@ 0x58
 800dda0:	bd70      	pop	{r4, r5, r6, pc}
 800dda2:	466a      	mov	r2, sp
 800dda4:	f000 f848 	bl	800de38 <_fstat_r>
 800dda8:	2800      	cmp	r0, #0
 800ddaa:	dbec      	blt.n	800dd86 <__swhatbuf_r+0x12>
 800ddac:	9901      	ldr	r1, [sp, #4]
 800ddae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ddb2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ddb6:	4259      	negs	r1, r3
 800ddb8:	4159      	adcs	r1, r3
 800ddba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ddbe:	e7eb      	b.n	800dd98 <__swhatbuf_r+0x24>

0800ddc0 <__smakebuf_r>:
 800ddc0:	898b      	ldrh	r3, [r1, #12]
 800ddc2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ddc4:	079d      	lsls	r5, r3, #30
 800ddc6:	4606      	mov	r6, r0
 800ddc8:	460c      	mov	r4, r1
 800ddca:	d507      	bpl.n	800dddc <__smakebuf_r+0x1c>
 800ddcc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ddd0:	6023      	str	r3, [r4, #0]
 800ddd2:	6123      	str	r3, [r4, #16]
 800ddd4:	2301      	movs	r3, #1
 800ddd6:	6163      	str	r3, [r4, #20]
 800ddd8:	b003      	add	sp, #12
 800ddda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dddc:	ab01      	add	r3, sp, #4
 800ddde:	466a      	mov	r2, sp
 800dde0:	f7ff ffc8 	bl	800dd74 <__swhatbuf_r>
 800dde4:	9f00      	ldr	r7, [sp, #0]
 800dde6:	4605      	mov	r5, r0
 800dde8:	4639      	mov	r1, r7
 800ddea:	4630      	mov	r0, r6
 800ddec:	f7ff faba 	bl	800d364 <_malloc_r>
 800ddf0:	b948      	cbnz	r0, 800de06 <__smakebuf_r+0x46>
 800ddf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ddf6:	059a      	lsls	r2, r3, #22
 800ddf8:	d4ee      	bmi.n	800ddd8 <__smakebuf_r+0x18>
 800ddfa:	f023 0303 	bic.w	r3, r3, #3
 800ddfe:	f043 0302 	orr.w	r3, r3, #2
 800de02:	81a3      	strh	r3, [r4, #12]
 800de04:	e7e2      	b.n	800ddcc <__smakebuf_r+0xc>
 800de06:	89a3      	ldrh	r3, [r4, #12]
 800de08:	6020      	str	r0, [r4, #0]
 800de0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de0e:	81a3      	strh	r3, [r4, #12]
 800de10:	9b01      	ldr	r3, [sp, #4]
 800de12:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800de16:	b15b      	cbz	r3, 800de30 <__smakebuf_r+0x70>
 800de18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800de1c:	4630      	mov	r0, r6
 800de1e:	f000 f81d 	bl	800de5c <_isatty_r>
 800de22:	b128      	cbz	r0, 800de30 <__smakebuf_r+0x70>
 800de24:	89a3      	ldrh	r3, [r4, #12]
 800de26:	f023 0303 	bic.w	r3, r3, #3
 800de2a:	f043 0301 	orr.w	r3, r3, #1
 800de2e:	81a3      	strh	r3, [r4, #12]
 800de30:	89a3      	ldrh	r3, [r4, #12]
 800de32:	431d      	orrs	r5, r3
 800de34:	81a5      	strh	r5, [r4, #12]
 800de36:	e7cf      	b.n	800ddd8 <__smakebuf_r+0x18>

0800de38 <_fstat_r>:
 800de38:	b538      	push	{r3, r4, r5, lr}
 800de3a:	4d07      	ldr	r5, [pc, #28]	@ (800de58 <_fstat_r+0x20>)
 800de3c:	2300      	movs	r3, #0
 800de3e:	4604      	mov	r4, r0
 800de40:	4608      	mov	r0, r1
 800de42:	4611      	mov	r1, r2
 800de44:	602b      	str	r3, [r5, #0]
 800de46:	f7f3 fb17 	bl	8001478 <_fstat>
 800de4a:	1c43      	adds	r3, r0, #1
 800de4c:	d102      	bne.n	800de54 <_fstat_r+0x1c>
 800de4e:	682b      	ldr	r3, [r5, #0]
 800de50:	b103      	cbz	r3, 800de54 <_fstat_r+0x1c>
 800de52:	6023      	str	r3, [r4, #0]
 800de54:	bd38      	pop	{r3, r4, r5, pc}
 800de56:	bf00      	nop
 800de58:	20001024 	.word	0x20001024

0800de5c <_isatty_r>:
 800de5c:	b538      	push	{r3, r4, r5, lr}
 800de5e:	4d06      	ldr	r5, [pc, #24]	@ (800de78 <_isatty_r+0x1c>)
 800de60:	2300      	movs	r3, #0
 800de62:	4604      	mov	r4, r0
 800de64:	4608      	mov	r0, r1
 800de66:	602b      	str	r3, [r5, #0]
 800de68:	f7f3 fb16 	bl	8001498 <_isatty>
 800de6c:	1c43      	adds	r3, r0, #1
 800de6e:	d102      	bne.n	800de76 <_isatty_r+0x1a>
 800de70:	682b      	ldr	r3, [r5, #0]
 800de72:	b103      	cbz	r3, 800de76 <_isatty_r+0x1a>
 800de74:	6023      	str	r3, [r4, #0]
 800de76:	bd38      	pop	{r3, r4, r5, pc}
 800de78:	20001024 	.word	0x20001024

0800de7c <__sfputc_r>:
 800de7c:	6893      	ldr	r3, [r2, #8]
 800de7e:	3b01      	subs	r3, #1
 800de80:	2b00      	cmp	r3, #0
 800de82:	b410      	push	{r4}
 800de84:	6093      	str	r3, [r2, #8]
 800de86:	da08      	bge.n	800de9a <__sfputc_r+0x1e>
 800de88:	6994      	ldr	r4, [r2, #24]
 800de8a:	42a3      	cmp	r3, r4
 800de8c:	db01      	blt.n	800de92 <__sfputc_r+0x16>
 800de8e:	290a      	cmp	r1, #10
 800de90:	d103      	bne.n	800de9a <__sfputc_r+0x1e>
 800de92:	f85d 4b04 	ldr.w	r4, [sp], #4
 800de96:	f7ff bcd4 	b.w	800d842 <__swbuf_r>
 800de9a:	6813      	ldr	r3, [r2, #0]
 800de9c:	1c58      	adds	r0, r3, #1
 800de9e:	6010      	str	r0, [r2, #0]
 800dea0:	7019      	strb	r1, [r3, #0]
 800dea2:	4608      	mov	r0, r1
 800dea4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dea8:	4770      	bx	lr

0800deaa <__sfputs_r>:
 800deaa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800deac:	4606      	mov	r6, r0
 800deae:	460f      	mov	r7, r1
 800deb0:	4614      	mov	r4, r2
 800deb2:	18d5      	adds	r5, r2, r3
 800deb4:	42ac      	cmp	r4, r5
 800deb6:	d101      	bne.n	800debc <__sfputs_r+0x12>
 800deb8:	2000      	movs	r0, #0
 800deba:	e007      	b.n	800decc <__sfputs_r+0x22>
 800debc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dec0:	463a      	mov	r2, r7
 800dec2:	4630      	mov	r0, r6
 800dec4:	f7ff ffda 	bl	800de7c <__sfputc_r>
 800dec8:	1c43      	adds	r3, r0, #1
 800deca:	d1f3      	bne.n	800deb4 <__sfputs_r+0xa>
 800decc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ded0 <_vfiprintf_r>:
 800ded0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ded4:	460d      	mov	r5, r1
 800ded6:	b09d      	sub	sp, #116	@ 0x74
 800ded8:	4614      	mov	r4, r2
 800deda:	4698      	mov	r8, r3
 800dedc:	4606      	mov	r6, r0
 800dede:	b118      	cbz	r0, 800dee8 <_vfiprintf_r+0x18>
 800dee0:	6a03      	ldr	r3, [r0, #32]
 800dee2:	b90b      	cbnz	r3, 800dee8 <_vfiprintf_r+0x18>
 800dee4:	f7ff fbd6 	bl	800d694 <__sinit>
 800dee8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800deea:	07d9      	lsls	r1, r3, #31
 800deec:	d405      	bmi.n	800defa <_vfiprintf_r+0x2a>
 800deee:	89ab      	ldrh	r3, [r5, #12]
 800def0:	059a      	lsls	r2, r3, #22
 800def2:	d402      	bmi.n	800defa <_vfiprintf_r+0x2a>
 800def4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800def6:	f7ff fe06 	bl	800db06 <__retarget_lock_acquire_recursive>
 800defa:	89ab      	ldrh	r3, [r5, #12]
 800defc:	071b      	lsls	r3, r3, #28
 800defe:	d501      	bpl.n	800df04 <_vfiprintf_r+0x34>
 800df00:	692b      	ldr	r3, [r5, #16]
 800df02:	b99b      	cbnz	r3, 800df2c <_vfiprintf_r+0x5c>
 800df04:	4629      	mov	r1, r5
 800df06:	4630      	mov	r0, r6
 800df08:	f7ff fcda 	bl	800d8c0 <__swsetup_r>
 800df0c:	b170      	cbz	r0, 800df2c <_vfiprintf_r+0x5c>
 800df0e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800df10:	07dc      	lsls	r4, r3, #31
 800df12:	d504      	bpl.n	800df1e <_vfiprintf_r+0x4e>
 800df14:	f04f 30ff 	mov.w	r0, #4294967295
 800df18:	b01d      	add	sp, #116	@ 0x74
 800df1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df1e:	89ab      	ldrh	r3, [r5, #12]
 800df20:	0598      	lsls	r0, r3, #22
 800df22:	d4f7      	bmi.n	800df14 <_vfiprintf_r+0x44>
 800df24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800df26:	f7ff fdef 	bl	800db08 <__retarget_lock_release_recursive>
 800df2a:	e7f3      	b.n	800df14 <_vfiprintf_r+0x44>
 800df2c:	2300      	movs	r3, #0
 800df2e:	9309      	str	r3, [sp, #36]	@ 0x24
 800df30:	2320      	movs	r3, #32
 800df32:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800df36:	f8cd 800c 	str.w	r8, [sp, #12]
 800df3a:	2330      	movs	r3, #48	@ 0x30
 800df3c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e0ec <_vfiprintf_r+0x21c>
 800df40:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800df44:	f04f 0901 	mov.w	r9, #1
 800df48:	4623      	mov	r3, r4
 800df4a:	469a      	mov	sl, r3
 800df4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800df50:	b10a      	cbz	r2, 800df56 <_vfiprintf_r+0x86>
 800df52:	2a25      	cmp	r2, #37	@ 0x25
 800df54:	d1f9      	bne.n	800df4a <_vfiprintf_r+0x7a>
 800df56:	ebba 0b04 	subs.w	fp, sl, r4
 800df5a:	d00b      	beq.n	800df74 <_vfiprintf_r+0xa4>
 800df5c:	465b      	mov	r3, fp
 800df5e:	4622      	mov	r2, r4
 800df60:	4629      	mov	r1, r5
 800df62:	4630      	mov	r0, r6
 800df64:	f7ff ffa1 	bl	800deaa <__sfputs_r>
 800df68:	3001      	adds	r0, #1
 800df6a:	f000 80a7 	beq.w	800e0bc <_vfiprintf_r+0x1ec>
 800df6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800df70:	445a      	add	r2, fp
 800df72:	9209      	str	r2, [sp, #36]	@ 0x24
 800df74:	f89a 3000 	ldrb.w	r3, [sl]
 800df78:	2b00      	cmp	r3, #0
 800df7a:	f000 809f 	beq.w	800e0bc <_vfiprintf_r+0x1ec>
 800df7e:	2300      	movs	r3, #0
 800df80:	f04f 32ff 	mov.w	r2, #4294967295
 800df84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800df88:	f10a 0a01 	add.w	sl, sl, #1
 800df8c:	9304      	str	r3, [sp, #16]
 800df8e:	9307      	str	r3, [sp, #28]
 800df90:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800df94:	931a      	str	r3, [sp, #104]	@ 0x68
 800df96:	4654      	mov	r4, sl
 800df98:	2205      	movs	r2, #5
 800df9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df9e:	4853      	ldr	r0, [pc, #332]	@ (800e0ec <_vfiprintf_r+0x21c>)
 800dfa0:	f7f2 f916 	bl	80001d0 <memchr>
 800dfa4:	9a04      	ldr	r2, [sp, #16]
 800dfa6:	b9d8      	cbnz	r0, 800dfe0 <_vfiprintf_r+0x110>
 800dfa8:	06d1      	lsls	r1, r2, #27
 800dfaa:	bf44      	itt	mi
 800dfac:	2320      	movmi	r3, #32
 800dfae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dfb2:	0713      	lsls	r3, r2, #28
 800dfb4:	bf44      	itt	mi
 800dfb6:	232b      	movmi	r3, #43	@ 0x2b
 800dfb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dfbc:	f89a 3000 	ldrb.w	r3, [sl]
 800dfc0:	2b2a      	cmp	r3, #42	@ 0x2a
 800dfc2:	d015      	beq.n	800dff0 <_vfiprintf_r+0x120>
 800dfc4:	9a07      	ldr	r2, [sp, #28]
 800dfc6:	4654      	mov	r4, sl
 800dfc8:	2000      	movs	r0, #0
 800dfca:	f04f 0c0a 	mov.w	ip, #10
 800dfce:	4621      	mov	r1, r4
 800dfd0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dfd4:	3b30      	subs	r3, #48	@ 0x30
 800dfd6:	2b09      	cmp	r3, #9
 800dfd8:	d94b      	bls.n	800e072 <_vfiprintf_r+0x1a2>
 800dfda:	b1b0      	cbz	r0, 800e00a <_vfiprintf_r+0x13a>
 800dfdc:	9207      	str	r2, [sp, #28]
 800dfde:	e014      	b.n	800e00a <_vfiprintf_r+0x13a>
 800dfe0:	eba0 0308 	sub.w	r3, r0, r8
 800dfe4:	fa09 f303 	lsl.w	r3, r9, r3
 800dfe8:	4313      	orrs	r3, r2
 800dfea:	9304      	str	r3, [sp, #16]
 800dfec:	46a2      	mov	sl, r4
 800dfee:	e7d2      	b.n	800df96 <_vfiprintf_r+0xc6>
 800dff0:	9b03      	ldr	r3, [sp, #12]
 800dff2:	1d19      	adds	r1, r3, #4
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	9103      	str	r1, [sp, #12]
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	bfbb      	ittet	lt
 800dffc:	425b      	neglt	r3, r3
 800dffe:	f042 0202 	orrlt.w	r2, r2, #2
 800e002:	9307      	strge	r3, [sp, #28]
 800e004:	9307      	strlt	r3, [sp, #28]
 800e006:	bfb8      	it	lt
 800e008:	9204      	strlt	r2, [sp, #16]
 800e00a:	7823      	ldrb	r3, [r4, #0]
 800e00c:	2b2e      	cmp	r3, #46	@ 0x2e
 800e00e:	d10a      	bne.n	800e026 <_vfiprintf_r+0x156>
 800e010:	7863      	ldrb	r3, [r4, #1]
 800e012:	2b2a      	cmp	r3, #42	@ 0x2a
 800e014:	d132      	bne.n	800e07c <_vfiprintf_r+0x1ac>
 800e016:	9b03      	ldr	r3, [sp, #12]
 800e018:	1d1a      	adds	r2, r3, #4
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	9203      	str	r2, [sp, #12]
 800e01e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e022:	3402      	adds	r4, #2
 800e024:	9305      	str	r3, [sp, #20]
 800e026:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e0fc <_vfiprintf_r+0x22c>
 800e02a:	7821      	ldrb	r1, [r4, #0]
 800e02c:	2203      	movs	r2, #3
 800e02e:	4650      	mov	r0, sl
 800e030:	f7f2 f8ce 	bl	80001d0 <memchr>
 800e034:	b138      	cbz	r0, 800e046 <_vfiprintf_r+0x176>
 800e036:	9b04      	ldr	r3, [sp, #16]
 800e038:	eba0 000a 	sub.w	r0, r0, sl
 800e03c:	2240      	movs	r2, #64	@ 0x40
 800e03e:	4082      	lsls	r2, r0
 800e040:	4313      	orrs	r3, r2
 800e042:	3401      	adds	r4, #1
 800e044:	9304      	str	r3, [sp, #16]
 800e046:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e04a:	4829      	ldr	r0, [pc, #164]	@ (800e0f0 <_vfiprintf_r+0x220>)
 800e04c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e050:	2206      	movs	r2, #6
 800e052:	f7f2 f8bd 	bl	80001d0 <memchr>
 800e056:	2800      	cmp	r0, #0
 800e058:	d03f      	beq.n	800e0da <_vfiprintf_r+0x20a>
 800e05a:	4b26      	ldr	r3, [pc, #152]	@ (800e0f4 <_vfiprintf_r+0x224>)
 800e05c:	bb1b      	cbnz	r3, 800e0a6 <_vfiprintf_r+0x1d6>
 800e05e:	9b03      	ldr	r3, [sp, #12]
 800e060:	3307      	adds	r3, #7
 800e062:	f023 0307 	bic.w	r3, r3, #7
 800e066:	3308      	adds	r3, #8
 800e068:	9303      	str	r3, [sp, #12]
 800e06a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e06c:	443b      	add	r3, r7
 800e06e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e070:	e76a      	b.n	800df48 <_vfiprintf_r+0x78>
 800e072:	fb0c 3202 	mla	r2, ip, r2, r3
 800e076:	460c      	mov	r4, r1
 800e078:	2001      	movs	r0, #1
 800e07a:	e7a8      	b.n	800dfce <_vfiprintf_r+0xfe>
 800e07c:	2300      	movs	r3, #0
 800e07e:	3401      	adds	r4, #1
 800e080:	9305      	str	r3, [sp, #20]
 800e082:	4619      	mov	r1, r3
 800e084:	f04f 0c0a 	mov.w	ip, #10
 800e088:	4620      	mov	r0, r4
 800e08a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e08e:	3a30      	subs	r2, #48	@ 0x30
 800e090:	2a09      	cmp	r2, #9
 800e092:	d903      	bls.n	800e09c <_vfiprintf_r+0x1cc>
 800e094:	2b00      	cmp	r3, #0
 800e096:	d0c6      	beq.n	800e026 <_vfiprintf_r+0x156>
 800e098:	9105      	str	r1, [sp, #20]
 800e09a:	e7c4      	b.n	800e026 <_vfiprintf_r+0x156>
 800e09c:	fb0c 2101 	mla	r1, ip, r1, r2
 800e0a0:	4604      	mov	r4, r0
 800e0a2:	2301      	movs	r3, #1
 800e0a4:	e7f0      	b.n	800e088 <_vfiprintf_r+0x1b8>
 800e0a6:	ab03      	add	r3, sp, #12
 800e0a8:	9300      	str	r3, [sp, #0]
 800e0aa:	462a      	mov	r2, r5
 800e0ac:	4b12      	ldr	r3, [pc, #72]	@ (800e0f8 <_vfiprintf_r+0x228>)
 800e0ae:	a904      	add	r1, sp, #16
 800e0b0:	4630      	mov	r0, r6
 800e0b2:	f3af 8000 	nop.w
 800e0b6:	4607      	mov	r7, r0
 800e0b8:	1c78      	adds	r0, r7, #1
 800e0ba:	d1d6      	bne.n	800e06a <_vfiprintf_r+0x19a>
 800e0bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e0be:	07d9      	lsls	r1, r3, #31
 800e0c0:	d405      	bmi.n	800e0ce <_vfiprintf_r+0x1fe>
 800e0c2:	89ab      	ldrh	r3, [r5, #12]
 800e0c4:	059a      	lsls	r2, r3, #22
 800e0c6:	d402      	bmi.n	800e0ce <_vfiprintf_r+0x1fe>
 800e0c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e0ca:	f7ff fd1d 	bl	800db08 <__retarget_lock_release_recursive>
 800e0ce:	89ab      	ldrh	r3, [r5, #12]
 800e0d0:	065b      	lsls	r3, r3, #25
 800e0d2:	f53f af1f 	bmi.w	800df14 <_vfiprintf_r+0x44>
 800e0d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e0d8:	e71e      	b.n	800df18 <_vfiprintf_r+0x48>
 800e0da:	ab03      	add	r3, sp, #12
 800e0dc:	9300      	str	r3, [sp, #0]
 800e0de:	462a      	mov	r2, r5
 800e0e0:	4b05      	ldr	r3, [pc, #20]	@ (800e0f8 <_vfiprintf_r+0x228>)
 800e0e2:	a904      	add	r1, sp, #16
 800e0e4:	4630      	mov	r0, r6
 800e0e6:	f000 f879 	bl	800e1dc <_printf_i>
 800e0ea:	e7e4      	b.n	800e0b6 <_vfiprintf_r+0x1e6>
 800e0ec:	0800f284 	.word	0x0800f284
 800e0f0:	0800f28e 	.word	0x0800f28e
 800e0f4:	00000000 	.word	0x00000000
 800e0f8:	0800deab 	.word	0x0800deab
 800e0fc:	0800f28a 	.word	0x0800f28a

0800e100 <_printf_common>:
 800e100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e104:	4616      	mov	r6, r2
 800e106:	4698      	mov	r8, r3
 800e108:	688a      	ldr	r2, [r1, #8]
 800e10a:	690b      	ldr	r3, [r1, #16]
 800e10c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e110:	4293      	cmp	r3, r2
 800e112:	bfb8      	it	lt
 800e114:	4613      	movlt	r3, r2
 800e116:	6033      	str	r3, [r6, #0]
 800e118:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e11c:	4607      	mov	r7, r0
 800e11e:	460c      	mov	r4, r1
 800e120:	b10a      	cbz	r2, 800e126 <_printf_common+0x26>
 800e122:	3301      	adds	r3, #1
 800e124:	6033      	str	r3, [r6, #0]
 800e126:	6823      	ldr	r3, [r4, #0]
 800e128:	0699      	lsls	r1, r3, #26
 800e12a:	bf42      	ittt	mi
 800e12c:	6833      	ldrmi	r3, [r6, #0]
 800e12e:	3302      	addmi	r3, #2
 800e130:	6033      	strmi	r3, [r6, #0]
 800e132:	6825      	ldr	r5, [r4, #0]
 800e134:	f015 0506 	ands.w	r5, r5, #6
 800e138:	d106      	bne.n	800e148 <_printf_common+0x48>
 800e13a:	f104 0a19 	add.w	sl, r4, #25
 800e13e:	68e3      	ldr	r3, [r4, #12]
 800e140:	6832      	ldr	r2, [r6, #0]
 800e142:	1a9b      	subs	r3, r3, r2
 800e144:	42ab      	cmp	r3, r5
 800e146:	dc26      	bgt.n	800e196 <_printf_common+0x96>
 800e148:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e14c:	6822      	ldr	r2, [r4, #0]
 800e14e:	3b00      	subs	r3, #0
 800e150:	bf18      	it	ne
 800e152:	2301      	movne	r3, #1
 800e154:	0692      	lsls	r2, r2, #26
 800e156:	d42b      	bmi.n	800e1b0 <_printf_common+0xb0>
 800e158:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e15c:	4641      	mov	r1, r8
 800e15e:	4638      	mov	r0, r7
 800e160:	47c8      	blx	r9
 800e162:	3001      	adds	r0, #1
 800e164:	d01e      	beq.n	800e1a4 <_printf_common+0xa4>
 800e166:	6823      	ldr	r3, [r4, #0]
 800e168:	6922      	ldr	r2, [r4, #16]
 800e16a:	f003 0306 	and.w	r3, r3, #6
 800e16e:	2b04      	cmp	r3, #4
 800e170:	bf02      	ittt	eq
 800e172:	68e5      	ldreq	r5, [r4, #12]
 800e174:	6833      	ldreq	r3, [r6, #0]
 800e176:	1aed      	subeq	r5, r5, r3
 800e178:	68a3      	ldr	r3, [r4, #8]
 800e17a:	bf0c      	ite	eq
 800e17c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e180:	2500      	movne	r5, #0
 800e182:	4293      	cmp	r3, r2
 800e184:	bfc4      	itt	gt
 800e186:	1a9b      	subgt	r3, r3, r2
 800e188:	18ed      	addgt	r5, r5, r3
 800e18a:	2600      	movs	r6, #0
 800e18c:	341a      	adds	r4, #26
 800e18e:	42b5      	cmp	r5, r6
 800e190:	d11a      	bne.n	800e1c8 <_printf_common+0xc8>
 800e192:	2000      	movs	r0, #0
 800e194:	e008      	b.n	800e1a8 <_printf_common+0xa8>
 800e196:	2301      	movs	r3, #1
 800e198:	4652      	mov	r2, sl
 800e19a:	4641      	mov	r1, r8
 800e19c:	4638      	mov	r0, r7
 800e19e:	47c8      	blx	r9
 800e1a0:	3001      	adds	r0, #1
 800e1a2:	d103      	bne.n	800e1ac <_printf_common+0xac>
 800e1a4:	f04f 30ff 	mov.w	r0, #4294967295
 800e1a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1ac:	3501      	adds	r5, #1
 800e1ae:	e7c6      	b.n	800e13e <_printf_common+0x3e>
 800e1b0:	18e1      	adds	r1, r4, r3
 800e1b2:	1c5a      	adds	r2, r3, #1
 800e1b4:	2030      	movs	r0, #48	@ 0x30
 800e1b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e1ba:	4422      	add	r2, r4
 800e1bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e1c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e1c4:	3302      	adds	r3, #2
 800e1c6:	e7c7      	b.n	800e158 <_printf_common+0x58>
 800e1c8:	2301      	movs	r3, #1
 800e1ca:	4622      	mov	r2, r4
 800e1cc:	4641      	mov	r1, r8
 800e1ce:	4638      	mov	r0, r7
 800e1d0:	47c8      	blx	r9
 800e1d2:	3001      	adds	r0, #1
 800e1d4:	d0e6      	beq.n	800e1a4 <_printf_common+0xa4>
 800e1d6:	3601      	adds	r6, #1
 800e1d8:	e7d9      	b.n	800e18e <_printf_common+0x8e>
	...

0800e1dc <_printf_i>:
 800e1dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e1e0:	7e0f      	ldrb	r7, [r1, #24]
 800e1e2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e1e4:	2f78      	cmp	r7, #120	@ 0x78
 800e1e6:	4691      	mov	r9, r2
 800e1e8:	4680      	mov	r8, r0
 800e1ea:	460c      	mov	r4, r1
 800e1ec:	469a      	mov	sl, r3
 800e1ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e1f2:	d807      	bhi.n	800e204 <_printf_i+0x28>
 800e1f4:	2f62      	cmp	r7, #98	@ 0x62
 800e1f6:	d80a      	bhi.n	800e20e <_printf_i+0x32>
 800e1f8:	2f00      	cmp	r7, #0
 800e1fa:	f000 80d1 	beq.w	800e3a0 <_printf_i+0x1c4>
 800e1fe:	2f58      	cmp	r7, #88	@ 0x58
 800e200:	f000 80b8 	beq.w	800e374 <_printf_i+0x198>
 800e204:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e208:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e20c:	e03a      	b.n	800e284 <_printf_i+0xa8>
 800e20e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e212:	2b15      	cmp	r3, #21
 800e214:	d8f6      	bhi.n	800e204 <_printf_i+0x28>
 800e216:	a101      	add	r1, pc, #4	@ (adr r1, 800e21c <_printf_i+0x40>)
 800e218:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e21c:	0800e275 	.word	0x0800e275
 800e220:	0800e289 	.word	0x0800e289
 800e224:	0800e205 	.word	0x0800e205
 800e228:	0800e205 	.word	0x0800e205
 800e22c:	0800e205 	.word	0x0800e205
 800e230:	0800e205 	.word	0x0800e205
 800e234:	0800e289 	.word	0x0800e289
 800e238:	0800e205 	.word	0x0800e205
 800e23c:	0800e205 	.word	0x0800e205
 800e240:	0800e205 	.word	0x0800e205
 800e244:	0800e205 	.word	0x0800e205
 800e248:	0800e387 	.word	0x0800e387
 800e24c:	0800e2b3 	.word	0x0800e2b3
 800e250:	0800e341 	.word	0x0800e341
 800e254:	0800e205 	.word	0x0800e205
 800e258:	0800e205 	.word	0x0800e205
 800e25c:	0800e3a9 	.word	0x0800e3a9
 800e260:	0800e205 	.word	0x0800e205
 800e264:	0800e2b3 	.word	0x0800e2b3
 800e268:	0800e205 	.word	0x0800e205
 800e26c:	0800e205 	.word	0x0800e205
 800e270:	0800e349 	.word	0x0800e349
 800e274:	6833      	ldr	r3, [r6, #0]
 800e276:	1d1a      	adds	r2, r3, #4
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	6032      	str	r2, [r6, #0]
 800e27c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e280:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e284:	2301      	movs	r3, #1
 800e286:	e09c      	b.n	800e3c2 <_printf_i+0x1e6>
 800e288:	6833      	ldr	r3, [r6, #0]
 800e28a:	6820      	ldr	r0, [r4, #0]
 800e28c:	1d19      	adds	r1, r3, #4
 800e28e:	6031      	str	r1, [r6, #0]
 800e290:	0606      	lsls	r6, r0, #24
 800e292:	d501      	bpl.n	800e298 <_printf_i+0xbc>
 800e294:	681d      	ldr	r5, [r3, #0]
 800e296:	e003      	b.n	800e2a0 <_printf_i+0xc4>
 800e298:	0645      	lsls	r5, r0, #25
 800e29a:	d5fb      	bpl.n	800e294 <_printf_i+0xb8>
 800e29c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e2a0:	2d00      	cmp	r5, #0
 800e2a2:	da03      	bge.n	800e2ac <_printf_i+0xd0>
 800e2a4:	232d      	movs	r3, #45	@ 0x2d
 800e2a6:	426d      	negs	r5, r5
 800e2a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e2ac:	4858      	ldr	r0, [pc, #352]	@ (800e410 <_printf_i+0x234>)
 800e2ae:	230a      	movs	r3, #10
 800e2b0:	e011      	b.n	800e2d6 <_printf_i+0xfa>
 800e2b2:	6821      	ldr	r1, [r4, #0]
 800e2b4:	6833      	ldr	r3, [r6, #0]
 800e2b6:	0608      	lsls	r0, r1, #24
 800e2b8:	f853 5b04 	ldr.w	r5, [r3], #4
 800e2bc:	d402      	bmi.n	800e2c4 <_printf_i+0xe8>
 800e2be:	0649      	lsls	r1, r1, #25
 800e2c0:	bf48      	it	mi
 800e2c2:	b2ad      	uxthmi	r5, r5
 800e2c4:	2f6f      	cmp	r7, #111	@ 0x6f
 800e2c6:	4852      	ldr	r0, [pc, #328]	@ (800e410 <_printf_i+0x234>)
 800e2c8:	6033      	str	r3, [r6, #0]
 800e2ca:	bf14      	ite	ne
 800e2cc:	230a      	movne	r3, #10
 800e2ce:	2308      	moveq	r3, #8
 800e2d0:	2100      	movs	r1, #0
 800e2d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e2d6:	6866      	ldr	r6, [r4, #4]
 800e2d8:	60a6      	str	r6, [r4, #8]
 800e2da:	2e00      	cmp	r6, #0
 800e2dc:	db05      	blt.n	800e2ea <_printf_i+0x10e>
 800e2de:	6821      	ldr	r1, [r4, #0]
 800e2e0:	432e      	orrs	r6, r5
 800e2e2:	f021 0104 	bic.w	r1, r1, #4
 800e2e6:	6021      	str	r1, [r4, #0]
 800e2e8:	d04b      	beq.n	800e382 <_printf_i+0x1a6>
 800e2ea:	4616      	mov	r6, r2
 800e2ec:	fbb5 f1f3 	udiv	r1, r5, r3
 800e2f0:	fb03 5711 	mls	r7, r3, r1, r5
 800e2f4:	5dc7      	ldrb	r7, [r0, r7]
 800e2f6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e2fa:	462f      	mov	r7, r5
 800e2fc:	42bb      	cmp	r3, r7
 800e2fe:	460d      	mov	r5, r1
 800e300:	d9f4      	bls.n	800e2ec <_printf_i+0x110>
 800e302:	2b08      	cmp	r3, #8
 800e304:	d10b      	bne.n	800e31e <_printf_i+0x142>
 800e306:	6823      	ldr	r3, [r4, #0]
 800e308:	07df      	lsls	r7, r3, #31
 800e30a:	d508      	bpl.n	800e31e <_printf_i+0x142>
 800e30c:	6923      	ldr	r3, [r4, #16]
 800e30e:	6861      	ldr	r1, [r4, #4]
 800e310:	4299      	cmp	r1, r3
 800e312:	bfde      	ittt	le
 800e314:	2330      	movle	r3, #48	@ 0x30
 800e316:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e31a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e31e:	1b92      	subs	r2, r2, r6
 800e320:	6122      	str	r2, [r4, #16]
 800e322:	f8cd a000 	str.w	sl, [sp]
 800e326:	464b      	mov	r3, r9
 800e328:	aa03      	add	r2, sp, #12
 800e32a:	4621      	mov	r1, r4
 800e32c:	4640      	mov	r0, r8
 800e32e:	f7ff fee7 	bl	800e100 <_printf_common>
 800e332:	3001      	adds	r0, #1
 800e334:	d14a      	bne.n	800e3cc <_printf_i+0x1f0>
 800e336:	f04f 30ff 	mov.w	r0, #4294967295
 800e33a:	b004      	add	sp, #16
 800e33c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e340:	6823      	ldr	r3, [r4, #0]
 800e342:	f043 0320 	orr.w	r3, r3, #32
 800e346:	6023      	str	r3, [r4, #0]
 800e348:	4832      	ldr	r0, [pc, #200]	@ (800e414 <_printf_i+0x238>)
 800e34a:	2778      	movs	r7, #120	@ 0x78
 800e34c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e350:	6823      	ldr	r3, [r4, #0]
 800e352:	6831      	ldr	r1, [r6, #0]
 800e354:	061f      	lsls	r7, r3, #24
 800e356:	f851 5b04 	ldr.w	r5, [r1], #4
 800e35a:	d402      	bmi.n	800e362 <_printf_i+0x186>
 800e35c:	065f      	lsls	r7, r3, #25
 800e35e:	bf48      	it	mi
 800e360:	b2ad      	uxthmi	r5, r5
 800e362:	6031      	str	r1, [r6, #0]
 800e364:	07d9      	lsls	r1, r3, #31
 800e366:	bf44      	itt	mi
 800e368:	f043 0320 	orrmi.w	r3, r3, #32
 800e36c:	6023      	strmi	r3, [r4, #0]
 800e36e:	b11d      	cbz	r5, 800e378 <_printf_i+0x19c>
 800e370:	2310      	movs	r3, #16
 800e372:	e7ad      	b.n	800e2d0 <_printf_i+0xf4>
 800e374:	4826      	ldr	r0, [pc, #152]	@ (800e410 <_printf_i+0x234>)
 800e376:	e7e9      	b.n	800e34c <_printf_i+0x170>
 800e378:	6823      	ldr	r3, [r4, #0]
 800e37a:	f023 0320 	bic.w	r3, r3, #32
 800e37e:	6023      	str	r3, [r4, #0]
 800e380:	e7f6      	b.n	800e370 <_printf_i+0x194>
 800e382:	4616      	mov	r6, r2
 800e384:	e7bd      	b.n	800e302 <_printf_i+0x126>
 800e386:	6833      	ldr	r3, [r6, #0]
 800e388:	6825      	ldr	r5, [r4, #0]
 800e38a:	6961      	ldr	r1, [r4, #20]
 800e38c:	1d18      	adds	r0, r3, #4
 800e38e:	6030      	str	r0, [r6, #0]
 800e390:	062e      	lsls	r6, r5, #24
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	d501      	bpl.n	800e39a <_printf_i+0x1be>
 800e396:	6019      	str	r1, [r3, #0]
 800e398:	e002      	b.n	800e3a0 <_printf_i+0x1c4>
 800e39a:	0668      	lsls	r0, r5, #25
 800e39c:	d5fb      	bpl.n	800e396 <_printf_i+0x1ba>
 800e39e:	8019      	strh	r1, [r3, #0]
 800e3a0:	2300      	movs	r3, #0
 800e3a2:	6123      	str	r3, [r4, #16]
 800e3a4:	4616      	mov	r6, r2
 800e3a6:	e7bc      	b.n	800e322 <_printf_i+0x146>
 800e3a8:	6833      	ldr	r3, [r6, #0]
 800e3aa:	1d1a      	adds	r2, r3, #4
 800e3ac:	6032      	str	r2, [r6, #0]
 800e3ae:	681e      	ldr	r6, [r3, #0]
 800e3b0:	6862      	ldr	r2, [r4, #4]
 800e3b2:	2100      	movs	r1, #0
 800e3b4:	4630      	mov	r0, r6
 800e3b6:	f7f1 ff0b 	bl	80001d0 <memchr>
 800e3ba:	b108      	cbz	r0, 800e3c0 <_printf_i+0x1e4>
 800e3bc:	1b80      	subs	r0, r0, r6
 800e3be:	6060      	str	r0, [r4, #4]
 800e3c0:	6863      	ldr	r3, [r4, #4]
 800e3c2:	6123      	str	r3, [r4, #16]
 800e3c4:	2300      	movs	r3, #0
 800e3c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e3ca:	e7aa      	b.n	800e322 <_printf_i+0x146>
 800e3cc:	6923      	ldr	r3, [r4, #16]
 800e3ce:	4632      	mov	r2, r6
 800e3d0:	4649      	mov	r1, r9
 800e3d2:	4640      	mov	r0, r8
 800e3d4:	47d0      	blx	sl
 800e3d6:	3001      	adds	r0, #1
 800e3d8:	d0ad      	beq.n	800e336 <_printf_i+0x15a>
 800e3da:	6823      	ldr	r3, [r4, #0]
 800e3dc:	079b      	lsls	r3, r3, #30
 800e3de:	d413      	bmi.n	800e408 <_printf_i+0x22c>
 800e3e0:	68e0      	ldr	r0, [r4, #12]
 800e3e2:	9b03      	ldr	r3, [sp, #12]
 800e3e4:	4298      	cmp	r0, r3
 800e3e6:	bfb8      	it	lt
 800e3e8:	4618      	movlt	r0, r3
 800e3ea:	e7a6      	b.n	800e33a <_printf_i+0x15e>
 800e3ec:	2301      	movs	r3, #1
 800e3ee:	4632      	mov	r2, r6
 800e3f0:	4649      	mov	r1, r9
 800e3f2:	4640      	mov	r0, r8
 800e3f4:	47d0      	blx	sl
 800e3f6:	3001      	adds	r0, #1
 800e3f8:	d09d      	beq.n	800e336 <_printf_i+0x15a>
 800e3fa:	3501      	adds	r5, #1
 800e3fc:	68e3      	ldr	r3, [r4, #12]
 800e3fe:	9903      	ldr	r1, [sp, #12]
 800e400:	1a5b      	subs	r3, r3, r1
 800e402:	42ab      	cmp	r3, r5
 800e404:	dcf2      	bgt.n	800e3ec <_printf_i+0x210>
 800e406:	e7eb      	b.n	800e3e0 <_printf_i+0x204>
 800e408:	2500      	movs	r5, #0
 800e40a:	f104 0619 	add.w	r6, r4, #25
 800e40e:	e7f5      	b.n	800e3fc <_printf_i+0x220>
 800e410:	0800f295 	.word	0x0800f295
 800e414:	0800f2a6 	.word	0x0800f2a6

0800e418 <_init>:
 800e418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e41a:	bf00      	nop
 800e41c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e41e:	bc08      	pop	{r3}
 800e420:	469e      	mov	lr, r3
 800e422:	4770      	bx	lr

0800e424 <_fini>:
 800e424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e426:	bf00      	nop
 800e428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e42a:	bc08      	pop	{r3}
 800e42c:	469e      	mov	lr, r3
 800e42e:	4770      	bx	lr
