=====
SETUP
0.904
13.228
14.132
address_PP_1_s0
2.627
3.085
n1387_s11
4.565
5.664
n1375_s12
6.479
7.511
n1375_s11
8.991
10.090
n1367_s10
11.565
12.191
n1367_s9
12.196
13.228
address_PP_17_s0
13.228
=====
SETUP
0.908
13.580
14.488
i_0_s0
2.627
3.085
n808_s2
4.409
5.508
n798_s2
6.841
7.940
en_write_PP_s12
8.766
9.798
en_write_PP_s5
10.602
11.701
en_write_PP_s4
11.707
12.509
en_write_PP_s0
13.580
=====
SETUP
1.064
13.068
14.132
address_PP_1_s0
2.627
3.085
n1387_s11
4.565
5.664
n1375_s12
6.479
7.511
n1375_s11
8.991
10.052
n1357_s12
10.489
11.550
n1357_s10
11.969
13.068
address_PP_22_s0
13.068
=====
SETUP
1.114
13.018
14.132
address_PP_1_s0
2.627
3.085
n1387_s11
4.565
5.664
n1375_s12
6.479
7.511
n1375_s11
8.991
10.090
n1365_s10
11.565
12.191
n1365_s9
12.196
13.018
address_PP_18_s0
13.018
=====
SETUP
1.121
13.011
14.132
address_PP_1_s0
2.627
3.085
n1387_s11
4.565
5.664
n1375_s12
6.479
7.511
n1375_s11
8.991
10.090
n1369_s11
10.949
11.575
n1369_s9
11.912
13.011
address_PP_16_s0
13.011
=====
SETUP
1.341
12.791
14.132
address_PP_1_s0
2.627
3.085
n1387_s11
4.565
5.664
n1375_s12
6.479
7.511
n1375_s11
8.991
10.052
n1363_s10
10.489
11.550
n1363_s9
11.969
12.791
address_PP_19_s0
12.791
=====
SETUP
1.729
12.403
14.132
address_PP_1_s0
2.627
3.085
n1387_s11
4.565
5.664
n1375_s12
6.479
7.511
n1375_s11
8.991
10.090
n1373_s10
10.949
11.575
n1373_s9
11.581
12.403
address_PP_14_s0
12.403
=====
SETUP
1.733
12.398
14.132
address_PP_1_s0
2.627
3.085
n1387_s11
4.565
5.664
n1375_s12
6.479
7.511
n1375_s11
8.991
10.090
n1371_s10
10.945
11.571
n1371_s9
11.576
12.398
address_PP_15_s0
12.398
=====
SETUP
1.883
12.248
14.132
address_PP_1_s0
2.627
3.085
n1387_s11
4.565
5.664
n1375_s12
6.479
7.511
n1375_s11
8.991
10.090
n1359_s11
10.112
11.211
n1359_s9
11.216
12.248
address_PP_21_s0
12.248
=====
SETUP
1.912
12.219
14.132
address_PP_1_s0
2.627
3.085
n1387_s11
4.565
5.664
n1375_s12
6.479
7.511
n1375_s11
8.991
10.052
n1361_s10
10.489
11.115
n1361_s9
11.120
12.219
address_PP_20_s0
12.219
=====
SETUP
2.255
12.233
14.488
process_1_s0
2.627
3.085
n1064_s7
4.097
5.129
i_21_s5
7.135
8.167
stop_acquisition_s4
9.966
10.768
samples_after_adjusted_2_s0
12.233
=====
SETUP
2.255
12.233
14.488
process_1_s0
2.627
3.085
n1064_s7
4.097
5.129
i_21_s5
7.135
8.167
stop_acquisition_s4
9.966
10.768
samples_after_adjusted_3_s0
12.233
=====
SETUP
2.255
12.233
14.488
process_1_s0
2.627
3.085
n1064_s7
4.097
5.129
i_21_s5
7.135
8.167
stop_acquisition_s4
9.966
10.768
i_minus_i_pivot_reg_9_s0
12.233
=====
SETUP
2.255
12.233
14.488
process_1_s0
2.627
3.085
n1064_s7
4.097
5.129
i_21_s5
7.135
8.167
stop_acquisition_s4
9.966
10.768
i_minus_i_pivot_reg_10_s0
12.233
=====
SETUP
2.351
11.781
14.132
PP_post_process/buffer_b_buffer_b_0_0_s
2.627
6.087
PP_post_process/n140_s0
7.539
8.341
n1103_s13
8.762
9.861
n1103_s12
10.682
11.781
read_3_s0
11.781
=====
SETUP
2.390
11.742
14.132
process_1_s0
2.627
3.085
n1064_s7
4.097
5.129
n1357_s11
7.115
8.147
n1375_s10
9.475
10.501
n1375_s9
10.920
11.742
address_PP_13_s0
11.742
=====
SETUP
2.466
11.666
14.132
PP_post_process/buffer_a_buffer_a_0_0_s
2.627
6.087
PP_post_process/n132_s0
6.890
7.922
n1087_s13
8.731
9.830
n1087_s12
10.634
11.666
read_11_s0
11.666
=====
SETUP
2.500
11.988
14.488
process_1_s0
2.627
3.085
n1064_s7
4.097
5.129
i_21_s5
7.135
8.167
stop_acquisition_s4
9.966
10.768
i_minus_i_pivot_reg_5_s0
11.988
=====
SETUP
2.500
11.988
14.488
process_1_s0
2.627
3.085
n1064_s7
4.097
5.129
i_21_s5
7.135
8.167
stop_acquisition_s4
9.966
10.768
i_minus_i_pivot_reg_6_s0
11.988
=====
SETUP
2.500
11.988
14.488
process_1_s0
2.627
3.085
n1064_s7
4.097
5.129
i_21_s5
7.135
8.167
stop_acquisition_s4
9.966
10.768
i_minus_i_pivot_reg_7_s0
11.988
=====
SETUP
2.500
11.988
14.488
process_1_s0
2.627
3.085
n1064_s7
4.097
5.129
i_21_s5
7.135
8.167
stop_acquisition_s4
9.966
10.768
i_minus_i_pivot_reg_8_s0
11.988
=====
SETUP
2.505
11.984
14.488
process_1_s0
2.627
3.085
n1064_s7
4.097
5.129
i_21_s5
7.135
8.167
stop_acquisition_s4
9.966
10.768
i_minus_i_pivot_reg_2_s0
11.984
=====
SETUP
2.505
11.984
14.488
process_1_s0
2.627
3.085
n1064_s7
4.097
5.129
i_21_s5
7.135
8.167
stop_acquisition_s4
9.966
10.768
i_minus_i_pivot_reg_3_s0
11.984
=====
SETUP
2.534
11.954
14.488
process_1_s0
2.627
3.085
n1064_s7
4.097
5.129
i_21_s5
7.135
8.167
stop_acquisition_s4
9.966
10.768
samples_after_adjusted_14_s0
11.954
=====
SETUP
2.534
11.954
14.488
process_1_s0
2.627
3.085
n1064_s7
4.097
5.129
i_21_s5
7.135
8.167
stop_acquisition_s4
9.966
10.768
samples_after_adjusted_16_s0
11.954
=====
HOLD
0.418
3.145
2.727
PP_post_process/read_pointer_6_s1
2.567
2.901
PP_post_process/buffer_b_buffer_b_0_0_s
3.145
=====
HOLD
0.421
3.149
2.727
PP_post_process/read_pointer_5_s1
2.567
2.901
PP_post_process/buffer_b_buffer_b_0_0_s
3.149
=====
HOLD
0.425
3.152
2.727
PP_post_process/read_pointer_0_s7
2.567
2.901
PP_post_process/buffer_b_buffer_b_0_0_s
3.152
=====
HOLD
0.559
3.142
2.582
ADC_submodule/delay_counter_3_s3
2.567
2.901
ADC_submodule/delay_end_s0
3.142
=====
HOLD
0.570
3.137
2.567
UART1/buffer[6]_1_s0
2.567
2.901
UART1/samples_before_9_s0
3.137
=====
HOLD
0.570
3.137
2.567
UART1/buffer[4]_1_s0
2.567
2.901
UART1/samples_after_1_s0
3.137
=====
HOLD
0.570
3.137
2.567
UART1/buffer[4]_2_s0
2.567
2.901
UART1/samples_after_2_s0
3.137
=====
HOLD
0.570
3.137
2.567
UART1/buffer[4]_5_s0
2.567
2.901
UART1/samples_after_5_s0
3.137
=====
HOLD
0.570
3.137
2.567
UART1/buffer[4]_7_s0
2.567
2.901
UART1/samples_after_7_s0
3.137
=====
HOLD
0.571
3.138
2.567
debuttonA/deb_button/shift_0_s0
2.567
2.901
debuttonA/deb_button/shift_1_s0
3.138
=====
HOLD
0.572
3.140
2.567
initialize/PSRAM_com/data_out_5_s0
2.567
2.901
initialize/PSRAM_com/data_out_9_s0
3.140
=====
HOLD
0.576
3.143
2.567
UART1/dataIn_2_s0
2.567
2.901
UART1/dataIn_1_s0
3.143
=====
HOLD
0.578
3.146
2.567
initialize/PSRAM_com/data_out_10_s0
2.567
2.901
initialize/PSRAM_com/data_out_14_s0
3.146
=====
HOLD
0.677
3.404
2.727
PP_post_process/read_pointer_3_s1
2.567
2.901
PP_post_process/buffer_b_buffer_b_0_0_s
3.404
=====
HOLD
0.708
3.275
2.567
ADC_submodule/delay_counter_0_s2
2.567
2.901
ADC_submodule/n12_s3
2.903
3.275
ADC_submodule/delay_counter_0_s2
3.275
=====
HOLD
0.708
3.275
2.567
UART1/txCounter_8_s2
2.567
2.901
UART1/n959_s18
2.903
3.275
UART1/txCounter_8_s2
3.275
=====
HOLD
0.708
3.275
2.567
UART1/rxCounter_10_s1
2.567
2.901
UART1/n185_s12
2.903
3.275
UART1/rxCounter_10_s1
3.275
=====
HOLD
0.708
3.275
2.567
initialize/command_5_s2
2.567
2.901
initialize/n132_s4
2.903
3.275
initialize/command_5_s2
3.275
=====
HOLD
0.708
3.275
2.567
initialize/timer_0_s1
2.567
2.901
initialize/n41_s5
2.903
3.275
initialize/timer_0_s1
3.275
=====
HOLD
0.708
3.275
2.567
address_0_s2
2.567
2.901
n225_s4
2.903
3.275
address_0_s2
3.275
=====
HOLD
0.708
3.275
2.567
read_write_0_s2
2.567
2.901
n219_s6
2.903
3.275
read_write_0_s2
3.275
=====
HOLD
0.708
3.275
2.567
n1655_s1
2.567
2.901
n1064_s5
2.903
3.275
n1655_s1
3.275
=====
HOLD
0.708
3.275
2.567
freq_pin_s3
2.567
2.901
n1615_s2
2.903
3.275
freq_pin_s3
3.275
=====
HOLD
0.708
3.275
2.567
led_rgb_0_s2
2.567
2.901
n1115_s11
2.903
3.275
led_rgb_0_s2
3.275
=====
HOLD
0.708
3.275
2.567
buttons_pressed_0_s0
2.567
2.901
n354_s2
2.903
3.275
buttons_pressed_0_s0
3.275
