(S (NP (DT This) (NN paper)) (VP (VBZ outlines) (NP (NP (DT an) (NNP FPGA) (NNP VLSI) (NN design) (NN methodology)) (SBAR (WHNP (WDT that)) (S (VP (VBD was) (VP (VBN used) (S (VP (TO to) (VP (VB realize) (NP (NP (DT a) (ADJP (RB fully) (JJ functioning)) (NNP FPGA) (NN chip))) (PP (IN in) (NP (CD 130nm) (NNP CMOS))) (PP (IN with) (NP (JJ improved) (NX (NX (NN routability)) (CC and) (NX (NN memory) (NN robustness)))))))))))))) (. .))
(S (NP (DT The) (JJ architectural) (NN design) (NN space) (NN exploration) (CC and) (NN synthesis) (NN capability)) (VP (VBD were) (VP (VBN enabled) (PP (IN by) (NP (DT the) (NNP Verilog-to-Routing) (NNP CAD) (NN tool))))) (. .))
(S (NP (NP (DT The) (NNS capabilities)) (PP (IN of) (NP (DT this) (NN tool)))) (VP (VBD were) (VP (VBN extended) (S (VP (TO to) (VP (VB enable) (NP (NN bitstream) (NN generation) (CC and) (NN deployment))))))) (. .))
(S (S (VP (TO To) (VP (VB validate) (NP (DT the) (NX (NX (NN architecture)) (CC and) (NX (NN bitstream) (NN implementation))))))) (, ,) (NP (NP (DT a) (NNP Chisel) (PRN (-LRB- -LRB-) (S (VP (VBG Constructing) (NP (NNP Hardware)) (PP (IN in) (NP (DT the) (NNP Embedded) (NNP Scala) (NNP Language))))) (-RRB- -RRB-)) (NN model)) (PP (IN of) (NP (DT the) (NNP FPGA)))) (VP (VBD was) (VP (VBN created) (S (VP (TO to) (VP (ADVP (RB rapidly)) (VB verify) (NP (NP (DT the) (JJ microarchitectural) (NNS details)) (PP (IN of) (NP (DT the) (NN device)))) (ADVP (RB prior) (PP (TO to) (NP (JJ schematic) (NN design))))))))) (. .))
(S (NP (DT A) (NN custom) (NX (NX (NN carrier) (NN board)) (CC and) (NX (NN configuration) (NN tool)))) (VP (VBD were) (VP (VBN used) (S (VP (TO to) (VP (VB verify) (NP (NP (JJ correct) (JJ operational) (NNS characteristics)) (PP (IN of) (NP (DT the) (NNP FPGA)))) (PP (IN over) (NP (JJ various) (NX (NX (NN resource) (NNS utilizations)) (CC and) (NX (NN clock) (NNS frequencies)))))))))) (. .))
