Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jan  8 21:50:31 2020
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file I1_timing_summary_routed.rpt -rpx I1_timing_summary_routed.rpx -warn_on_violation
| Design       : I1
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.064        0.000                      0                  140        0.121        0.000                      0                  140        2.915        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 3.314}        6.629           150.852         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.064        0.000                      0                  140        0.121        0.000                      0                  140        2.915        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.915ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 O[4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Destination:            Y_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.629ns  (CLK rise@6.629ns - CLK rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 5.439ns (99.097%)  route 0.050ns (0.903%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 11.536 - 6.629 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.917     5.295    CLK_IBUF_BUFG
    DSP48_X3Y8           DSP48E1                                      r  O[4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.296 r  O[4]/PCOUT[47]
                         net (fo=1, routed)           0.000     8.296    O_n_106_[4]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.515 r  Y0/PCOUT[47]
                         net (fo=1, routed)           0.050     9.565    Y0_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.219    10.784 r  Y0__0/PCOUT[0]
                         net (fo=1, routed)           0.000    10.784    Y0__0_n_153
    DSP48_X3Y11          DSP48E1                                      r  Y_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.629     6.629 r  
    AU32                                              0.000     6.629 r  CLK (IN)
                         net (fo=0)                   0.000     6.629    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     7.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.674    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.757 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.779    11.536    CLK_IBUF_BUFG
    DSP48_X3Y11          DSP48E1                                      r  Y_reg/CLK
                         clock pessimism              0.342    11.878    
                         clock uncertainty           -0.035    11.843    
    DSP48_X3Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995    10.848    Y_reg
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 O[4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Destination:            Y_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.629ns  (CLK rise@6.629ns - CLK rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 5.439ns (99.097%)  route 0.050ns (0.903%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 11.536 - 6.629 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.917     5.295    CLK_IBUF_BUFG
    DSP48_X3Y8           DSP48E1                                      r  O[4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.296 r  O[4]/PCOUT[47]
                         net (fo=1, routed)           0.000     8.296    O_n_106_[4]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.515 r  Y0/PCOUT[47]
                         net (fo=1, routed)           0.050     9.565    Y0_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.219    10.784 r  Y0__0/PCOUT[10]
                         net (fo=1, routed)           0.000    10.784    Y0__0_n_143
    DSP48_X3Y11          DSP48E1                                      r  Y_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.629     6.629 r  
    AU32                                              0.000     6.629 r  CLK (IN)
                         net (fo=0)                   0.000     6.629    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     7.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.674    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.757 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.779    11.536    CLK_IBUF_BUFG
    DSP48_X3Y11          DSP48E1                                      r  Y_reg/CLK
                         clock pessimism              0.342    11.878    
                         clock uncertainty           -0.035    11.843    
    DSP48_X3Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -0.995    10.848    Y_reg
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 O[4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Destination:            Y_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.629ns  (CLK rise@6.629ns - CLK rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 5.439ns (99.097%)  route 0.050ns (0.903%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 11.536 - 6.629 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.917     5.295    CLK_IBUF_BUFG
    DSP48_X3Y8           DSP48E1                                      r  O[4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.296 r  O[4]/PCOUT[47]
                         net (fo=1, routed)           0.000     8.296    O_n_106_[4]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.515 r  Y0/PCOUT[47]
                         net (fo=1, routed)           0.050     9.565    Y0_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.219    10.784 r  Y0__0/PCOUT[11]
                         net (fo=1, routed)           0.000    10.784    Y0__0_n_142
    DSP48_X3Y11          DSP48E1                                      r  Y_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.629     6.629 r  
    AU32                                              0.000     6.629 r  CLK (IN)
                         net (fo=0)                   0.000     6.629    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     7.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.674    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.757 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.779    11.536    CLK_IBUF_BUFG
    DSP48_X3Y11          DSP48E1                                      r  Y_reg/CLK
                         clock pessimism              0.342    11.878    
                         clock uncertainty           -0.035    11.843    
    DSP48_X3Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -0.995    10.848    Y_reg
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 O[4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Destination:            Y_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.629ns  (CLK rise@6.629ns - CLK rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 5.439ns (99.097%)  route 0.050ns (0.903%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 11.536 - 6.629 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.917     5.295    CLK_IBUF_BUFG
    DSP48_X3Y8           DSP48E1                                      r  O[4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.296 r  O[4]/PCOUT[47]
                         net (fo=1, routed)           0.000     8.296    O_n_106_[4]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.515 r  Y0/PCOUT[47]
                         net (fo=1, routed)           0.050     9.565    Y0_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.219    10.784 r  Y0__0/PCOUT[12]
                         net (fo=1, routed)           0.000    10.784    Y0__0_n_141
    DSP48_X3Y11          DSP48E1                                      r  Y_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.629     6.629 r  
    AU32                                              0.000     6.629 r  CLK (IN)
                         net (fo=0)                   0.000     6.629    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     7.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.674    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.757 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.779    11.536    CLK_IBUF_BUFG
    DSP48_X3Y11          DSP48E1                                      r  Y_reg/CLK
                         clock pessimism              0.342    11.878    
                         clock uncertainty           -0.035    11.843    
    DSP48_X3Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -0.995    10.848    Y_reg
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 O[4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Destination:            Y_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.629ns  (CLK rise@6.629ns - CLK rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 5.439ns (99.097%)  route 0.050ns (0.903%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 11.536 - 6.629 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.917     5.295    CLK_IBUF_BUFG
    DSP48_X3Y8           DSP48E1                                      r  O[4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.296 r  O[4]/PCOUT[47]
                         net (fo=1, routed)           0.000     8.296    O_n_106_[4]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.515 r  Y0/PCOUT[47]
                         net (fo=1, routed)           0.050     9.565    Y0_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.219    10.784 r  Y0__0/PCOUT[13]
                         net (fo=1, routed)           0.000    10.784    Y0__0_n_140
    DSP48_X3Y11          DSP48E1                                      r  Y_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.629     6.629 r  
    AU32                                              0.000     6.629 r  CLK (IN)
                         net (fo=0)                   0.000     6.629    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     7.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.674    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.757 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.779    11.536    CLK_IBUF_BUFG
    DSP48_X3Y11          DSP48E1                                      r  Y_reg/CLK
                         clock pessimism              0.342    11.878    
                         clock uncertainty           -0.035    11.843    
    DSP48_X3Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -0.995    10.848    Y_reg
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 O[4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Destination:            Y_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.629ns  (CLK rise@6.629ns - CLK rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 5.439ns (99.097%)  route 0.050ns (0.903%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 11.536 - 6.629 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.917     5.295    CLK_IBUF_BUFG
    DSP48_X3Y8           DSP48E1                                      r  O[4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.296 r  O[4]/PCOUT[47]
                         net (fo=1, routed)           0.000     8.296    O_n_106_[4]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.515 r  Y0/PCOUT[47]
                         net (fo=1, routed)           0.050     9.565    Y0_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.219    10.784 r  Y0__0/PCOUT[14]
                         net (fo=1, routed)           0.000    10.784    Y0__0_n_139
    DSP48_X3Y11          DSP48E1                                      r  Y_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.629     6.629 r  
    AU32                                              0.000     6.629 r  CLK (IN)
                         net (fo=0)                   0.000     6.629    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     7.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.674    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.757 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.779    11.536    CLK_IBUF_BUFG
    DSP48_X3Y11          DSP48E1                                      r  Y_reg/CLK
                         clock pessimism              0.342    11.878    
                         clock uncertainty           -0.035    11.843    
    DSP48_X3Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -0.995    10.848    Y_reg
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 O[4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Destination:            Y_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.629ns  (CLK rise@6.629ns - CLK rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 5.439ns (99.097%)  route 0.050ns (0.903%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 11.536 - 6.629 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.917     5.295    CLK_IBUF_BUFG
    DSP48_X3Y8           DSP48E1                                      r  O[4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.296 r  O[4]/PCOUT[47]
                         net (fo=1, routed)           0.000     8.296    O_n_106_[4]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.515 r  Y0/PCOUT[47]
                         net (fo=1, routed)           0.050     9.565    Y0_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.219    10.784 r  Y0__0/PCOUT[15]
                         net (fo=1, routed)           0.000    10.784    Y0__0_n_138
    DSP48_X3Y11          DSP48E1                                      r  Y_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.629     6.629 r  
    AU32                                              0.000     6.629 r  CLK (IN)
                         net (fo=0)                   0.000     6.629    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     7.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.674    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.757 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.779    11.536    CLK_IBUF_BUFG
    DSP48_X3Y11          DSP48E1                                      r  Y_reg/CLK
                         clock pessimism              0.342    11.878    
                         clock uncertainty           -0.035    11.843    
    DSP48_X3Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -0.995    10.848    Y_reg
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 O[4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Destination:            Y_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.629ns  (CLK rise@6.629ns - CLK rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 5.439ns (99.097%)  route 0.050ns (0.903%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 11.536 - 6.629 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.917     5.295    CLK_IBUF_BUFG
    DSP48_X3Y8           DSP48E1                                      r  O[4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.296 r  O[4]/PCOUT[47]
                         net (fo=1, routed)           0.000     8.296    O_n_106_[4]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.515 r  Y0/PCOUT[47]
                         net (fo=1, routed)           0.050     9.565    Y0_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.219    10.784 r  Y0__0/PCOUT[16]
                         net (fo=1, routed)           0.000    10.784    Y0__0_n_137
    DSP48_X3Y11          DSP48E1                                      r  Y_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.629     6.629 r  
    AU32                                              0.000     6.629 r  CLK (IN)
                         net (fo=0)                   0.000     6.629    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     7.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.674    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.757 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.779    11.536    CLK_IBUF_BUFG
    DSP48_X3Y11          DSP48E1                                      r  Y_reg/CLK
                         clock pessimism              0.342    11.878    
                         clock uncertainty           -0.035    11.843    
    DSP48_X3Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -0.995    10.848    Y_reg
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 O[4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Destination:            Y_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.629ns  (CLK rise@6.629ns - CLK rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 5.439ns (99.097%)  route 0.050ns (0.903%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 11.536 - 6.629 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.917     5.295    CLK_IBUF_BUFG
    DSP48_X3Y8           DSP48E1                                      r  O[4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.296 r  O[4]/PCOUT[47]
                         net (fo=1, routed)           0.000     8.296    O_n_106_[4]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.515 r  Y0/PCOUT[47]
                         net (fo=1, routed)           0.050     9.565    Y0_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.219    10.784 r  Y0__0/PCOUT[17]
                         net (fo=1, routed)           0.000    10.784    Y0__0_n_136
    DSP48_X3Y11          DSP48E1                                      r  Y_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.629     6.629 r  
    AU32                                              0.000     6.629 r  CLK (IN)
                         net (fo=0)                   0.000     6.629    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     7.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.674    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.757 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.779    11.536    CLK_IBUF_BUFG
    DSP48_X3Y11          DSP48E1                                      r  Y_reg/CLK
                         clock pessimism              0.342    11.878    
                         clock uncertainty           -0.035    11.843    
    DSP48_X3Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -0.995    10.848    Y_reg
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 O[4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Destination:            Y_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.629ns  (CLK rise@6.629ns - CLK rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 5.439ns (99.097%)  route 0.050ns (0.903%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 11.536 - 6.629 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.917     5.295    CLK_IBUF_BUFG
    DSP48_X3Y8           DSP48E1                                      r  O[4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     8.296 r  O[4]/PCOUT[47]
                         net (fo=1, routed)           0.000     8.296    O_n_106_[4]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     9.515 r  Y0/PCOUT[47]
                         net (fo=1, routed)           0.050     9.565    Y0_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.219    10.784 r  Y0__0/PCOUT[18]
                         net (fo=1, routed)           0.000    10.784    Y0__0_n_135
    DSP48_X3Y11          DSP48E1                                      r  Y_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.629     6.629 r  
    AU32                                              0.000     6.629 r  CLK (IN)
                         net (fo=0)                   0.000     6.629    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     7.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.674    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.757 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.779    11.536    CLK_IBUF_BUFG
    DSP48_X3Y11          DSP48E1                                      r  Y_reg/CLK
                         clock pessimism              0.342    11.878    
                         clock uncertainty           -0.035    11.843    
    DSP48_X3Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -0.995    10.848    Y_reg
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  0.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 tap_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Destination:            O[4]/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.118ns (47.733%)  route 0.129ns (52.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.767     2.215    CLK_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  tap_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.118     2.333 r  tap_reg[3][11]/Q
                         net (fo=1, routed)           0.129     2.462    tap_reg_n_0_[3][11]
    DSP48_X3Y8           DSP48E1                                      r  O[4]/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.085     2.775    CLK_IBUF_BUFG
    DSP48_X3Y8           DSP48E1                                      r  O[4]/CLK
                         clock pessimism             -0.490     2.285    
    DSP48_X3Y8           DSP48E1 (Hold_dsp48e1_CLK_A[11])
                                                      0.056     2.341    O[4]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 tap_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Destination:            O[4]/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.118ns (47.041%)  route 0.133ns (52.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.765     2.213    CLK_IBUF_BUFG
    SLICE_X52Y24         FDRE                                         r  tap_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.118     2.331 r  tap_reg[3][14]/Q
                         net (fo=1, routed)           0.133     2.464    tap_reg_n_0_[3][14]
    DSP48_X3Y8           DSP48E1                                      r  O[4]/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.085     2.775    CLK_IBUF_BUFG
    DSP48_X3Y8           DSP48E1                                      r  O[4]/CLK
                         clock pessimism             -0.490     2.285    
    DSP48_X3Y8           DSP48E1 (Hold_dsp48e1_CLK_A[14])
                                                      0.056     2.341    O[4]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 tap_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Destination:            O[4]/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.118ns (47.541%)  route 0.130ns (52.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.768     2.216    CLK_IBUF_BUFG
    SLICE_X52Y21         FDRE                                         r  tap_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.118     2.334 r  tap_reg[3][0]/Q
                         net (fo=1, routed)           0.130     2.464    tap_reg_n_0_[3][0]
    DSP48_X3Y8           DSP48E1                                      r  O[4]/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.085     2.775    CLK_IBUF_BUFG
    DSP48_X3Y8           DSP48E1                                      r  O[4]/CLK
                         clock pessimism             -0.490     2.285    
    DSP48_X3Y8           DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                      0.056     2.341    O[4]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 tap_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Destination:            O[4]/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.057%)  route 0.150ns (55.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.770     2.218    CLK_IBUF_BUFG
    SLICE_X50Y22         FDRE                                         r  tap_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.118     2.336 r  tap_reg[3][5]/Q
                         net (fo=1, routed)           0.150     2.486    tap_reg_n_0_[3][5]
    DSP48_X3Y8           DSP48E1                                      r  O[4]/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.085     2.775    CLK_IBUF_BUFG
    DSP48_X3Y8           DSP48E1                                      r  O[4]/CLK
                         clock pessimism             -0.470     2.305    
    DSP48_X3Y8           DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                      0.056     2.361    O[4]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 tap_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Destination:            O[4]/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.775%)  route 0.144ns (61.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.771     2.219    CLK_IBUF_BUFG
    SLICE_X51Y21         FDRE                                         r  tap_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.091     2.310 r  tap_reg[3][4]/Q
                         net (fo=1, routed)           0.144     2.454    tap_reg_n_0_[3][4]
    DSP48_X3Y8           DSP48E1                                      r  O[4]/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.085     2.775    CLK_IBUF_BUFG
    DSP48_X3Y8           DSP48E1                                      r  O[4]/CLK
                         clock pessimism             -0.470     2.305    
    DSP48_X3Y8           DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                      0.018     2.323    O[4]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 tap_reg[3][15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Destination:            O[4]/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.175%)  route 0.143ns (54.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.766     2.214    CLK_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  tap_reg[3][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.118     2.332 r  tap_reg[3][15]/Q
                         net (fo=15, routed)          0.143     2.475    tap_reg_n_0_[3][15]
    DSP48_X3Y8           DSP48E1                                      r  O[4]/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.085     2.775    CLK_IBUF_BUFG
    DSP48_X3Y8           DSP48E1                                      r  O[4]/CLK
                         clock pessimism             -0.490     2.285    
    DSP48_X3Y8           DSP48E1 (Hold_dsp48e1_CLK_A[15])
                                                      0.056     2.341    O[4]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 tap_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Destination:            O[4]/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.100ns (33.658%)  route 0.197ns (66.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.771     2.219    CLK_IBUF_BUFG
    SLICE_X51Y21         FDRE                                         r  tap_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.100     2.319 r  tap_reg[3][1]/Q
                         net (fo=1, routed)           0.197     2.516    tap_reg_n_0_[3][1]
    DSP48_X3Y8           DSP48E1                                      r  O[4]/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.085     2.775    CLK_IBUF_BUFG
    DSP48_X3Y8           DSP48E1                                      r  O[4]/CLK
                         clock pessimism             -0.470     2.305    
    DSP48_X3Y8           DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                      0.056     2.361    O[4]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tap_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Destination:            tap_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.767     2.215    CLK_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  tap_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.100     2.315 r  tap_reg[2][12]/Q
                         net (fo=1, routed)           0.107     2.422    tap_reg[2]__0[12]
    SLICE_X52Y22         FDRE                                         r  tap_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.027     2.718    CLK_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  tap_reg[3][12]/C
                         clock pessimism             -0.491     2.226    
    SLICE_X52Y22         FDRE (Hold_fdre_C_D)         0.040     2.266    tap_reg[3][12]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 tap_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Destination:            tap_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.766     2.214    CLK_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  tap_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.100     2.314 r  tap_reg[2][10]/Q
                         net (fo=1, routed)           0.107     2.421    tap_reg[2]__0[10]
    SLICE_X52Y23         FDRE                                         r  tap_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.025     2.716    CLK_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  tap_reg[3][10]/C
                         clock pessimism             -0.490     2.225    
    SLICE_X52Y23         FDRE (Hold_fdre_C_D)         0.037     2.262    tap_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tap_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Destination:            tap_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.314ns period=6.629ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.252%)  route 0.103ns (50.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.768     2.216    CLK_IBUF_BUFG
    SLICE_X53Y21         FDRE                                         r  tap_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.100     2.316 r  tap_reg[1][7]/Q
                         net (fo=2, routed)           0.103     2.419    tap_reg_n_0_[1][7]
    SLICE_X53Y21         FDRE                                         r  tap_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.028     2.719    CLK_IBUF_BUFG
    SLICE_X53Y21         FDRE                                         r  tap_reg[2][7]/C
                         clock pessimism             -0.502     2.216    
    SLICE_X53Y21         FDRE (Hold_fdre_C_D)         0.043     2.259    tap_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 3.314 }
Period(ns):         6.629
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.538         6.629       5.091      DSP48_X3Y8     O[4]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         6.629       5.091      DSP48_X3Y10    Y0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         6.629       5.091      DSP48_X3Y11    Y_reg/CLK
Min Period        n/a     BUFG/I       n/a            1.409         6.629       5.220      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            0.750         6.629       5.879      SLICE_X51Y21   tap_reg[3][4]/C
Min Period        n/a     FDRE/C       n/a            0.700         6.629       5.929      SLICE_X51Y22   tap_reg[1][0]/C
Min Period        n/a     FDRE/C       n/a            0.700         6.629       5.929      SLICE_X51Y22   tap_reg[1][10]/C
Min Period        n/a     FDRE/C       n/a            0.700         6.629       5.929      SLICE_X53Y23   tap_reg[1][11]/C
Min Period        n/a     FDRE/C       n/a            0.700         6.629       5.929      SLICE_X53Y22   tap_reg[1][12]/C
Min Period        n/a     FDRE/C       n/a            0.700         6.629       5.929      SLICE_X53Y24   tap_reg[1][13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         3.315       2.915      SLICE_X51Y21   tap_reg[3][4]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         3.315       2.915      SLICE_X51Y21   tap_reg[3][4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.350         3.315       2.965      SLICE_X51Y23   tap_reg[1][14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         3.315       2.965      SLICE_X53Y24   tap_reg[1][13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         3.315       2.965      SLICE_X53Y24   tap_reg[1][15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         3.315       2.965      SLICE_X53Y24   tap_reg[1][8]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         3.315       2.965      SLICE_X53Y24   tap_reg[2][13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         3.315       2.965      SLICE_X52Y24   tap_reg[2][14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         3.315       2.965      SLICE_X52Y24   tap_reg[2][15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         3.315       2.965      SLICE_X52Y24   tap_reg[2][8]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         3.314       2.964      SLICE_X53Y23   tap_reg[1][11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         3.314       2.964      SLICE_X53Y22   tap_reg[1][12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         3.314       2.964      SLICE_X53Y22   tap_reg[1][9]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         3.314       2.964      SLICE_X53Y22   tap_reg[2][0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         3.314       2.964      SLICE_X53Y23   tap_reg[2][10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         3.314       2.964      SLICE_X53Y23   tap_reg[2][11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         3.314       2.964      SLICE_X53Y22   tap_reg[2][12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         3.314       2.964      SLICE_X52Y22   tap_reg[2][6]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         3.314       2.964      SLICE_X53Y23   tap_reg[2][9]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         3.314       2.964      SLICE_X52Y23   tap_reg[3][10]/C



