#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001ff245693a0 .scope module, "Multiplexer_ALUCtrl" "Multiplexer_ALUCtrl" 2 79;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "Out";
o000001ff245b0088 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001ff24591270_0 .net "A", 3 0, o000001ff245b0088;  0 drivers
o000001ff245b00b8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001ff24590f50_0 .net "B", 3 0, o000001ff245b00b8;  0 drivers
v000001ff2458f830_0 .net "Out", 3 0, L_000001ff24601bb0;  1 drivers
o000001ff245b0118 .functor BUFZ 1, C4<z>; HiZ drive
v000001ff24590ff0_0 .net "sel", 0 0, o000001ff245b0118;  0 drivers
L_000001ff24601bb0 .functor MUXZ 4, o000001ff245b0088, o000001ff245b00b8, o000001ff245b0118, C4<>;
S_000001ff24544300 .scope module, "Testbench" "Testbench" 3 3;
 .timescale 0 0;
v000001ff24601ed0_0 .var "clk", 0 0;
v000001ff24600530_0 .var "rst", 0 0;
S_000001ff24544490 .scope module, "uut" "Top_Module" 3 6, 4 17 0, S_000001ff24544300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v000001ff245faf10_0 .net "ALUControl", 3 0, v000001ff245904b0_0;  1 drivers
v000001ff245fafb0_0 .net "ALUSrc", 0 0, v000001ff245911d0_0;  1 drivers
v000001ff245fb2d0_0 .net "ALUresult", 31 0, v000001ff2458fb50_0;  1 drivers
v000001ff245fb370_0 .net "Branch", 0 0, v000001ff24590eb0_0;  1 drivers
v000001ff245fb730_0 .net "Carry", 0 0, L_000001ff2455ab80;  1 drivers
v000001ff245fbd70_0 .net "EX_MEM", 140 0, v000001ff245f57a0_0;  1 drivers
v000001ff245fa1f0_0 .net "ID_EX", 175 0, v000001ff245f5e80_0;  1 drivers
v000001ff245fb7d0_0 .net "IF_ID", 63 0, v000001ff245f5fc0_0;  1 drivers
v000001ff245fb870_0 .net "ImmExt", 31 0, v000001ff245f50c0_0;  1 drivers
v000001ff245fa330_0 .net "ImmType", 1 0, v000001ff24590690_0;  1 drivers
v000001ff245fbaf0_0 .net "Jump", 0 0, v000001ff2458fbf0_0;  1 drivers
v000001ff245fa5b0_0 .net "JumpReg", 0 0, v000001ff24590c30_0;  1 drivers
v000001ff245fbb90_0 .net "MEM_WB", 103 0, v000001ff245f99a0_0;  1 drivers
v000001ff245fbc30_0 .net "MemRead", 0 0, v000001ff245905f0_0;  1 drivers
v000001ff245fa650_0 .net "MemReadData", 31 0, L_000001ff2465b280;  1 drivers
v000001ff24600f30_0 .net "MemWrite", 0 0, v000001ff2458f790_0;  1 drivers
v000001ff24600210_0 .net "PC", 31 0, v000001ff245f9a40_0;  1 drivers
v000001ff24600e90_0 .net "PCPlus4", 31 0, L_000001ff24600a30;  1 drivers
v000001ff24601430_0 .net "PCSrc", 0 0, L_000001ff24600fd0;  1 drivers
v000001ff24601c50_0 .net "PC_ALU_Sum", 31 0, L_000001ff2465a240;  1 drivers
v000001ff24601f70_0 .net "PC_next", 31 0, L_000001ff24600170;  1 drivers
v000001ff24601cf0_0 .net "RegWrite", 0 0, v000001ff24591130_0;  1 drivers
v000001ff24600ad0_0 .net "Result", 31 0, L_000001ff2465dfb0;  1 drivers
v000001ff24601d90_0 .net "ResultSrc", 1 0, v000001ff2457b760_0;  1 drivers
v000001ff24601570_0 .net "Zero", 0 0, L_000001ff2465c040;  1 drivers
v000001ff24600350_0 .net "Zero_branch", 0 0, L_000001ff246005d0;  1 drivers
v000001ff246003f0_0 .net *"_ivl_23", 31 0, L_000001ff2465a600;  1 drivers
v000001ff24601610_0 .net "clk", 0 0, v000001ff24601ed0_0;  1 drivers
v000001ff24601e30_0 .net "data1", 31 0, L_000001ff246008f0;  1 drivers
v000001ff24600b70_0 .net "data2", 31 0, L_000001ff24601070;  1 drivers
v000001ff24601930_0 .net "instruction", 31 0, L_000001ff24600c10;  1 drivers
v000001ff24601a70_0 .net "rdB", 31 0, L_000001ff2465a1a0;  1 drivers
v000001ff24601750_0 .net "rst", 0 0, v000001ff24600530_0;  1 drivers
v000001ff24600710_0 .net "x", 0 0, L_000001ff24600670;  1 drivers
L_000001ff24600670 .part v000001ff245f57a0_0, 106, 1;
L_000001ff24600cb0 .part v000001ff245f57a0_0, 70, 32;
L_000001ff24600d50 .part v000001ff245f5fc0_0, 0, 7;
L_000001ff246002b0 .part v000001ff245f5fc0_0, 12, 3;
L_000001ff246016b0 .part v000001ff245f5fc0_0, 25, 7;
L_000001ff24601890 .part v000001ff245f5fc0_0, 15, 5;
L_000001ff24601110 .part v000001ff245f5fc0_0, 20, 5;
L_000001ff246011b0 .part v000001ff245f99a0_0, 0, 5;
L_000001ff246012f0 .part v000001ff245f99a0_0, 69, 1;
L_000001ff2465aa60 .part v000001ff245f5fc0_0, 0, 32;
L_000001ff2465ace0 .part v000001ff245f5fc0_0, 32, 32;
L_000001ff2465a600 .part v000001ff245f5fc0_0, 0, 32;
L_000001ff2465a6a0 .concat [ 32 0 0 0], L_000001ff2465a600;
L_000001ff2465bd20 .concat [ 1 1 0 0], v000001ff245905f0_0, v000001ff2458f790_0;
LS_000001ff2465a9c0_0_0 .concat [ 4 2 1 1], v000001ff245904b0_0, v000001ff24590690_0, v000001ff24590c30_0, v000001ff2458fbf0_0;
LS_000001ff2465a9c0_0_4 .concat [ 1 2 1 1], v000001ff24590eb0_0, v000001ff2457b760_0, L_000001ff24600fd0, v000001ff245911d0_0;
L_000001ff2465a9c0 .concat [ 8 5 0 0], LS_000001ff2465a9c0_0_0, LS_000001ff2465a9c0_0_4;
L_000001ff2465a7e0 .part v000001ff245f5e80_0, 96, 32;
L_000001ff2465aba0 .part v000001ff245f5e80_0, 160, 4;
L_000001ff2465bbe0 .part v000001ff245f5e80_0, 64, 32;
L_000001ff2465a4c0 .part v000001ff245f5e80_0, 32, 32;
L_000001ff2465a920 .part v000001ff245f5e80_0, 172, 1;
L_000001ff2465a740 .part v000001ff245f5e80_0, 128, 32;
L_000001ff2465a2e0 .part v000001ff245f5e80_0, 32, 32;
L_000001ff2465ac40 .part v000001ff245f5e80_0, 64, 32;
L_000001ff2465b000 .part v000001ff245f5e80_0, 7, 5;
L_000001ff2465ad80 .part v000001ff245f5e80_0, 175, 1;
L_000001ff2465ae20 .part v000001ff245f5e80_0, 173, 2;
L_000001ff2465bdc0 .part v000001ff245f5e80_0, 168, 1;
L_000001ff2465b0a0 .part v000001ff245f5e80_0, 171, 1;
L_000001ff2465a880 .part v000001ff245f5e80_0, 169, 2;
L_000001ff2465b640 .part v000001ff245f5e80_0, 128, 32;
L_000001ff2465a380 .part v000001ff245f57a0_0, 104, 1;
L_000001ff2465b320 .part v000001ff245f57a0_0, 103, 1;
L_000001ff2465bc80 .part v000001ff245f57a0_0, 5, 32;
L_000001ff2465b6e0 .part v000001ff245f57a0_0, 37, 32;
L_000001ff2465b460 .part v000001ff245f57a0_0, 105, 1;
L_000001ff2465a420 .part v000001ff245f57a0_0, 37, 32;
L_000001ff2465b3c0 .part v000001ff245f57a0_0, 0, 5;
L_000001ff2465b780 .part v000001ff245f57a0_0, 107, 2;
L_000001ff2465bb40 .part v000001ff245f57a0_0, 109, 32;
L_000001ff2465d8d0 .part v000001ff245f99a0_0, 5, 32;
L_000001ff2465d3d0 .part v000001ff245f99a0_0, 37, 32;
L_000001ff2465ca70 .part v000001ff245f99a0_0, 72, 32;
L_000001ff2465cbb0 .part v000001ff245f99a0_0, 70, 2;
S_000001ff2450d3d0 .scope module, "ALU" "ALU" 4 74, 2 1 0, S_000001ff24544490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rdA";
    .port_info 1 /INPUT 32 "rdB";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUresult";
    .port_info 4 /OUTPUT 1 "Carry";
    .port_info 5 /OUTPUT 1 "Zero";
L_000001ff2455ab80 .functor BUFZ 1, v000001ff2458f470_0, C4<0>, C4<0>, C4<0>;
v000001ff2458fab0_0 .net "ALUControl", 3 0, L_000001ff2465aba0;  1 drivers
v000001ff2458fb50_0 .var/s "ALUresult", 31 0;
v000001ff2458fc90_0 .net "Carry", 0 0, L_000001ff2455ab80;  alias, 1 drivers
v000001ff2458f470_0 .var "Cout", 0 0;
v000001ff24590af0_0 .net "Zero", 0 0, L_000001ff2465c040;  alias, 1 drivers
v000001ff24591090_0 .net/s "rdA", 31 0, L_000001ff2465a7e0;  1 drivers
v000001ff24590550_0 .net/s "rdB", 31 0, L_000001ff2465a1a0;  alias, 1 drivers
v000001ff2458f650_0 .net "shamt", 4 0, L_000001ff2465b5a0;  1 drivers
E_000001ff2459b950 .event anyedge, v000001ff2458fab0_0, v000001ff24591090_0, v000001ff24590550_0, v000001ff2458f650_0;
L_000001ff2465b5a0 .part L_000001ff2465a1a0, 0, 5;
L_000001ff2465c040 .reduce/nor v000001ff2458fb50_0;
S_000001ff2450d560 .scope module, "ALU_branch" "ALU" 4 64, 2 1 0, S_000001ff24544490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rdA";
    .port_info 1 /INPUT 32 "rdB";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUresult";
    .port_info 4 /OUTPUT 1 "Carry";
    .port_info 5 /OUTPUT 1 "Zero";
L_000001ff2455a8e0 .functor BUFZ 1, v000001ff2458fdd0_0, C4<0>, C4<0>, C4<0>;
v000001ff2458ffb0_0 .net "ALUControl", 3 0, v000001ff245904b0_0;  alias, 1 drivers
v000001ff2458ff10_0 .var/s "ALUresult", 31 0;
v000001ff2458f510_0 .net "Carry", 0 0, L_000001ff2455a8e0;  1 drivers
v000001ff2458fdd0_0 .var "Cout", 0 0;
v000001ff2458fd30_0 .net "Zero", 0 0, L_000001ff246005d0;  alias, 1 drivers
v000001ff24590b90_0 .net/s "rdA", 31 0, L_000001ff246008f0;  alias, 1 drivers
v000001ff2458f6f0_0 .net/s "rdB", 31 0, L_000001ff24601070;  alias, 1 drivers
v000001ff24590050_0 .net "shamt", 4 0, L_000001ff24600490;  1 drivers
E_000001ff2459c590 .event anyedge, v000001ff2458ffb0_0, v000001ff24590b90_0, v000001ff2458f6f0_0, v000001ff24590050_0;
L_000001ff24600490 .part L_000001ff24601070, 0, 5;
L_000001ff246005d0 .reduce/nor v000001ff2458ff10_0;
S_000001ff244f5a60 .scope module, "Control_Unit" "Control_Unit" 4 62, 5 3 0, S_000001ff24544490;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "MemRead";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 1 "PCSrc";
    .port_info 10 /OUTPUT 2 "ResultSrc";
    .port_info 11 /OUTPUT 1 "Branch";
    .port_info 12 /OUTPUT 1 "Jump";
    .port_info 13 /OUTPUT 1 "JumpReg";
    .port_info 14 /OUTPUT 2 "ImmType";
    .port_info 15 /OUTPUT 4 "ALUControl";
L_000001ff2455a410 .functor OR 1, v000001ff24590eb0_0, v000001ff2458fbf0_0, C4<0>, C4<0>;
v000001ff245904b0_0 .var "ALUControl", 3 0;
v000001ff245911d0_0 .var "ALUSrc", 0 0;
v000001ff24590eb0_0 .var "Branch", 0 0;
v000001ff24590690_0 .var "ImmType", 1 0;
v000001ff2458fbf0_0 .var "Jump", 0 0;
v000001ff24590c30_0 .var "JumpReg", 0 0;
v000001ff245905f0_0 .var "MemRead", 0 0;
v000001ff2458f790_0 .var "MemWrite", 0 0;
v000001ff245900f0_0 .net "PCSrc", 0 0, L_000001ff24600fd0;  alias, 1 drivers
v000001ff24591130_0 .var "RegWrite", 0 0;
v000001ff2457b760_0 .var "ResultSrc", 1 0;
v000001ff2457c7a0_0 .net "Zero", 0 0, L_000001ff246005d0;  alias, 1 drivers
v000001ff2457c840_0 .net *"_ivl_0", 0 0, L_000001ff2455a410;  1 drivers
L_000001ff24602210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ff2457b800_0 .net/2u *"_ivl_2", 0 0, L_000001ff24602210;  1 drivers
v000001ff24569930_0 .net "funct3", 2 0, L_000001ff246002b0;  1 drivers
v000001ff245f53e0_0 .net "funct7", 6 0, L_000001ff246016b0;  1 drivers
v000001ff245f48a0_0 .net "opcode", 6 0, L_000001ff24600d50;  1 drivers
v000001ff245f5480_0 .net "r_type_ALUControl", 3 0, v000001ff24590370_0;  1 drivers
v000001ff245f5ac0_0 .net "rst", 0 0, v000001ff24600530_0;  alias, 1 drivers
E_000001ff2459b9d0/0 .event anyedge, v000001ff245f5ac0_0, v000001ff245f48a0_0, v000001ff24590370_0, v000001ff24590e10_0;
E_000001ff2459b9d0/1 .event anyedge, v000001ff24590410_0, v000001ff2458fd30_0;
E_000001ff2459b9d0 .event/or E_000001ff2459b9d0/0, E_000001ff2459b9d0/1;
L_000001ff24600fd0 .functor MUXZ 1, L_000001ff24602210, L_000001ff2455a410, v000001ff24600530_0, C4<>;
S_000001ff244f5bf0 .scope module, "r_type_alu_ctrl_inst" "RTypeALUControl" 5 24, 6 1 0, S_000001ff244f5a60;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "funct7";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /OUTPUT 4 "ALUControl";
v000001ff24590370_0 .var "ALUControl", 3 0;
v000001ff24590e10_0 .net "funct3", 2 0, L_000001ff246002b0;  alias, 1 drivers
v000001ff24590410_0 .net "funct7", 6 0, L_000001ff246016b0;  alias, 1 drivers
E_000001ff2459c7d0 .event anyedge, v000001ff24590e10_0, v000001ff24590410_0;
S_000001ff244c2da0 .scope module, "Data_Memory" "Data_Memory" 4 84, 7 1 0, S_000001ff24544490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 1 "MemRead";
    .port_info 3 /INPUT 32 "MemWriteData";
    .port_info 4 /OUTPUT 32 "MemReadData";
    .port_info 5 /INPUT 32 "ALUresult";
v000001ff245f5b60_0 .net "ALUresult", 31 0, L_000001ff2465b6e0;  1 drivers
v000001ff245f4620_0 .net "MemRead", 0 0, L_000001ff2465b320;  1 drivers
v000001ff245f5840_0 .net/s "MemReadData", 31 0, L_000001ff2465b280;  alias, 1 drivers
v000001ff245f55c0_0 .net "MemWrite", 0 0, L_000001ff2465a380;  1 drivers
v000001ff245f4580_0 .net/s "MemWriteData", 31 0, L_000001ff2465bc80;  1 drivers
v000001ff245f4a80_0 .net *"_ivl_0", 31 0, L_000001ff2465b140;  1 drivers
v000001ff245f41c0_0 .net *"_ivl_3", 29 0, L_000001ff2465b8c0;  1 drivers
L_000001ff246023c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff245f5c00_0 .net/2u *"_ivl_4", 31 0, L_000001ff246023c0;  1 drivers
v000001ff245f46c0_0 .net "clk", 0 0, v000001ff24601ed0_0;  alias, 1 drivers
v000001ff245f5660 .array/s "mem", 31 0, 31 0;
E_000001ff2459ba10 .event posedge, v000001ff245f46c0_0;
L_000001ff2465b140 .array/port v000001ff245f5660, L_000001ff2465b8c0;
L_000001ff2465b8c0 .part L_000001ff2465b6e0, 2, 30;
L_000001ff2465b280 .functor MUXZ 32, L_000001ff246023c0, L_000001ff2465b140, L_000001ff2465b320, C4<>;
S_000001ff244c2f30 .scope module, "EXMEM" "EX_MEM" 4 80, 8 1 0, S_000001ff24544490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 141 "EX_MEM";
    .port_info 3 /INPUT 32 "PC_ALU_Sum";
    .port_info 4 /INPUT 1 "Zero";
    .port_info 5 /INPUT 32 "ALUresult";
    .port_info 6 /INPUT 32 "data2";
    .port_info 7 /INPUT 5 "rd_ID_EX";
    .port_info 8 /INPUT 1 "Reg_Con";
    .port_info 9 /INPUT 2 "Mem_Con";
    .port_info 10 /INPUT 1 "Branch";
    .port_info 11 /INPUT 1 "PCSrc";
    .port_info 12 /INPUT 2 "ResultSrc";
    .port_info 13 /INPUT 32 "PC";
v000001ff245f44e0_0 .net "ALUresult", 31 0, v000001ff2458fb50_0;  alias, 1 drivers
v000001ff245f5ca0_0 .net "Branch", 0 0, L_000001ff2465bdc0;  1 drivers
v000001ff245f57a0_0 .var "EX_MEM", 140 0;
v000001ff245f4300_0 .net "Mem_Con", 1 0, L_000001ff2465ae20;  1 drivers
v000001ff245f4d00_0 .net "PC", 31 0, L_000001ff2465b640;  1 drivers
v000001ff245f5520_0 .net "PCSrc", 0 0, L_000001ff2465b0a0;  1 drivers
v000001ff245f4800_0 .net "PC_ALU_Sum", 31 0, L_000001ff2465a240;  alias, 1 drivers
v000001ff245f4da0_0 .net "Reg_Con", 0 0, L_000001ff2465ad80;  1 drivers
v000001ff245f4e40_0 .net "ResultSrc", 1 0, L_000001ff2465a880;  1 drivers
v000001ff245f5d40_0 .net "Zero", 0 0, L_000001ff2465c040;  alias, 1 drivers
v000001ff245f4760_0 .net "clk", 0 0, v000001ff24601ed0_0;  alias, 1 drivers
v000001ff245f4b20_0 .net "data2", 31 0, L_000001ff2465ac40;  1 drivers
v000001ff245f43a0_0 .net "rd_ID_EX", 4 0, L_000001ff2465b000;  1 drivers
v000001ff245f5de0_0 .net "rst", 0 0, v000001ff24600530_0;  alias, 1 drivers
E_000001ff2459bb50/0 .event negedge, v000001ff245f5ac0_0;
E_000001ff2459bb50/1 .event posedge, v000001ff245f46c0_0;
E_000001ff2459bb50 .event/or E_000001ff2459bb50/0, E_000001ff2459bb50/1;
S_000001ff2450e920 .scope module, "IDEX" "ID_EX" 4 70, 9 1 0, S_000001ff24544490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "data1";
    .port_info 3 /INPUT 32 "data2";
    .port_info 4 /INPUT 32 "ImmExt";
    .port_info 5 /INPUT 32 "PC";
    .port_info 6 /INPUT 32 "instruction";
    .port_info 7 /OUTPUT 176 "ID_EX";
    .port_info 8 /INPUT 1 "Reg_Con";
    .port_info 9 /INPUT 2 "Mem_Con";
    .port_info 10 /INPUT 13 "Ex_Con";
v000001ff245f4260_0 .net "Ex_Con", 12 0, L_000001ff2465a9c0;  1 drivers
v000001ff245f5e80_0 .var "ID_EX", 175 0;
v000001ff245f58e0_0 .net "ImmExt", 31 0, v000001ff245f50c0_0;  alias, 1 drivers
v000001ff245f5f20_0 .net "Mem_Con", 1 0, L_000001ff2465bd20;  1 drivers
v000001ff245f4c60_0 .net "PC", 31 0, L_000001ff2465ace0;  1 drivers
v000001ff245f4bc0_0 .net "Reg_Con", 0 0, v000001ff24591130_0;  alias, 1 drivers
v000001ff245f4ee0_0 .net "clk", 0 0, v000001ff24601ed0_0;  alias, 1 drivers
v000001ff245f4f80_0 .net "data1", 31 0, L_000001ff246008f0;  alias, 1 drivers
v000001ff245f5020_0 .net "data2", 31 0, L_000001ff24601070;  alias, 1 drivers
v000001ff245f4940_0 .net "instruction", 31 0, L_000001ff2465a6a0;  1 drivers
v000001ff245f5700_0 .net "rst", 0 0, v000001ff24600530_0;  alias, 1 drivers
S_000001ff2450eab0 .scope module, "IFID" "IF_ID" 4 56, 10 2 0, S_000001ff24544490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PC";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /OUTPUT 64 "IF_ID";
v000001ff245f5fc0_0 .var "IF_ID", 63 0;
v000001ff245f5980_0 .var "IF_ID_nxt", 63 0;
v000001ff245f4440_0 .net "PC", 31 0, v000001ff245f9a40_0;  alias, 1 drivers
v000001ff245f4120_0 .net "clk", 0 0, v000001ff24601ed0_0;  alias, 1 drivers
v000001ff245f5a20_0 .net "instruction", 31 0, L_000001ff24600c10;  alias, 1 drivers
v000001ff245f49e0_0 .net "rst", 0 0, v000001ff24600530_0;  alias, 1 drivers
S_000001ff2450ee50 .scope module, "Imm0" "Imm_Extend" 4 68, 11 1 0, S_000001ff24544490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 2 "ImmType";
    .port_info 2 /OUTPUT 32 "ImmExt";
v000001ff245f50c0_0 .var "ImmExt", 31 0;
v000001ff245f5160_0 .net "ImmType", 1 0, v000001ff24590690_0;  alias, 1 drivers
v000001ff245f5200_0 .net *"_ivl_11", 0 0, L_000001ff2465af60;  1 drivers
v000001ff245f5340_0 .net *"_ivl_13", 5 0, L_000001ff2465be60;  1 drivers
v000001ff245f52a0_0 .net *"_ivl_15", 3 0, L_000001ff2465bf00;  1 drivers
L_000001ff24602378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ff245f8dc0_0 .net/2u *"_ivl_16", 0 0, L_000001ff24602378;  1 drivers
v000001ff245f8e60_0 .net *"_ivl_18", 12 0, L_000001ff2465bfa0;  1 drivers
v000001ff245f9ae0_0 .net *"_ivl_3", 6 0, L_000001ff246019d0;  1 drivers
v000001ff245f8640_0 .net *"_ivl_5", 4 0, L_000001ff2465ab00;  1 drivers
v000001ff245f8f00_0 .net *"_ivl_9", 0 0, L_000001ff2465b1e0;  1 drivers
v000001ff245f9180_0 .net "b_imm", 11 0, L_000001ff2465aec0;  1 drivers
v000001ff245f9860_0 .net "i_imm", 11 0, L_000001ff24601390;  1 drivers
v000001ff245f8780_0 .net "instruction", 31 0, L_000001ff2465aa60;  1 drivers
v000001ff245f9f40_0 .net "s_imm", 11 0, L_000001ff2465b500;  1 drivers
v000001ff245f8460_0 .net "u_imm", 19 0, L_000001ff2465a560;  1 drivers
E_000001ff2459bf50/0 .event anyedge, v000001ff24590690_0, v000001ff245f9860_0, v000001ff245f9f40_0, v000001ff245f9180_0;
E_000001ff2459bf50/1 .event anyedge, v000001ff245f8460_0;
E_000001ff2459bf50 .event/or E_000001ff2459bf50/0, E_000001ff2459bf50/1;
L_000001ff24601390 .part L_000001ff2465aa60, 20, 12;
L_000001ff246019d0 .part L_000001ff2465aa60, 25, 7;
L_000001ff2465ab00 .part L_000001ff2465aa60, 7, 5;
L_000001ff2465b500 .concat [ 5 7 0 0], L_000001ff2465ab00, L_000001ff246019d0;
L_000001ff2465b1e0 .part L_000001ff2465aa60, 31, 1;
L_000001ff2465af60 .part L_000001ff2465aa60, 7, 1;
L_000001ff2465be60 .part L_000001ff2465aa60, 25, 6;
L_000001ff2465bf00 .part L_000001ff2465aa60, 8, 4;
LS_000001ff2465bfa0_0_0 .concat [ 1 4 6 1], L_000001ff24602378, L_000001ff2465bf00, L_000001ff2465be60, L_000001ff2465af60;
LS_000001ff2465bfa0_0_4 .concat [ 1 0 0 0], L_000001ff2465b1e0;
L_000001ff2465bfa0 .concat [ 12 1 0 0], LS_000001ff2465bfa0_0_0, LS_000001ff2465bfa0_0_4;
L_000001ff2465aec0 .part L_000001ff2465bfa0, 0, 12;
L_000001ff2465a560 .part L_000001ff2465aa60, 12, 20;
S_000001ff2450efe0 .scope module, "Inst_Mem" "Inst_Mem" 4 54, 12 1 0, S_000001ff24544490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "instruction";
v000001ff245f9fe0_0 .net "PC", 31 0, v000001ff245f9a40_0;  alias, 1 drivers
v000001ff245f8fa0_0 .net *"_ivl_1", 0 0, L_000001ff246007b0;  1 drivers
L_000001ff246021c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff245f8140_0 .net/2u *"_ivl_2", 31 0, L_000001ff246021c8;  1 drivers
v000001ff245f9540_0 .net *"_ivl_4", 31 0, L_000001ff24601b10;  1 drivers
v000001ff245f8960_0 .net *"_ivl_7", 29 0, L_000001ff24602010;  1 drivers
v000001ff245f9c20_0 .net *"_ivl_8", 29 0, L_000001ff246014d0;  1 drivers
v000001ff245f9360_0 .net "instruction", 31 0, L_000001ff24600c10;  alias, 1 drivers
v000001ff245f94a0 .array "instruction_mem", 1024 0, 31 0;
v000001ff245f88c0_0 .net "rst", 0 0, v000001ff24600530_0;  alias, 1 drivers
L_000001ff246007b0 .reduce/nor v000001ff24600530_0;
L_000001ff24601b10 .array/port v000001ff245f94a0, L_000001ff246014d0;
L_000001ff24602010 .part v000001ff245f9a40_0, 2, 30;
L_000001ff246014d0 .concat [ 30 0 0 0], L_000001ff24602010;
L_000001ff24600c10 .functor MUXZ 32, L_000001ff24601b10, L_000001ff246021c8, L_000001ff246007b0, C4<>;
S_000001ff2453d9d0 .scope module, "MEMWB" "MEM_WB" 4 86, 13 1 0, S_000001ff24544490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Reg_Con";
    .port_info 1 /INPUT 32 "MemReadData";
    .port_info 2 /INPUT 32 "ALUresult";
    .port_info 3 /INPUT 5 "rd_EXMEM";
    .port_info 4 /OUTPUT 104 "MEM_WB";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
    .port_info 7 /INPUT 2 "ResultSrc";
    .port_info 8 /INPUT 32 "PC";
v000001ff245f95e0_0 .net "ALUresult", 31 0, L_000001ff2465a420;  1 drivers
v000001ff245f99a0_0 .var "MEM_WB", 103 0;
v000001ff245f8820_0 .net "MemReadData", 31 0, L_000001ff2465b280;  alias, 1 drivers
v000001ff245f9400_0 .net "PC", 31 0, L_000001ff2465bb40;  1 drivers
v000001ff245f9d60_0 .net "Reg_Con", 0 0, L_000001ff2465b460;  1 drivers
v000001ff245f81e0_0 .net "ResultSrc", 1 0, L_000001ff2465b780;  1 drivers
v000001ff245f9e00_0 .net "clk", 0 0, v000001ff24601ed0_0;  alias, 1 drivers
v000001ff245f85a0_0 .net "rd_EXMEM", 4 0, L_000001ff2465b3c0;  1 drivers
v000001ff245f9900_0 .net "rst", 0 0, v000001ff24600530_0;  alias, 1 drivers
S_000001ff2453db60 .scope module, "MultiPC" "Multiplexer" 4 58, 14 1 0, S_000001ff24544490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Out";
v000001ff245f97c0_0 .net "A", 31 0, L_000001ff24600a30;  alias, 1 drivers
v000001ff245f8a00_0 .net "B", 31 0, L_000001ff24600cb0;  1 drivers
v000001ff245f9220_0 .net "Out", 31 0, L_000001ff24600170;  alias, 1 drivers
v000001ff245f8d20_0 .net "sel", 0 0, L_000001ff24600670;  alias, 1 drivers
L_000001ff24600170 .functor MUXZ 32, L_000001ff24600a30, L_000001ff24600cb0, L_000001ff24600670, C4<>;
S_000001ff244f64d0 .scope module, "Multiplex_ALU" "Multiplexer" 4 76, 14 1 0, S_000001ff24544490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Out";
v000001ff245f9680_0 .net "A", 31 0, L_000001ff2465bbe0;  1 drivers
v000001ff245f90e0_0 .net "B", 31 0, L_000001ff2465a4c0;  1 drivers
v000001ff245f9720_0 .net "Out", 31 0, L_000001ff2465a1a0;  alias, 1 drivers
v000001ff245f9cc0_0 .net "sel", 0 0, L_000001ff2465a920;  1 drivers
L_000001ff2465a1a0 .functor MUXZ 32, L_000001ff2465bbe0, L_000001ff2465a4c0, L_000001ff2465a920, C4<>;
S_000001ff244f6660 .scope module, "PC0" "PC" 4 50, 15 1 0, S_000001ff24544490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_next";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "PC";
v000001ff245f9a40_0 .var "PC", 31 0;
v000001ff245f9040_0 .net "PC_next", 31 0, L_000001ff24600170;  alias, 1 drivers
v000001ff245f9ea0_0 .net "clk", 0 0, v000001ff24601ed0_0;  alias, 1 drivers
v000001ff245f8280_0 .net "rst", 0 0, v000001ff24600530_0;  alias, 1 drivers
S_000001ff245ae040 .scope module, "PC_ALU_Adder0" "PC_ALU_Adder" 4 78, 2 71 0, S_000001ff24544490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Sum";
v000001ff245f8320_0 .net "A", 31 0, L_000001ff2465a740;  1 drivers
v000001ff245f92c0_0 .net "B", 31 0, L_000001ff2465a2e0;  1 drivers
v000001ff245f8be0_0 .net "Sum", 31 0, L_000001ff2465a240;  alias, 1 drivers
L_000001ff2465a240 .arith/sum 32, L_000001ff2465a740, L_000001ff2465a2e0;
S_000001ff245add20 .scope module, "PCplus4" "PCPlus4" 4 52, 16 1 0, S_000001ff24544490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PCPlus4";
v000001ff245f9b80_0 .net "PC", 31 0, v000001ff245f9a40_0;  alias, 1 drivers
v000001ff245f83c0_0 .net "PCPlus4", 31 0, L_000001ff24600a30;  alias, 1 drivers
L_000001ff24602138 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001ff245f8500_0 .net/2u *"_ivl_0", 31 0, L_000001ff24602138;  1 drivers
v000001ff245f86e0_0 .net *"_ivl_2", 31 0, L_000001ff24600990;  1 drivers
L_000001ff24602180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff245f8aa0_0 .net/2u *"_ivl_4", 31 0, L_000001ff24602180;  1 drivers
v000001ff245f8c80_0 .net "rst", 0 0, v000001ff24600530_0;  alias, 1 drivers
L_000001ff24600990 .arith/sum 32, v000001ff245f9a40_0, L_000001ff24602138;
L_000001ff24600a30 .functor MUXZ 32, L_000001ff24602180, L_000001ff24600990, v000001ff24600530_0, C4<>;
S_000001ff245ae680 .scope module, "Register" "Register" 4 66, 17 1 0, S_000001ff24544490;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs1";
    .port_info 1 /INPUT 5 "rs2";
    .port_info 2 /INPUT 5 "w_add";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 32 "RegWriteData";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
    .port_info 7 /OUTPUT 32 "data1";
    .port_info 8 /OUTPUT 32 "data2";
L_000001ff2455aaa0 .functor NOT 1, v000001ff24600530_0, C4<0>, C4<0>, C4<0>;
L_000001ff2455ab10 .functor NOT 1, v000001ff24600530_0, C4<0>, C4<0>, C4<0>;
v000001ff245fa3d0_0 .net "RegWrite", 0 0, L_000001ff246012f0;  1 drivers
v000001ff245fadd0_0 .net "RegWriteData", 31 0, L_000001ff2465dfb0;  alias, 1 drivers
v000001ff245fae70_0 .net *"_ivl_0", 0 0, L_000001ff2455aaa0;  1 drivers
v000001ff245faa10_0 .net *"_ivl_12", 0 0, L_000001ff2455ab10;  1 drivers
L_000001ff246022e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff245fb050_0 .net/2u *"_ivl_14", 31 0, L_000001ff246022e8;  1 drivers
v000001ff245fbe10_0 .net *"_ivl_16", 31 0, L_000001ff24601250;  1 drivers
v000001ff245fa830_0 .net *"_ivl_18", 6 0, L_000001ff246017f0;  1 drivers
L_000001ff24602258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff245fb5f0_0 .net/2u *"_ivl_2", 31 0, L_000001ff24602258;  1 drivers
L_000001ff24602330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff245fb4b0_0 .net *"_ivl_21", 1 0, L_000001ff24602330;  1 drivers
v000001ff245fb410_0 .net *"_ivl_4", 31 0, L_000001ff24600df0;  1 drivers
v000001ff245faab0_0 .net *"_ivl_6", 6 0, L_000001ff24600850;  1 drivers
L_000001ff246022a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff245fb550_0 .net *"_ivl_9", 1 0, L_000001ff246022a0;  1 drivers
v000001ff245fab50_0 .net "clk", 0 0, v000001ff24601ed0_0;  alias, 1 drivers
v000001ff245fb9b0_0 .net/s "data1", 31 0, L_000001ff246008f0;  alias, 1 drivers
v000001ff245fa790_0 .net/s "data2", 31 0, L_000001ff24601070;  alias, 1 drivers
v000001ff245fa470 .array/s "register", 31 0, 31 0;
v000001ff245fbeb0_0 .net "rs1", 4 0, L_000001ff24601890;  1 drivers
v000001ff245fa6f0_0 .net "rs2", 4 0, L_000001ff24601110;  1 drivers
v000001ff245fa510_0 .net "rst", 0 0, v000001ff24600530_0;  alias, 1 drivers
v000001ff245fb0f0_0 .net "w_add", 4 0, L_000001ff246011b0;  1 drivers
L_000001ff24600df0 .array/port v000001ff245fa470, L_000001ff24600850;
L_000001ff24600850 .concat [ 5 2 0 0], L_000001ff24601890, L_000001ff246022a0;
L_000001ff246008f0 .functor MUXZ 32, L_000001ff24600df0, L_000001ff24602258, L_000001ff2455aaa0, C4<>;
L_000001ff24601250 .array/port v000001ff245fa470, L_000001ff246017f0;
L_000001ff246017f0 .concat [ 5 2 0 0], L_000001ff24601110, L_000001ff24602330;
L_000001ff24601070 .functor MUXZ 32, L_000001ff24601250, L_000001ff246022e8, L_000001ff2455ab10, C4<>;
S_000001ff245ada00 .scope module, "multipplex_result0" "multiplex_result" 4 90, 13 21 0, S_000001ff24544490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 32 "C";
    .port_info 3 /INPUT 32 "D";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "Result";
v000001ff245fa8d0_0 .net "A", 31 0, L_000001ff2465d8d0;  1 drivers
v000001ff245fb190_0 .net "B", 31 0, L_000001ff2465d3d0;  1 drivers
v000001ff245fabf0_0 .net "C", 31 0, L_000001ff2465ca70;  1 drivers
L_000001ff246024e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff245fbf50_0 .net "D", 31 0, L_000001ff246024e0;  1 drivers
v000001ff245fac90_0 .net "Result", 31 0, L_000001ff2465dfb0;  alias, 1 drivers
L_000001ff24602408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff245fbff0_0 .net/2u *"_ivl_0", 1 0, L_000001ff24602408;  1 drivers
v000001ff245fa970_0 .net *"_ivl_10", 0 0, L_000001ff2465ba00;  1 drivers
v000001ff245fa150_0 .net *"_ivl_12", 31 0, L_000001ff2465baa0;  1 drivers
v000001ff245fb690_0 .net *"_ivl_14", 31 0, L_000001ff2465df10;  1 drivers
v000001ff245fad30_0 .net *"_ivl_2", 0 0, L_000001ff2465b820;  1 drivers
L_000001ff24602450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ff245fb230_0 .net/2u *"_ivl_4", 1 0, L_000001ff24602450;  1 drivers
v000001ff245fa290_0 .net *"_ivl_6", 0 0, L_000001ff2465b960;  1 drivers
L_000001ff24602498 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ff245fba50_0 .net/2u *"_ivl_8", 1 0, L_000001ff24602498;  1 drivers
v000001ff245fb910_0 .net "sel", 1 0, L_000001ff2465cbb0;  1 drivers
L_000001ff2465b820 .cmp/eq 2, L_000001ff2465cbb0, L_000001ff24602408;
L_000001ff2465b960 .cmp/eq 2, L_000001ff2465cbb0, L_000001ff24602450;
L_000001ff2465ba00 .cmp/eq 2, L_000001ff2465cbb0, L_000001ff24602498;
L_000001ff2465baa0 .functor MUXZ 32, L_000001ff246024e0, L_000001ff2465ca70, L_000001ff2465ba00, C4<>;
L_000001ff2465df10 .functor MUXZ 32, L_000001ff2465baa0, L_000001ff2465d3d0, L_000001ff2465b960, C4<>;
L_000001ff2465dfb0 .functor MUXZ 32, L_000001ff2465df10, L_000001ff2465d8d0, L_000001ff2465b820, C4<>;
    .scope S_000001ff244f6660;
T_0 ;
    %wait E_000001ff2459bb50;
    %load/vec4 v000001ff245f8280_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ff245f9a40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ff245f9040_0;
    %assign/vec4 v000001ff245f9a40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ff2450efe0;
T_1 ;
    %vpi_call 12 10 "$readmemh", "instr_mem.hex", v000001ff245f94a0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001ff2450eab0;
T_2 ;
    %wait E_000001ff2459bb50;
    %load/vec4 v000001ff245f49e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001ff245f5980_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001ff245f5fc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ff245f4440_0;
    %load/vec4 v000001ff245f5a20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ff245f5fc0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ff244f5bf0;
T_3 ;
    %wait E_000001ff2459c7d0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff24590370_0, 0, 4;
    %load/vec4 v000001ff24590e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff24590370_0, 0, 4;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v000001ff24590410_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff24590370_0, 0, 4;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v000001ff24590410_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ff24590370_0, 0, 4;
T_3.12 ;
T_3.11 ;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v000001ff24590410_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001ff24590370_0, 0, 4;
T_3.14 ;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v000001ff24590410_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.16, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001ff24590370_0, 0, 4;
T_3.16 ;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v000001ff24590410_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.18, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001ff24590370_0, 0, 4;
T_3.18 ;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v000001ff24590410_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.20, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001ff24590370_0, 0, 4;
T_3.20 ;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v000001ff24590410_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001ff24590370_0, 0, 4;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v000001ff24590410_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_3.24, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001ff24590370_0, 0, 4;
T_3.24 ;
T_3.23 ;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v000001ff24590410_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001ff24590370_0, 0, 4;
T_3.26 ;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v000001ff24590410_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.28, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ff24590370_0, 0, 4;
T_3.28 ;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ff244f5a60;
T_4 ;
    %wait E_000001ff2459b9d0;
    %load/vec4 v000001ff245f5ac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff24591130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2458f790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff245905f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff245911d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ff2457b760_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff24590eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2458fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff24590c30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ff24590690_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ff245f48a0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff24591130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff24590eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff2458fbf0_0, 0, 1;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff24591130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff245911d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ff2457b760_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ff24590690_0, 0, 2;
    %load/vec4 v000001ff245f5480_0;
    %store/vec4 v000001ff245904b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff24590eb0_0, 0, 1;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff24591130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff245905f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff245911d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ff2457b760_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ff24590690_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff24591130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff245911d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ff2457b760_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ff24590690_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff24590eb0_0, 0, 1;
    %load/vec4 v000001ff24569930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
    %jmp T_4.22;
T_4.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
    %jmp T_4.22;
T_4.14 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
    %jmp T_4.22;
T_4.15 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
    %jmp T_4.22;
T_4.16 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
    %jmp T_4.22;
T_4.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v000001ff245f53e0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_4.23, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
T_4.23 ;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v000001ff245f53e0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_4.25, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
    %jmp T_4.26;
T_4.25 ;
    %load/vec4 v000001ff245f53e0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_4.27, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
T_4.27 ;
T_4.26 ;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2458f790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff245911d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ff24590690_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff24591130_0, 0, 1;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff24590eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff245911d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ff24590690_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff24591130_0, 0, 1;
    %load/vec4 v000001ff24569930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff24590eb0_0, 0, 1;
    %jmp T_4.36;
T_4.29 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
    %load/vec4 v000001ff2457c7a0_0;
    %store/vec4 v000001ff24590eb0_0, 0, 1;
    %jmp T_4.36;
T_4.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
    %load/vec4 v000001ff2457c7a0_0;
    %inv;
    %store/vec4 v000001ff24590eb0_0, 0, 1;
    %jmp T_4.36;
T_4.31 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
    %load/vec4 v000001ff2457c7a0_0;
    %inv;
    %store/vec4 v000001ff24590eb0_0, 0, 1;
    %jmp T_4.36;
T_4.32 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
    %load/vec4 v000001ff2457c7a0_0;
    %store/vec4 v000001ff24590eb0_0, 0, 1;
    %jmp T_4.36;
T_4.33 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
    %load/vec4 v000001ff2457c7a0_0;
    %inv;
    %store/vec4 v000001ff24590eb0_0, 0, 1;
    %jmp T_4.36;
T_4.34 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
    %load/vec4 v000001ff2457c7a0_0;
    %store/vec4 v000001ff24590eb0_0, 0, 1;
    %jmp T_4.36;
T_4.36 ;
    %pop/vec4 1;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff24591130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff245911d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ff2457b760_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ff24590690_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff24591130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff245911d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ff2457b760_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ff24590690_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff24591130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff2458fbf0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ff2457b760_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ff24590690_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff24591130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff24590c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff245911d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ff2457b760_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ff24590690_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff245904b0_0, 0, 4;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001ff2450d560;
T_5 ;
    %wait E_000001ff2459c590;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2458ff10_0, 0, 32;
    %load/vec4 v000001ff2458ffb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2458ff10_0, 0, 32;
    %jmp T_5.11;
T_5.0 ;
    %load/vec4 v000001ff24590b90_0;
    %pad/s 33;
    %load/vec4 v000001ff2458f6f0_0;
    %pad/s 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000001ff2458ff10_0, 0, 32;
    %store/vec4 v000001ff2458fdd0_0, 0, 1;
    %jmp T_5.11;
T_5.1 ;
    %load/vec4 v000001ff24590b90_0;
    %load/vec4 v000001ff2458f6f0_0;
    %sub;
    %store/vec4 v000001ff2458ff10_0, 0, 32;
    %jmp T_5.11;
T_5.2 ;
    %load/vec4 v000001ff24590b90_0;
    %load/vec4 v000001ff2458f6f0_0;
    %and;
    %store/vec4 v000001ff2458ff10_0, 0, 32;
    %jmp T_5.11;
T_5.3 ;
    %load/vec4 v000001ff24590b90_0;
    %load/vec4 v000001ff2458f6f0_0;
    %or;
    %store/vec4 v000001ff2458ff10_0, 0, 32;
    %jmp T_5.11;
T_5.4 ;
    %load/vec4 v000001ff24590b90_0;
    %load/vec4 v000001ff2458f6f0_0;
    %xor;
    %store/vec4 v000001ff2458ff10_0, 0, 32;
    %jmp T_5.11;
T_5.5 ;
    %load/vec4 v000001ff24590b90_0;
    %load/vec4 v000001ff2458f6f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %store/vec4 v000001ff2458ff10_0, 0, 32;
    %jmp T_5.11;
T_5.6 ;
    %load/vec4 v000001ff24590b90_0;
    %load/vec4 v000001ff2458f6f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %store/vec4 v000001ff2458ff10_0, 0, 32;
    %jmp T_5.11;
T_5.7 ;
    %load/vec4 v000001ff24590b90_0;
    %ix/getv 4, v000001ff24590050_0;
    %shiftl 4;
    %store/vec4 v000001ff2458ff10_0, 0, 32;
    %jmp T_5.11;
T_5.8 ;
    %load/vec4 v000001ff24590b90_0;
    %ix/getv 4, v000001ff24590050_0;
    %shiftr 4;
    %store/vec4 v000001ff2458ff10_0, 0, 32;
    %jmp T_5.11;
T_5.9 ;
    %load/vec4 v000001ff24590b90_0;
    %ix/getv 4, v000001ff24590050_0;
    %shiftr/s 4;
    %store/vec4 v000001ff2458ff10_0, 0, 32;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001ff245ae680;
T_6 ;
    %wait E_000001ff2459ba10;
    %load/vec4 v000001ff245fa3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001ff245fadd0_0;
    %load/vec4 v000001ff245fb0f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff245fa470, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001ff245ae680;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ff245fa470, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ff245fa470, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ff245fa470, 4, 0;
    %pushi/vec4 13, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ff245fa470, 4, 0;
    %end;
    .thread T_7;
    .scope S_000001ff2450ee50;
T_8 ;
    %wait E_000001ff2459bf50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff245f50c0_0, 0, 32;
    %load/vec4 v000001ff245f5160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff245f50c0_0, 0, 32;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v000001ff245f9860_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v000001ff245f9860_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ff245f50c0_0, 0, 32;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v000001ff245f9f40_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v000001ff245f9f40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ff245f50c0_0, 0, 32;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v000001ff245f9180_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v000001ff245f9180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ff245f50c0_0, 0, 32;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v000001ff245f8460_0;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001ff245f50c0_0, 0, 32;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001ff2450e920;
T_9 ;
    %wait E_000001ff2459bb50;
    %load/vec4 v000001ff245f5700_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 176;
    %assign/vec4 v000001ff245f5e80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001ff245f4bc0_0;
    %load/vec4 v000001ff245f5f20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff245f4260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff245f4c60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff245f4f80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff245f5020_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff245f58e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff245f4940_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ff245f5e80_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ff2450d3d0;
T_10 ;
    %wait E_000001ff2459b950;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2458fb50_0, 0, 32;
    %load/vec4 v000001ff2458fab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff2458fb50_0, 0, 32;
    %jmp T_10.11;
T_10.0 ;
    %load/vec4 v000001ff24591090_0;
    %pad/s 33;
    %load/vec4 v000001ff24590550_0;
    %pad/s 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000001ff2458fb50_0, 0, 32;
    %store/vec4 v000001ff2458f470_0, 0, 1;
    %jmp T_10.11;
T_10.1 ;
    %load/vec4 v000001ff24591090_0;
    %load/vec4 v000001ff24590550_0;
    %sub;
    %store/vec4 v000001ff2458fb50_0, 0, 32;
    %jmp T_10.11;
T_10.2 ;
    %load/vec4 v000001ff24591090_0;
    %load/vec4 v000001ff24590550_0;
    %and;
    %store/vec4 v000001ff2458fb50_0, 0, 32;
    %jmp T_10.11;
T_10.3 ;
    %load/vec4 v000001ff24591090_0;
    %load/vec4 v000001ff24590550_0;
    %or;
    %store/vec4 v000001ff2458fb50_0, 0, 32;
    %jmp T_10.11;
T_10.4 ;
    %load/vec4 v000001ff24591090_0;
    %load/vec4 v000001ff24590550_0;
    %xor;
    %store/vec4 v000001ff2458fb50_0, 0, 32;
    %jmp T_10.11;
T_10.5 ;
    %load/vec4 v000001ff24591090_0;
    %load/vec4 v000001ff24590550_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.13, 8;
T_10.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.13, 8;
 ; End of false expr.
    %blend;
T_10.13;
    %store/vec4 v000001ff2458fb50_0, 0, 32;
    %jmp T_10.11;
T_10.6 ;
    %load/vec4 v000001ff24591090_0;
    %load/vec4 v000001ff24590550_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %store/vec4 v000001ff2458fb50_0, 0, 32;
    %jmp T_10.11;
T_10.7 ;
    %load/vec4 v000001ff24591090_0;
    %ix/getv 4, v000001ff2458f650_0;
    %shiftl 4;
    %store/vec4 v000001ff2458fb50_0, 0, 32;
    %jmp T_10.11;
T_10.8 ;
    %load/vec4 v000001ff24591090_0;
    %ix/getv 4, v000001ff2458f650_0;
    %shiftr 4;
    %store/vec4 v000001ff2458fb50_0, 0, 32;
    %jmp T_10.11;
T_10.9 ;
    %load/vec4 v000001ff24591090_0;
    %ix/getv 4, v000001ff2458f650_0;
    %shiftr/s 4;
    %store/vec4 v000001ff2458fb50_0, 0, 32;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001ff244c2f30;
T_11 ;
    %wait E_000001ff2459bb50;
    %load/vec4 v000001ff245f5de0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 141;
    %assign/vec4 v000001ff245f57a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001ff245f4d00_0;
    %load/vec4 v000001ff245f4e40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff245f5520_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff245f4da0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff245f4300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff245f5ca0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff245f4800_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff245f5d40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff245f44e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff245f4b20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff245f43a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ff245f57a0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ff244c2da0;
T_12 ;
    %pushi/vec4 21, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ff245f5660, 4, 0;
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ff245f5660, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ff245f5660, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ff245f5660, 4, 0;
    %pushi/vec4 23, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ff245f5660, 4, 0;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ff245f5660, 4, 0;
    %end;
    .thread T_12;
    .scope S_000001ff244c2da0;
T_13 ;
    %wait E_000001ff2459ba10;
    %load/vec4 v000001ff245f55c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001ff245f4580_0;
    %load/vec4 v000001ff245f5b60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff245f5660, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001ff2453d9d0;
T_14 ;
    %wait E_000001ff2459bb50;
    %load/vec4 v000001ff245f9900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 104;
    %assign/vec4 v000001ff245f99a0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001ff245f9400_0;
    %load/vec4 v000001ff245f81e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff245f9d60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff245f8820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff245f95e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff245f85a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ff245f99a0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001ff24544300;
T_15 ;
    %delay 5, 0;
    %load/vec4 v000001ff24601ed0_0;
    %inv;
    %store/vec4 v000001ff24601ed0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_000001ff24544300;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff24601ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff24600530_0, 0, 1;
    %delay 2, 0;
    %load/vec4 v000001ff24600530_0;
    %inv;
    %store/vec4 v000001ff24600530_0, 0, 1;
    %delay 100, 0;
    %vpi_call 3 15 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_000001ff24544300;
T_17 ;
    %vpi_call 3 19 "$monitor", &A<v000001ff245fa470, 1>, " ", &A<v000001ff245fa470, 3>, " ", &A<v000001ff245f5660, 3> {0 0 0};
    %end;
    .thread T_17;
    .scope S_000001ff24544300;
T_18 ;
    %vpi_call 3 23 "$dumpfile", "RISC_V.vcd" {0 0 0};
    %vpi_call 3 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ff24544300 {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "./ALU.v";
    "Testbench.v";
    "./Top_Module.v";
    "./Control_Unit.v";
    "./RTypeALUControl.v";
    "./Data_Memory.v";
    "./EX_MEM.v";
    "./ID_EX.v";
    "./IF_ID.v";
    "./Imm_Extend.v";
    "./Inst_Mem.v";
    "./MEM_WB.v";
    "./Multiplexer.v";
    "./PC.v";
    "./PCPlus4.v";
    "./Register.v";
