#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jul 30 14:51:36 2021
# Process ID: 13116
# Current directory: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24416 C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.xpr
# Log file: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/vivado.log
# Journal file: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1112.242 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date
[Fri Jul 30 14:56:50 2021] Launched synth_1...
Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log
[Fri Jul 30 14:56:50 2021] Launched impl_1...
Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date
[Fri Jul 30 16:01:36 2021] Launched synth_1...
Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log
[Fri Jul 30 16:01:36 2021] Launched impl_1...
Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date
[Fri Jul 30 16:29:39 2021] Launched synth_1...
Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log
[Fri Jul 30 16:29:39 2021] Launched impl_1...
Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1174.691 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit} [get_hw_devices xcvu095_0]
set_property PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0]
set_property FULL_PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0]
current_hw_device [get_hw_devices xcvu095_0]
refresh_hw_device [lindex [get_hw_devices xcvu095_0] 0]
INFO: [Labtools 27-2302] Device xcvu095 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
set_property PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0]
set_property FULL_PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0]
set_property PROGRAM.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit} [get_hw_devices xcvu095_0]
program_hw_devices [get_hw_devices xcvu095_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2766.105 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xcvu095_0] 0]
WARNING: [Labtools 27-3089] Calibration is still in-progress.
INFO: [Labtools 27-2302] Device xcvu095 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-3143] Calibration status change detected, refreshing MIG_1
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/sim/rdback_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdback_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_pcie_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_pcie_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_capturer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_ctrl_top
INFO: [VRFC 10-311] analyzing module maint_ctrl
INFO: [VRFC 10-311] analyzing module periodic_rd_ctrl
INFO: [VRFC 10-311] analyzing module zq_calib_ctrl
INFO: [VRFC 10-311] analyzing module autoref_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iseq_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoref_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC
INFO: [VRFC 10-2458] undeclared symbol dispatcher_busy, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:166]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_top
INFO: [VRFC 10-2458] undeclared symbol ddr_dm, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:189]
INFO: [VRFC 10-2458] undeclared symbol processing_iseq, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:572]
INFO: [VRFC 10-2458] undeclared symbol rdback_fifo_empty, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:622]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_txn, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:731]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_txp, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:732]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_rxn, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:733]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_rxp, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:734]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_dma_pcie_ep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_core_top
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4292]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4293]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4778]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:348]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:961]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1019]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2804.129 ; gain = 0.555
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:731]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:732]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:734]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1486]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1487]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45506]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45897]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44087]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44394]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44449]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_rdy' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42987]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_vld' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42988]
WARNING: [VRFC 10-3091] actual bit length 242 differs from formal bit length 121 for port 'axi_rrq_req' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42989]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RST_QPLL0LOCK' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v:531]
WARNING: [VRFC 10-5021] port 'cfg_fc_vc_sel' is not connected on this instance [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:159]
WARNING: [VRFC 10-3027] 'cfg_max_payload' was previously declared with a different range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3717]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.$unit_xdma_0_dma_bram_wrap_sv
Compiling package xdma_v4_1_8.$unit_xdma_v4_1_vl_rfs_sv
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(BYTE...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1250,nCK_PER_CLK=...
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1250,nCK_PE...
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1250,nCK_PER_...
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1250,nCK_PER_CLK=4,RO...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.dma_pcie_axis_rq_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_axis_cc_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_axis_rc_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_axis_cq_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_misc_output_if
Compiling module xil_defaultlib.dma_pcie_misc_input_if
Compiling module xil_defaultlib.dma_pcie_gic_if
Compiling module xil_defaultlib.dma_pcie_fabric_output_if
Compiling module xil_defaultlib.dma_pcie_fabric_input_if
Compiling module xil_defaultlib.dma_pcie_mi_4Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_16Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_2Bx2048_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_8Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpli_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpld_if
Compiling module xil_defaultlib.dma_pcie_dsc_in_if
Compiling module xil_defaultlib.dma_pcie_dsc_out_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx256_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx512_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx2048_32Bwe_ram_i...
Compiling module xil_defaultlib.dma_pcie_mi_64Bx1024_32Bwe_ram_i...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead2(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="vir...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_reg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="vir...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_noreg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module unisims_ver.BUFG_GT
Compiling module unisims_ver.BUFG_GT_SYNC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync_cell(ST...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(STAGE=3...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_rxcdrhold
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_clk
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=8...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=2...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_rst(PHY_MAX_...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync_cell
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=2...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=4...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=6...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_txeq
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=3...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_rxeq(PHY_SIM...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt_gthe3_channel...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt_gtwizard_gthe...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt_gtwizard_top(...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gtwizard_top(PHY...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_wrapper(SHAR...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_init_ctrl_defaul...
Compiling module unisims_ver.RAMB36E2(DOB_REG=0,READ_WIDTH_A=...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_tph_tbl
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pipe_misc_defaul...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pipe_lane_defaul...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pipe_pipeline(PL...
Compiling module unisims_ver.RAMB36E2(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_rep_8k_defa...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_rep
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=36,RSTREG_...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_req_8k_defa...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_req
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_16k_default
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_cpl_default
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_ALIGNMENT...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pcie3_uscale_wra...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pcie3_uscale_top...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pcie3_uscale_cor...
Compiling module xil_defaultlib.xdma_0_pcie3_ip
Compiling module xil_defaultlib.xdma_0_core_top(PL_UPSTREAM_FACI...
Compiling module xil_defaultlib.xdma_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2)
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module xil_defaultlib.axis_clock_converter_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.softMC_top(tCK=1250,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_softMC_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_softMC_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jul 30 16:57:33 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 30 16:57:33 2021...
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:08:44 . Memory (MB): peak = 2804.129 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '523' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -view {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2822.828 ; gain = 11.309
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2863.488 ; gain = 59.359
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:09:15 . Memory (MB): peak = 2863.488 ; gain = 59.914
current_wave_config {tb_softMC_top_behav.wcfg}
tb_softMC_top_behav.wcfg
add_wave {{/tb_softMC_top/uut/u_ddr4_0}} 
current_wave_config {tb_softMC_top_behav.wcfg}
tb_softMC_top_behav.wcfg
add_wave {{/tb_softMC_top/uut/i_softmc}} 
current_wave_config {tb_softMC_top_behav.wcfg}
tb_softMC_top_behav.wcfg
add_wave {{/tb_softMC_top/uut/EP}} 
current_wave_config {tb_softMC_top_behav.wcfg}
tb_softMC_top_behav.wcfg
add_wave {{/tb_softMC_top/uut/i_softmc}} 
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2871.121 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2873.406 ; gain = 2.285
run all
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11307185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11307185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11307185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11307185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11537185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11537185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11537185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11537185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11577185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11577185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11577185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11577185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11617185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11617185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11617185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11617185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11657185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11657185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11657185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11657185
run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 2955.266 ; gain = 81.859
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2987.887 ; gain = 0.000
run all
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11307185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11307185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11307185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11307185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11537185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11537185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11537185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11537185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11577185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11577185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11577185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11577185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11617185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11617185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11617185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11617185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11657185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11657185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11657185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11657185
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2988.867 ; gain = 0.980
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2989.988 ; gain = 0.504
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2989.988 ; gain = 0.000
run all
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11307185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11307185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11307185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11307185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11537185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11537185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11537185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11537185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11577185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11577185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11577185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11577185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11617185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11617185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11617185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11617185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11657185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11657185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11657185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.rd_decode.rd_closed:ERROR: BG:1 B:0 must be activated prior to cmdRD (cmd ignored) C:0 @11657185
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:51 . Memory (MB): peak = 2991.484 ; gain = 1.496
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2991.484 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/sim/rdback_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdback_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_pcie_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_pcie_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_capturer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_ctrl_top
INFO: [VRFC 10-311] analyzing module maint_ctrl
INFO: [VRFC 10-311] analyzing module periodic_rd_ctrl
INFO: [VRFC 10-311] analyzing module zq_calib_ctrl
INFO: [VRFC 10-311] analyzing module autoref_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iseq_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoref_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC
INFO: [VRFC 10-2458] undeclared symbol dispatcher_busy, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:166]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_top
INFO: [VRFC 10-2458] undeclared symbol ddr_dm, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:189]
INFO: [VRFC 10-2458] undeclared symbol processing_iseq, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:572]
INFO: [VRFC 10-2458] undeclared symbol rdback_fifo_empty, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:622]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_txn, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:731]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_txp, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:732]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_rxn, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:733]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_rxp, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:734]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_core_top
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4292]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4293]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4778]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:348]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:961]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1019]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2991.484 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:731]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:732]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:734]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1486]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1487]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45506]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45897]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44087]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44394]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44449]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_rdy' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42987]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_vld' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42988]
WARNING: [VRFC 10-3091] actual bit length 242 differs from formal bit length 121 for port 'axi_rrq_req' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42989]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RST_QPLL0LOCK' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v:531]
WARNING: [VRFC 10-5021] port 'cfg_fc_vc_sel' is not connected on this instance [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:159]
WARNING: [VRFC 10-3027] 'cfg_max_payload' was previously declared with a different range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3717]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.$unit_xdma_0_dma_bram_wrap_sv
Compiling package xdma_v4_1_8.$unit_xdma_v4_1_vl_rfs_sv
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(BYTE...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1250,nCK_PER_CLK=...
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1250,nCK_PE...
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1250,nCK_PER_...
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1250,nCK_PER_CLK=4,RO...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.dma_pcie_axis_rq_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_axis_cc_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_axis_rc_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_axis_cq_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_misc_output_if
Compiling module xil_defaultlib.dma_pcie_misc_input_if
Compiling module xil_defaultlib.dma_pcie_gic_if
Compiling module xil_defaultlib.dma_pcie_fabric_output_if
Compiling module xil_defaultlib.dma_pcie_fabric_input_if
Compiling module xil_defaultlib.dma_pcie_mi_4Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_16Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_2Bx2048_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_8Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpli_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpld_if
Compiling module xil_defaultlib.dma_pcie_dsc_in_if
Compiling module xil_defaultlib.dma_pcie_dsc_out_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx256_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx512_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx2048_32Bwe_ram_i...
Compiling module xil_defaultlib.dma_pcie_mi_64Bx1024_32Bwe_ram_i...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead2(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="vir...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_reg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="vir...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_noreg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module unisims_ver.BUFG_GT
Compiling module unisims_ver.BUFG_GT_SYNC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync_cell(ST...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(STAGE=3...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_rxcdrhold
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_clk
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=8...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=2...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_rst(PHY_MAX_...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync_cell
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=2...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=4...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=6...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_txeq
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=3...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_rxeq(PHY_SIM...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt_gthe3_channel...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt_gtwizard_gthe...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt_gtwizard_top(...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gtwizard_top(PHY...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_wrapper(SHAR...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_init_ctrl_defaul...
Compiling module unisims_ver.RAMB36E2(DOB_REG=0,READ_WIDTH_A=...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_tph_tbl
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pipe_misc_defaul...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pipe_lane_defaul...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pipe_pipeline(PL...
Compiling module unisims_ver.RAMB36E2(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_rep_8k_defa...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_rep
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=36,RSTREG_...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_req_8k_defa...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_req
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_16k_default
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_cpl_default
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_ALIGNMENT...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pcie3_uscale_wra...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pcie3_uscale_top...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pcie3_uscale_cor...
Compiling module xil_defaultlib.xdma_0_pcie3_ip
Compiling module xil_defaultlib.xdma_0_core_top(PL_UPSTREAM_FACI...
Compiling module xil_defaultlib.xdma_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2)
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module xil_defaultlib.axis_clock_converter_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.softMC_top(tCK=1250,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:17 ; elapsed = 00:08:55 . Memory (MB): peak = 2991.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '535' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -view {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2991.484 ; gain = 0.000
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2993.129 ; gain = 1.645
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:09:23 . Memory (MB): peak = 2993.129 ; gain = 1.645
current_wave_config {tb_softMC_top_behav.wcfg}
tb_softMC_top_behav.wcfg
add_wave {{/tb_softMC_top/uut/u_ddr4_0}} 
current_wave_config {tb_softMC_top_behav.wcfg}
tb_softMC_top_behav.wcfg
add_wave {{/tb_softMC_top/uut/EP}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2993.230 ; gain = 0.000
run all
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 2993.238 ; gain = 0.008
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3014.812 ; gain = 0.000
run all
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:40 . Memory (MB): peak = 3025.762 ; gain = 10.949
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3025.891 ; gain = 0.129
run all
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:50 . Memory (MB): peak = 3026.219 ; gain = 0.328
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3030.980 ; gain = 0.020
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3031.867 ; gain = 0.000
run all
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:51 . Memory (MB): peak = 3031.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_core_top
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4292]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4293]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4778]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
ERROR: [VRFC 10-4982] syntax error near '.' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:642]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:348]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:961]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1019]
ERROR: [VRFC 10-2865] module 'tb_softMC_top' ignored due to previous errors [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:11]
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3031.867 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 3031.867 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_core_top
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4292]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4293]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4778]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:348]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:961]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1019]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3031.867 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'rdback_fifo_empty' on this module [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:642]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 3031.867 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 3031.867 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvu095-ffvb2104-2-e
Top: softMC_top
INFO: [Device 21-403] Loading part xcvu095-ffvb2104-2-e
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3832.520 ; gain = 255.848
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 10000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter REFCLK_FREQ bound to: 100.000000 - type: double 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter INPUT_CLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 12 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT_DIVIDE bound to: 3 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CK_WIDTH bound to: 2 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nCL bound to: 5 - type: integer 
	Parameter nCWL bound to: 10 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter PHASE_DETECT bound to: ON - type: string 
	Parameter PD_TAP_REQ bound to: 0 - type: integer 
	Parameter PD_MSB_SEL bound to: 8 - type: integer 
	Parameter PD_DQS0_ONLY bound to: ON - type: string 
	Parameter PD_LHC_WIDTH bound to: 16 - type: integer 
	Parameter PD_CALIB_MODE bound to: PARALLEL - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter IODELAY_HP_MODE bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter nDQS_COL0 bound to: 3 - type: integer 
	Parameter nDQS_COL1 bound to: 5 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 24'b000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 40'b0000011100000110000001010000010000000011 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_DM_PORT bound to: 0 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: NONE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SIMULATION bound to: OFF - type: string 
	Parameter SYSCLK_PERIOD bound to: 40000 - type: integer 
	Parameter MMCM_ADV_BANDWIDTH bound to: OPTIMIZED - type: string 
INFO: [Synth 8-6157] synthesizing module 'ddr4_0' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-13116-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_0' (1#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-13116-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'softMC' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:6]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 10000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:4]
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 10000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 10000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 5 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl' (2#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6157] synthesizing module 'periodic_rd_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:119]
	Parameter tCK bound to: 10000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'periodic_rd_ctrl' (3#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6157] synthesizing module 'zq_calib_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:175]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:209]
INFO: [Synth 8-6155] done synthesizing module 'zq_calib_ctrl' (4#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:175]
INFO: [Synth 8-6157] synthesizing module 'autoref_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:242]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'autoref_ctrl' (5#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl_top' (6#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_handler' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:5]
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter HIGH bound to: 1'b1 
	Parameter LOW bound to: 1'b0 
	Parameter PR_RD_IO bound to: 4'b0000 
	Parameter PR_RD_PRE bound to: 4'b0001 
	Parameter PR_RD_WAIT_PRE bound to: 4'b0010 
	Parameter PR_RD_ACT bound to: 4'b0011 
	Parameter PR_RD_WAIT_ACT bound to: 4'b0100 
	Parameter PR_RD_READ bound to: 4'b0101 
	Parameter PR_RD_WAIT_READ bound to: 4'b0110 
	Parameter PR_RD_PRE2 bound to: 4'b0111 
	Parameter PR_RD_WAIT_PRE2 bound to: 4'b1000 
	Parameter PR_RD_WR_IO bound to: 4'b1001 
	Parameter MAINT_FIN bound to: 4'b1010 
	Parameter ZQ_PRE bound to: 4'b0000 
	Parameter ZQ_WAIT_PRE bound to: 4'b0001 
	Parameter ZQ_ZQ bound to: 4'b0010 
	Parameter ZQ_WAIT_ZQ bound to: 4'b0011 
	Parameter AREF_PRE bound to: 4'b0000 
	Parameter AREF_WAIT_PRE bound to: 4'b0001 
	Parameter AREF_REF bound to: 4'b0010 
	Parameter AREF_WAIT_REF bound to: 4'b0011 
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:112]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:134]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:156]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:177]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:97]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:217]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:212]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:272]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:294]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:267]
INFO: [Synth 8-6155] done synthesizing module 'maint_handler' (7#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:5]
INFO: [Synth 8-6157] synthesizing module 'autoref_config' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6155] done synthesizing module 'autoref_config' (8#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6157] synthesizing module 'instr_receiver' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:5]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_APP bound to: 2'b01 
	Parameter STATE_MAINT bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:52]
INFO: [Synth 8-6155] done synthesizing module 'instr_receiver' (9#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-638] synthesizing module 'instr_fifo' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/synth/instr_fifo.vhd:74]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 32 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/synth/instr_fifo.vhd:542]
INFO: [Synth 8-256] done synthesizing module 'instr_fifo' (35#1) [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/synth/instr_fifo.vhd:74]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]
WARNING: [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:197]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:197]
WARNING: [Synth 8-7023] instance 'i_instr1_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:197]
INFO: [Synth 8-6157] synthesizing module 'iseq_dispatcher' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:3]
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipe_reg' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg' (36#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'instr_dispatcher' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:5]
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter HIGH bound to: 1'b1 
	Parameter LOW bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:192]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:259]
INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:5]
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter LOW bound to: 1'b0 
	Parameter HIGH bound to: 1'b1 
	Parameter tmp_slot bound to: 136'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (37#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instr_dispatcher' (38#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:5]
WARNING: [Synth 8-7071] port 'en_in1' of module 'instr_dispatcher' is unconnected for instance 'i_instr_dispatcher' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:128]
WARNING: [Synth 8-7023] instance 'i_instr_dispatcher' of module 'instr_dispatcher' has 43 connections declared, but only 42 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:128]
INFO: [Synth 8-6155] done synthesizing module 'iseq_dispatcher' (39#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-13116-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (40#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-13116-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]
WARNING: [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]
INFO: [Synth 8-6157] synthesizing module 'read_capturer' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v:3]
	Parameter DQ_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'read_capturer' (41#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'softMC' (42#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:6]
WARNING: [Synth 8-7071] port 'iq_full' of module 'softMC' is unconnected for instance 'i_softmc' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:562]
WARNING: [Synth 8-7023] instance 'i_softmc' of module 'softMC' has 45 connections declared, but only 44 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:562]
INFO: [Synth 8-6157] synthesizing module 'xilinx_dma_pcie_ep' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv:57]
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: FALSE - type: string 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter EXT_PIPE_SIM bound to: FALSE - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_DEVICE_NUMBER bound to: 0 - type: integer 
	Parameter AXIS_CCIX_RX_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_CCIX_TX_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_CCIX_RX_TUSER_WIDTH bound to: 46 - type: integer 
	Parameter AXIS_CCIX_TX_TUSER_WIDTH bound to: 46 - type: integer 
	Parameter USER_CLK_FREQ bound to: 4 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_USR_IRQ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE3' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33156]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE3' (43#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33156]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (44#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'xdma_0' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-13116-DESKTOP-ILOVGO9/realtime/xdma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0' (45#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-13116-DESKTOP-ILOVGO9/realtime/xdma_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXIS_RQ_USER_WIDTH bound to: 62 - type: integer 
	Parameter C_S_AXIS_CQP_USER_WIDTH bound to: 88 - type: integer 
	Parameter C_M_AXIS_RC_USER_WIDTH bound to: 75 - type: integer 
	Parameter C_S_AXIS_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter C_S_KEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_M_KEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_XDMA_NUM_CHNL bound to: 1 - type: integer 
	Parameter RECV_IDLE bound to: 1'b0 
	Parameter RECV_BUSY bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter_0' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/synth/axis_clock_converter_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter_v1_1_23_axis_clock_converter' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_clock_converter_v1_1_vl_rfs.v:925]
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 3 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_S_AXIS_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXIS_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter P_S_AXIS_ACLK_RATIO bound to: 1 - type: integer 
	Parameter P_M_AXIS_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_INST_ASYNC_CONV bound to: 1 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 128 - type: integer 
	Parameter P_SAMPLE_CYCLE_RATIO bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter_v1_1_23_axisc_async_clock_converter' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_clock_converter_v1_1_vl_rfs.v:341]
	Parameter C_PAYLOAD_WIDTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter LP_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter LP_PROG_FULL bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000001 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (46#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2142]
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 27 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1000 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0001000000000000 
	Parameter P_FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 27 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1000 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 1 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 32 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 7 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 5 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 25 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 27 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 27 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 6 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 6 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 128 - type: integer 
	Parameter rstb_loop_iter bound to: 128 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (47#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (48#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880]
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (49#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (49#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880]
	Parameter REG_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (49#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (49#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1902]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (50#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1902]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (51#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst__parameterized0' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst__parameterized0' (51#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (52#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (52#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (52#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (52#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (53#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (54#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2142]
INFO: [Synth 8-6155] done synthesizing module 'axis_clock_converter_v1_1_23_axisc_async_clock_converter' (55#1) [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_clock_converter_v1_1_vl_rfs.v:341]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 128 - type: integer 
	Parameter C_SIGNAL_SET bound to: 3 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 128 - type: integer 
	Parameter P_TKEEP_INDX bound to: 128 - type: integer 
	Parameter P_TLAST_INDX bound to: 128 - type: integer 
	Parameter P_TID_INDX bound to: 128 - type: integer 
	Parameter P_TDEST_INDX bound to: 128 - type: integer 
	Parameter P_TUSER_INDX bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (56#1) [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 128 - type: integer 
	Parameter C_SIGNAL_SET bound to: 3 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 128 - type: integer 
	Parameter P_TKEEP_INDX bound to: 128 - type: integer 
	Parameter P_TLAST_INDX bound to: 128 - type: integer 
	Parameter P_TID_INDX bound to: 128 - type: integer 
	Parameter P_TDEST_INDX bound to: 128 - type: integer 
	Parameter P_TUSER_INDX bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (57#1) [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6155] done synthesizing module 'axis_clock_converter_v1_1_23_axis_clock_converter' (58#1) [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_clock_converter_v1_1_vl_rfs.v:925]
INFO: [Synth 8-6155] done synthesizing module 'axis_clock_converter_0' (59#1) [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/synth/axis_clock_converter_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xdma_app' (60#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_dma_pcie_ep' (61#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv:57]
WARNING: [Synth 8-689] width (1) of port connection 'pci_exp_txn' does not match port width (8) of module 'xilinx_dma_pcie_ep' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:731]
WARNING: [Synth 8-689] width (1) of port connection 'pci_exp_txp' does not match port width (8) of module 'xilinx_dma_pcie_ep' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:732]
WARNING: [Synth 8-6104] Input port 'rdback_fifo_rden' has an internal driver [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:746]
WARNING: [Synth 8-7071] port 'app_en' of module 'xilinx_dma_pcie_ep' is unconnected for instance 'EP' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:711]
WARNING: [Synth 8-7071] port 'app_instr' of module 'xilinx_dma_pcie_ep' is unconnected for instance 'EP' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:711]
WARNING: [Synth 8-7023] instance 'EP' of module 'xilinx_dma_pcie_ep' has 16 connections declared, but only 14 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:711]
INFO: [Synth 8-6155] done synthesizing module 'softMC_top' (62#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 4141.961 ; gain = 565.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 4163.699 ; gain = 587.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 4163.699 ; gain = 587.027
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0.dcp' for cell 'u_ddr4_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.dcp' for cell 'i_softmc/i_rdback_fifo'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-13116-DESKTOP-ILOVGO9/xdma_0/xdma_0.dcp' for cell 'EP/xdma_0_i'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4198.328 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1221 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr0_fifo/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr0_fifo/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr1_fifo/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr1_fifo/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0_board.xdc] for cell 'EP/xdma_0_i/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0_board.xdc] for cell 'EP/xdma_0_i/inst'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/source/xdma_0_pcie3_us_ip.xdc] for cell 'EP/xdma_0_i/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/source/xdma_0_pcie3_us_ip.xdc] for cell 'EP/xdma_0_i/inst'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc] for cell 'u_ddr4_0/inst'
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:257]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:258]
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc] for cell 'u_ddr4_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc]
WARNING: [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:47]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxn[0]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:511]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxn[1]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:512]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxn[2]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:513]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxn[3]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:514]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxn[4]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:515]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxn[5]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:516]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxn[6]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:517]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxn[7]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:518]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxp[0]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:519]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxp[1]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:520]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxp[2]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:521]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxp[3]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:522]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxp[4]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:523]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxp[5]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:524]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxp[6]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:525]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_rxp[7]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:526]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txn[0]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:527]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txn[1]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:528]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txn[2]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:529]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txn[3]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:530]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txn[4]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:531]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txn[5]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:532]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txn[6]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:533]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txn[7]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:534]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txp[0]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:535]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txp[1]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:536]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txp[2]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:537]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txp[3]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:538]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txp[4]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:539]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txp[5]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:540]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txp[6]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:541]
WARNING: [Vivado 12-584] No ports matched 'pci_exp_txp[7]'. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:542]
Finished Parsing XDC File [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/softMC_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 5 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 4397.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 360 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF_ANALOG: 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 33 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 175 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 10 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:01:11 ; elapsed = 00:00:59 . Memory (MB): peak = 4759.910 ; gain = 1183.238
117 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:23 . Memory (MB): peak = 4759.910 ; gain = 1728.043
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/sim/rdback_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdback_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_pcie_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_pcie_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_capturer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_ctrl_top
INFO: [VRFC 10-311] analyzing module maint_ctrl
INFO: [VRFC 10-311] analyzing module periodic_rd_ctrl
INFO: [VRFC 10-311] analyzing module zq_calib_ctrl
INFO: [VRFC 10-311] analyzing module autoref_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iseq_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoref_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC
INFO: [VRFC 10-2458] undeclared symbol dispatcher_busy, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:166]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_top
INFO: [VRFC 10-2458] undeclared symbol ddr_dm, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:194]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_txn, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:736]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_txp, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:737]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_rxn, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:738]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_rxp, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:739]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_core_top
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4292]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4293]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4778]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 4763.945 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:736]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:737]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:738]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:739]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1486]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1487]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45506]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45897]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44087]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44394]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44449]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_rdy' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42987]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_vld' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42988]
WARNING: [VRFC 10-3091] actual bit length 242 differs from formal bit length 121 for port 'axi_rrq_req' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42989]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RST_QPLL0LOCK' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v:531]
WARNING: [VRFC 10-5021] port 'cfg_fc_vc_sel' is not connected on this instance [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:159]
WARNING: [VRFC 10-3027] 'cfg_max_payload' was previously declared with a different range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3717]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.$unit_xdma_0_dma_bram_wrap_sv
Compiling package xdma_v4_1_8.$unit_xdma_v4_1_vl_rfs_sv
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(BYTE...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1250,nCK_PER_CLK=...
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1250,nCK_PE...
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1250,nCK_PER_...
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1250,nCK_PER_CLK=4,RO...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.dma_pcie_axis_rq_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_axis_cc_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_axis_rc_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_axis_cq_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_misc_output_if
Compiling module xil_defaultlib.dma_pcie_misc_input_if
Compiling module xil_defaultlib.dma_pcie_gic_if
Compiling module xil_defaultlib.dma_pcie_fabric_output_if
Compiling module xil_defaultlib.dma_pcie_fabric_input_if
Compiling module xil_defaultlib.dma_pcie_mi_4Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_16Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_2Bx2048_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_8Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpli_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpld_if
Compiling module xil_defaultlib.dma_pcie_dsc_in_if
Compiling module xil_defaultlib.dma_pcie_dsc_out_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx256_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx512_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx2048_32Bwe_ram_i...
Compiling module xil_defaultlib.dma_pcie_mi_64Bx1024_32Bwe_ram_i...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead2(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="vir...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_reg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="vir...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_noreg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module unisims_ver.BUFG_GT
Compiling module unisims_ver.BUFG_GT_SYNC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync_cell(ST...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(STAGE=3...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_rxcdrhold
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_clk
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=8...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=2...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_rst(PHY_MAX_...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync_cell
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=2...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=4...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=6...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_txeq
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=3...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_rxeq(PHY_SIM...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt_gthe3_channel...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt_gtwizard_gthe...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt_gtwizard_top(...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gtwizard_top(PHY...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_wrapper(SHAR...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_init_ctrl_defaul...
Compiling module unisims_ver.RAMB36E2(DOB_REG=0,READ_WIDTH_A=...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_tph_tbl
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pipe_misc_defaul...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pipe_lane_defaul...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pipe_pipeline(PL...
Compiling module unisims_ver.RAMB36E2(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_rep_8k_defa...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_rep
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=36,RSTREG_...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_req_8k_defa...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_req
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_16k_default
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_cpl_default
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_ALIGNMENT...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pcie3_uscale_wra...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pcie3_uscale_top...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pcie3_uscale_cor...
Compiling module xil_defaultlib.xdma_0_pcie3_ip
Compiling module xil_defaultlib.xdma_0_core_top(PL_UPSTREAM_FACI...
Compiling module xil_defaultlib.xdma_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2)
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module xil_defaultlib.axis_clock_converter_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.softMC_top(tCK=1250,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:35 ; elapsed = 00:08:14 . Memory (MB): peak = 4763.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '494' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -view {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4773.742 ; gain = 0.000
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4773.742 ; gain = 9.797
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:53 ; elapsed = 00:08:42 . Memory (MB): peak = 4773.742 ; gain = 9.797
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 4929.137 ; gain = 22.148
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:51 . Memory (MB): peak = 4936.387 ; gain = 7.250
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 4952.977 ; gain = 0.117
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 4952.977 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_core_top
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4292]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4293]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4778]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:330]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:330]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:330]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:347]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:961]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1019]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4952.977 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3633] port 'sys_reset_n' is already connected [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:736]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:737]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:738]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:739]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1486]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1487]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45506]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45897]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44087]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44394]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44449]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_rdy' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42987]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_vld' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42988]
WARNING: [VRFC 10-3091] actual bit length 242 differs from formal bit length 121 for port 'axi_rrq_req' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42989]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RST_QPLL0LOCK' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v:531]
ERROR: [VRFC 10-3633] port 'sys_reset_n' is already connected [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:635]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1850]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1851]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1852]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1853]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1854]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1855]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1856]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1857]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1858]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1859]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1860]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1861]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1862]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1863]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1864]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1865]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1866]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1867]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:03:52 . Memory (MB): peak = 4952.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '232' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:04:05 . Memory (MB): peak = 4952.977 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:330]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:330]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:330]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
INFO: [VRFC 10-2458] undeclared symbol sys_reset_n, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:608]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:347]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sys_reset_n is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:448]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sys_reset_n is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:451]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:962]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1020]
ERROR: [VRFC 10-2865] module 'tb_softMC_top' ignored due to previous errors [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:11]
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4952.977 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 4952.977 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:348]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:963]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1021]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4952.977 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3633] port 'sys_reset_n' is already connected [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:561]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:736]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:737]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:738]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:739]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1486]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1487]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45506]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45897]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44087]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44394]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44449]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_rdy' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42987]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_vld' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42988]
WARNING: [VRFC 10-3091] actual bit length 242 differs from formal bit length 121 for port 'axi_rrq_req' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42989]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RST_QPLL0LOCK' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v:531]
ERROR: [VRFC 10-3633] port 'sys_reset_n' is already connected [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:637]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1850]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1851]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1852]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1853]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1854]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1855]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1856]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1857]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1858]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1859]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1860]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1861]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1862]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1863]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1864]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1865]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1866]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v:1867]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:14 ; elapsed = 00:03:50 . Memory (MB): peak = 4952.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '229' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:04:01 . Memory (MB): peak = 4952.977 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/sim/rdback_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdback_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_pcie_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_pcie_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_capturer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_ctrl_top
INFO: [VRFC 10-311] analyzing module maint_ctrl
INFO: [VRFC 10-311] analyzing module periodic_rd_ctrl
INFO: [VRFC 10-311] analyzing module zq_calib_ctrl
INFO: [VRFC 10-311] analyzing module autoref_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iseq_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoref_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC
INFO: [VRFC 10-2458] undeclared symbol dispatcher_busy, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:166]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_top
INFO: [VRFC 10-2458] undeclared symbol ddr_dm, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:192]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_txn, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:685]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_txp, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:686]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_rxn, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:687]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_rxp, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:688]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:348]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:962]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1020]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4952.977 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:685]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:686]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:687]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:688]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1486]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1487]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45506]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45897]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44087]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44394]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44449]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_rdy' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42987]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_vld' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42988]
WARNING: [VRFC 10-3091] actual bit length 242 differs from formal bit length 121 for port 'axi_rrq_req' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42989]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RST_QPLL0LOCK' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v:531]
WARNING: [VRFC 10-5021] port 'cfg_fc_vc_sel' is not connected on this instance [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:159]
WARNING: [VRFC 10-3027] 'cfg_max_payload' was previously declared with a different range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3717]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.$unit_xdma_0_dma_bram_wrap_sv
Compiling package xdma_v4_1_8.$unit_xdma_v4_1_vl_rfs_sv
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(BYTE...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1250,nCK_PER_CLK=...
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1250,nCK_PE...
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1250,nCK_PER_...
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1250,nCK_PER_CLK=4,RO...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.dma_pcie_axis_rq_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_axis_cc_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_axis_rc_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_axis_cq_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_misc_output_if
Compiling module xil_defaultlib.dma_pcie_misc_input_if
Compiling module xil_defaultlib.dma_pcie_gic_if
Compiling module xil_defaultlib.dma_pcie_fabric_output_if
Compiling module xil_defaultlib.dma_pcie_fabric_input_if
Compiling module xil_defaultlib.dma_pcie_mi_4Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_16Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_2Bx2048_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_8Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpli_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpld_if
Compiling module xil_defaultlib.dma_pcie_dsc_in_if
Compiling module xil_defaultlib.dma_pcie_dsc_out_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx256_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx512_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx2048_32Bwe_ram_i...
Compiling module xil_defaultlib.dma_pcie_mi_64Bx1024_32Bwe_ram_i...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead2(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="vir...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_reg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="vir...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_noreg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module unisims_ver.BUFG_GT
Compiling module unisims_ver.BUFG_GT_SYNC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync_cell(ST...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(STAGE=3...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_rxcdrhold
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_clk
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=8...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=2...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_rst(PHY_MAX_...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync_cell
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=2...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=4...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=6...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_txeq
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=3...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_rxeq(PHY_SIM...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt_gthe3_channel...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt_gtwizard_gthe...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt_gtwizard_top(...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gtwizard_top(PHY...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_wrapper(SHAR...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_init_ctrl_defaul...
Compiling module unisims_ver.RAMB36E2(DOB_REG=0,READ_WIDTH_A=...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_tph_tbl
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pipe_misc_defaul...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pipe_lane_defaul...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pipe_pipeline(PL...
Compiling module unisims_ver.RAMB36E2(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_rep_8k_defa...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_rep
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=36,RSTREG_...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_req_8k_defa...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_req
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_16k_default
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_cpl_default
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_ALIGNMENT...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pcie3_uscale_wra...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pcie3_uscale_top...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pcie3_uscale_cor...
Compiling module xil_defaultlib.xdma_0_pcie3_ip
Compiling module xil_defaultlib.xdma_0_core_top(PL_UPSTREAM_FACI...
Compiling module xil_defaultlib.xdma_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2)
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module xil_defaultlib.axis_clock_converter_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.softMC_top(tCK=1250,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:40 ; elapsed = 00:07:58 . Memory (MB): peak = 4952.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '478' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -view {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4952.977 ; gain = 0.000
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 4978.102 ; gain = 25.125
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:54 ; elapsed = 00:08:24 . Memory (MB): peak = 4978.102 ; gain = 25.125
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 4983.488 ; gain = 2.070
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 4983.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/sim/rdback_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdback_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_pcie_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_pcie_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_capturer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_ctrl_top
INFO: [VRFC 10-311] analyzing module maint_ctrl
INFO: [VRFC 10-311] analyzing module periodic_rd_ctrl
INFO: [VRFC 10-311] analyzing module zq_calib_ctrl
INFO: [VRFC 10-311] analyzing module autoref_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iseq_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoref_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC
INFO: [VRFC 10-2458] undeclared symbol dispatcher_busy, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:166]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_top
INFO: [VRFC 10-2458] undeclared symbol ddr_dm, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:190]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_txn, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_txp, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_rxn, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_rxp, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:348]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:962]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1020]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 4984.102 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'sys_clk_n' on this module [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:636]
ERROR: [VRFC 10-3180] cannot find port 'sys_clk_p' on this module [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:635]
ERROR: [VRFC 10-3180] cannot find port 'c0_sys_clk_n' on this module [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:605]
ERROR: [VRFC 10-3180] cannot find port 'c0_sys_clk_p' on this module [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:604]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4984.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 4984.102 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
ERROR: [VRFC 10-4982] syntax error near '.' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:606]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:348]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:964]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1022]
ERROR: [VRFC 10-2865] module 'tb_softMC_top' ignored due to previous errors [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:11]
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4984.102 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 4984.102 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:348]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:964]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1022]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4984.102 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'sys_clk_n' on this module [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:638]
ERROR: [VRFC 10-3180] cannot find port 'sys_clk_p' on this module [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:637]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4984.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 4984.102 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:348]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:964]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1022]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4984.102 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1486]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1487]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45506]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45897]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44087]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44394]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44449]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_rdy' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42987]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_vld' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42988]
WARNING: [VRFC 10-3091] actual bit length 242 differs from formal bit length 121 for port 'axi_rrq_req' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42989]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RST_QPLL0LOCK' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v:531]
WARNING: [VRFC 10-5021] port 'cfg_fc_vc_sel' is not connected on this instance [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:159]
WARNING: [VRFC 10-3027] 'cfg_max_payload' was previously declared with a different range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3717]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.$unit_xdma_0_dma_bram_wrap_sv
Compiling package xdma_v4_1_8.$unit_xdma_v4_1_vl_rfs_sv
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(BYTE...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1250,nCK_PER_CLK=...
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1250,nCK_PE...
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1250,nCK_PER_...
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1250,nCK_PER_CLK=4,RO...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.dma_pcie_axis_rq_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_axis_cc_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_axis_rc_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_axis_cq_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_misc_output_if
Compiling module xil_defaultlib.dma_pcie_misc_input_if
Compiling module xil_defaultlib.dma_pcie_gic_if
Compiling module xil_defaultlib.dma_pcie_fabric_output_if
Compiling module xil_defaultlib.dma_pcie_fabric_input_if
Compiling module xil_defaultlib.dma_pcie_mi_4Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_16Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_2Bx2048_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_8Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpli_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpld_if
Compiling module xil_defaultlib.dma_pcie_dsc_in_if
Compiling module xil_defaultlib.dma_pcie_dsc_out_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx256_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx512_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx2048_32Bwe_ram_i...
Compiling module xil_defaultlib.dma_pcie_mi_64Bx1024_32Bwe_ram_i...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead2(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="vir...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_reg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="vir...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_noreg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module unisims_ver.BUFG_GT
Compiling module unisims_ver.BUFG_GT_SYNC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync_cell(ST...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(STAGE=3...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_rxcdrhold
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_clk
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=8...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=2...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_rst(PHY_MAX_...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync_cell
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=2...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=4...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=6...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_txeq
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=3...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_rxeq(PHY_SIM...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt_gthe3_channel...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt_gtwizard_gthe...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt_gtwizard_top(...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gtwizard_top(PHY...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_wrapper(SHAR...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_init_ctrl_defaul...
Compiling module unisims_ver.RAMB36E2(DOB_REG=0,READ_WIDTH_A=...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_tph_tbl
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pipe_misc_defaul...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pipe_lane_defaul...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pipe_pipeline(PL...
Compiling module unisims_ver.RAMB36E2(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_rep_8k_defa...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_rep
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=36,RSTREG_...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_req_8k_defa...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_req
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_16k_default
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_cpl_default
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_ALIGNMENT...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pcie3_uscale_wra...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pcie3_uscale_top...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pcie3_uscale_cor...
Compiling module xil_defaultlib.xdma_0_pcie3_ip
Compiling module xil_defaultlib.xdma_0_core_top(PL_UPSTREAM_FACI...
Compiling module xil_defaultlib.xdma_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2)
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module xil_defaultlib.axis_clock_converter_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.softMC_top(tCK=1250,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:26 ; elapsed = 00:08:03 . Memory (MB): peak = 4984.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '483' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -view {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4984.102 ; gain = 0.000
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 4993.340 ; gain = 9.238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:39 ; elapsed = 00:08:28 . Memory (MB): peak = 4993.340 ; gain = 9.238
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 4996.586 ; gain = 0.238
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 4996.590 ; gain = 0.004
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_dma_pcie_ep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:348]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:961]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1019]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 4996.590 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 4996.590 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 4996.590 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 4996.590 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sim_1\imports\imports\arch_package.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sources_1\new\xilinx_dma_pcie_ep.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\tb_softMC_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sources_1\new\xdma_app.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\softMC.inc:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\softMC_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\softMC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\read_capturer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sim_1\imports\imports\arch_package.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sources_1\new\xilinx_dma_pcie_ep.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\tb_softMC_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sources_1\new\xdma_app.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\softMC.inc:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\softMC_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\softMC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\read_capturer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sim_1\imports\imports\arch_package.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sources_1\new\xilinx_dma_pcie_ep.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\tb_softMC_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sources_1\new\xdma_app.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\softMC.inc:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\softMC_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\softMC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\read_capturer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sim_1\imports\imports\arch_package.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sources_1\new\xilinx_dma_pcie_ep.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\tb_softMC_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sources_1\new\xdma_app.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\softMC.inc:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\softMC_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\softMC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\read_capturer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sim_1\imports\imports\arch_package.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sources_1\new\xilinx_dma_pcie_ep.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\tb_softMC_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sources_1\new\xdma_app.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\softMC.inc:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\softMC_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\softMC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\read_capturer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sim_1\imports\imports\arch_package.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sources_1\new\xilinx_dma_pcie_ep.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\tb_softMC_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sources_1\new\xdma_app.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\softMC.inc:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\softMC_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\softMC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\read_capturer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sim_1\imports\imports\arch_package.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sources_1\new\xilinx_dma_pcie_ep.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\tb_softMC_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sources_1\new\xdma_app.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\softMC.inc:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\softMC_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\softMC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\read_capturer.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:348]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:961]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1019]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4996.590 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:54 . Memory (MB): peak = 4996.590 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:01:05 . Memory (MB): peak = 4996.590 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4996.590 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1486]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1487]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:1499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45506]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45897]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44087]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44394]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44449]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_rdy' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42987]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axi_rrq_vld' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42988]
WARNING: [VRFC 10-3091] actual bit length 242 differs from formal bit length 121 for port 'axi_rrq_req' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42989]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RST_QPLL0LOCK' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v:531]
WARNING: [VRFC 10-5021] port 'cfg_fc_vc_sel' is not connected on this instance [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv:159]
WARNING: [VRFC 10-3027] 'cfg_max_payload' was previously declared with a different range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3717]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41959]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41960]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41961]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41962]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41963]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41964]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41966]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41968]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41969]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41970]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41971]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41972]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41975]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41977]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41978]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41979]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41980]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41981]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41982]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41984]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41995]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41996]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41997]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41998]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41999]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42000]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42002]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42004]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42005]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42006]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42007]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42008]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42009]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42011]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42013]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42014]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42015]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42016]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42017]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42018]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42020]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28417]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.$unit_xdma_0_dma_bram_wrap_sv
Compiling package xdma_v4_1_8.$unit_xdma_v4_1_vl_rfs_sv
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(BYTE...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1250,nCK_PER_CLK=...
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1250,nCK_PE...
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1250,nCK_PER_...
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1250,nCK_PER_CLK=4,RO...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.dma_pcie_axis_rq_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_axis_cc_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_axis_rc_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_axis_cq_if(DATA_WIDTH=1...
Compiling module xil_defaultlib.dma_pcie_misc_output_if
Compiling module xil_defaultlib.dma_pcie_misc_input_if
Compiling module xil_defaultlib.dma_pcie_gic_if
Compiling module xil_defaultlib.dma_pcie_fabric_output_if
Compiling module xil_defaultlib.dma_pcie_fabric_input_if
Compiling module xil_defaultlib.dma_pcie_mi_4Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_16Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_2Bx2048_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_8Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpli_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpld_if
Compiling module xil_defaultlib.dma_pcie_dsc_in_if
Compiling module xil_defaultlib.dma_pcie_dsc_out_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx256_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx512_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx2048_32Bwe_ram_i...
Compiling module xil_defaultlib.dma_pcie_mi_64Bx1024_32Bwe_ram_i...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead2(BUF...
Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="vir...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_reg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="vir...
Compiling module xil_defaultlib.xdma_v4_1_8_blk_mem_64_noreg_be
Compiling module xil_defaultlib.xdma_v4_1_8_dma_bram_wrap(DATA_W...
Compiling module unisims_ver.BUFG_GT
Compiling module unisims_ver.BUFG_GT_SYNC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync_cell(ST...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(STAGE=3...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_rxcdrhold
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_clk
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=8...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=2...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_rst(PHY_MAX_...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync_cell
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=2...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=4...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=6...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_txeq
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_sync(WIDTH=3...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_rxeq(PHY_SIM...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt_gthe3_channel...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt_gtwizard_gthe...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt_gtwizard_top(...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt
Compiling module xil_defaultlib.xdma_0_pcie3_ip_gtwizard_top(PHY...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_wrapper(SHAR...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_init_ctrl_defaul...
Compiling module unisims_ver.RAMB36E2(DOB_REG=0,READ_WIDTH_A=...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_tph_tbl
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pipe_misc_defaul...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pipe_lane_defaul...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pipe_pipeline(PL...
Compiling module unisims_ver.RAMB36E2(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_rep_8k_defa...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_rep
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=36,RSTREG_...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_req_8k_defa...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_req
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_16k_default
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_cpl_default
Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_ALIGNMENT...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pcie3_uscale_wra...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pcie3_uscale_top...
Compiling module xil_defaultlib.xdma_0_pcie3_ip_pcie3_uscale_cor...
Compiling module xil_defaultlib.xdma_0_pcie3_ip
Compiling module xil_defaultlib.xdma_0_core_top(PL_UPSTREAM_FACI...
Compiling module xil_defaultlib.xdma_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2)
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module xil_defaultlib.axis_clock_converter_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.softMC_top(tCK=1250,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:01:13 ; elapsed = 00:08:12 . Memory (MB): peak = 4996.590 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '492' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -view {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4996.590 ; gain = 0.000
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 5011.449 ; gain = 14.859
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:29 ; elapsed = 00:08:34 . Memory (MB): peak = 5011.449 ; gain = 14.859
run all
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 5016.031 ; gain = 0.223
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
WARNING: [Simulator 45-29] Cannot open source file /scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/axidma_fifo.vh: file does not exist.
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 5016.188 ; gain = 0.156
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 5016.250 ; gain = 0.062
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:36 . Memory (MB): peak = 5016.277 ; gain = 0.027
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5016.277 ; gain = 0.000
run all
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
run: Time (s): cpu = 00:00:50 ; elapsed = 00:01:15 . Memory (MB): peak = 5021.781 ; gain = 5.504
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 5023.113 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 5023.113 ; gain = 0.000
run all
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[0].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_softMC_top.uut.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\genblk1[1].genblk1.u_buffermem .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (xdma_0_pcie3_ip_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=1,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK_FREQ=2,CORE_CLK_FREQ=1,C_DATA_WIDTH=128,PCIE_LINK_SPEED=2,KEEP_WIDTH=4,AXISTEN_IF_CC_ALIGNMENT_MODE="TRUE",AXISTEN_IF_CQ_ALIGNMENT_MODE="TRUE",AXISTEN_IF_ENABLE_MSG_ROUTE=18'b100000000000000000,PF0_BAR0_APERTURE_SIZE=5'b01001,PF0_BAR2_APERTURE_SIZE=5'b0,PF0_BAR2_CONTROL=3'b0,PF0_BAR3_APERTURE_SIZE=5'b0,PF0_BAR4_APERTURE_SIZE=5'b0,PF0_BAR4_CONTROL=3'b0,PF0_BAR5_APERTURE_SIZE=5'b0,PF0_CAPABILITY_POINTER=8'b10000000,PF0_CLASS_CODE=24'b01110000000000000001,PF0_VENDOR_ID=16'b01000011101110,PF0_DEVICE_ID=16'b1000000000011000,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF0_DSN_CAP_NEXTPTR=12'b0,PF0_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF0_MSIX_CAP_PBA_OFFSET=29'b0,PF0_MSIX_CAP_TABLE_OFFSET=29'b0,PF0_MSI_CAP_NEXTPTR=8'b11000000,PF0_PM_CAP_NEXTPTR=8'b10010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR0_CONTROL=3'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR2_CONTROL=3'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF0_SRIOV_BAR4_CONTROL=3'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF0_SRIOV_CAP_VER=4'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SUBSYSTEM_VENDOR_ID=16'b01000011101110,PF0_SUBSYSTEM_ID=16'b0111,PF0_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF0_TPHR_CAP_INT_VEC_MODE="FALSE",VF1_TPHR_CAP_INT_VEC_MODE="FALSE",VF2_TPHR_CAP_INT_VEC_MODE="FALSE",VF3_TPHR_CAP_INT_VEC_MODE="FALSE",VF4_TPHR_CAP_INT_VEC_MODE="FALSE",VF5_TPHR_CAP_INT_VEC_MODE="FALSE",PF1_BAR0_APERTURE_SIZE=5'b0,PF1_BAR0_CONTROL=3'b0,PF1_BAR1_APERTURE_SIZE=5'b0,PF1_BAR2_APERTURE_SIZE=5'b0,PF1_BAR2_CONTROL=3'b0,PF1_BAR3_APERTURE_SIZE=5'b0,PF1_BAR4_APERTURE_SIZE=5'b0,PF1_BAR4_CONTROL=3'b0,PF1_BAR5_APERTURE_SIZE=5'b0,PF1_CAPABILITY_POINTER=8'b10000000,PF1_CLASS_CODE=24'b01011000000000000000,PF1_DEVICE_ID=16'b1000000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=3'b010,PF1_DSN_CAP_NEXTPTR=12'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=5'b0,PF1_INTERRUPT_PIN=3'b0,PF1_MSIX_CAP_PBA_OFFSET=29'b0,PF1_MSIX_CAP_TABLE_OFFSET=29'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR0_CONTROL=3'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR2_CONTROL=3'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=5'b0,PF1_SRIOV_BAR4_CONTROL=3'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=5'b0,PF1_SRIOV_CAP_VER=4'b0,PF1_SRIOV_FUNC_DEP_LINK=16'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SUBSYSTEM_ID=16'b0111,TL_CREDITS_CD=12'b0,TL_CREDITS_CH=8'b0,VF0_CAPABILITY_POINTER=8'b10000000,VF0_MSIX_CAP_PBA_OFFSET=29'b0,VF0_MSIX_CAP_TABLE_OFFSET=29'b0,VF1_MSIX_CAP_PBA_OFFSET=29'b0,VF1_MSIX_CAP_TABLE_OFFSET=29'b0,VF2_MSIX_CAP_PBA_OFFSET=29'b0,VF2_MSIX_CAP_TABLE_OFFSET=29'b0,VF3_MSIX_CAP_PBA_OFFSET=29'b0,VF3_MSIX_CAP_TABLE_OFFSET=29'b0,VF4_MSIX_CAP_PBA_OFFSET=29'b0,VF4_MSIX_CAP_TABLE_OFFSET=29'b0,VF5_MSIX_CAP_PBA_OFFSET=29'b0,VF5_MSIX_CAP_TABLE_OFFSET=29'b0,AXISTEN_IF_ENABLE_CLIENT_TAG="TRUE",PCIE_USE_MODE="2.0",CFG_STATUS_IF="TRUE",TX_FC_IF="TRUE",CFG_FC_IF="TRUE",PER_FUNC_STATUS_IF="TRUE",CFG_MGMT_IF="TRUE",RCV_MSG_IF="TRUE",CFG_TX_MSG_IF="TRUE",CFG_CTL_IF="TRUE",PCIE3_DRP="FALSE",DIS_GT_WIZARD="FALSE",SYS_RESET_POLARITY=0,SELECT_QUAD="GTH_Quad_225",silicon_revision="Production",DBG_DESCRAMBLE_EN="FALSE",MULT_PF_DES="TRUE",GT_DRP_CLK_SRC=0,FREE_RUN_FREQ=0)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 2 	 PCIE Link Speed: 2
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33974
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:46 . Memory (MB): peak = 5023.164 ; gain = 0.051
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/sim/rdback_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdback_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_pcie_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_pcie_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_capturer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_ctrl_top
INFO: [VRFC 10-311] analyzing module maint_ctrl
INFO: [VRFC 10-311] analyzing module periodic_rd_ctrl
INFO: [VRFC 10-311] analyzing module zq_calib_ctrl
INFO: [VRFC 10-311] analyzing module autoref_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iseq_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoref_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC
INFO: [VRFC 10-2458] undeclared symbol dispatcher_busy, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:166]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_top
INFO: [VRFC 10-2458] undeclared symbol ddr_dm, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:190]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_txn, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_txp, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_rxn, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_rxp, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_dma_pcie_ep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:331]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:332]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:348]
ERROR: [VRFC 10-1280] procedural assignment to a non-register c0_ddr4_ck_t is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:672]
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:656]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:678]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:736]
ERROR: [VRFC 10-2865] module 'tb_softMC_top' ignored due to previous errors [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:11]
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 5023.191 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 5023.191 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/sim/rdback_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdback_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_pcie_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_pcie_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_capturer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_ctrl_top
INFO: [VRFC 10-311] analyzing module maint_ctrl
INFO: [VRFC 10-311] analyzing module periodic_rd_ctrl
INFO: [VRFC 10-311] analyzing module zq_calib_ctrl
INFO: [VRFC 10-311] analyzing module autoref_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iseq_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoref_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC
INFO: [VRFC 10-2458] undeclared symbol dispatcher_busy, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:166]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_top
INFO: [VRFC 10-2458] undeclared symbol ddr_dm, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:190]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_txn, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_txp, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_rxn, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_rxp, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_dma_pcie_ep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:348]
ERROR: [VRFC 10-1280] procedural assignment to a non-register c0_ddr4_ck_t is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:672]
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:656]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:678]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:736]
ERROR: [VRFC 10-2865] module 'tb_softMC_top' ignored due to previous errors [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:11]
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 5023.191 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 5023.191 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/sim/rdback_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdback_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_pcie_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_pcie_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_capturer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_ctrl_top
INFO: [VRFC 10-311] analyzing module maint_ctrl
INFO: [VRFC 10-311] analyzing module periodic_rd_ctrl
INFO: [VRFC 10-311] analyzing module zq_calib_ctrl
INFO: [VRFC 10-311] analyzing module autoref_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iseq_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoref_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC
INFO: [VRFC 10-2458] undeclared symbol dispatcher_busy, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:166]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_top
INFO: [VRFC 10-2458] undeclared symbol ddr_dm, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:190]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_txn, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_txp, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_rxn, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
INFO: [VRFC 10-2458] undeclared symbol pci_exp_rxp, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_dma_pcie_ep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:348]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:678]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:736]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 5023.191 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'user_rest_n' is not declared under prefix 'EP' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:653]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:485]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:489]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:492]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:501]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:505]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'addra' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:606]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'addrb' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:620]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:664]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:666]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:670]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:679]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:681]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:685]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:694]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:696]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:700]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:709]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:711]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:715]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 5023.191 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 5023.191 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:348]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:679]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:737]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 5023.191 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(BYTE...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1250,nCK_PER_CLK=...
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1250,nCK_PE...
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1250,nCK_PER_...
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1250,nCK_PER_CLK=4,RO...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2)
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module xil_defaultlib.axis_clock_converter_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.softMC_top(tCK=1250,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 5023.191 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -view {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5023.191 ; gain = 0.000
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5037.492 ; gain = 14.301
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:48 . Memory (MB): peak = 5037.492 ; gain = 14.301
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 5037.664 ; gain = 0.027
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 5037.812 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
ERROR: [VRFC 10-4982] syntax error near 'assign' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:675]
ERROR: [VRFC 10-2790] SystemVerilog keyword assign used in incorrect context [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:675]
WARNING: [VRFC 10-2096] empty statement in always construct [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:658]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:350]
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:658]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:681]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:739]
ERROR: [VRFC 10-2865] module 'tb_softMC_top' ignored due to previous errors [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:11]
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5037.812 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 5037.812 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:350]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:681]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:739]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 5037.812 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'user_reset_n' is not declared under prefix 'EP' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:655]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:485]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:489]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:492]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:501]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'count_value' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:505]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'addra' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:606]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'addrb' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:620]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:664]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:666]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:670]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:679]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:681]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:685]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:694]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:696]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:700]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'src_in_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:709]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'dest_out_bin' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:711]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'reg_in' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:715]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5037.812 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 5037.812 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_dma_pcie_ep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:350]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:681]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:739]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 5037.812 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
ERROR: [VRFC 10-1280] procedural assignment to a non-register user_clk is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:654]
ERROR: [VRFC 10-1280] procedural assignment to a non-register user_resetn is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:655]
ERROR: [VRFC 10-1280] procedural assignment to a non-register user_clk is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:659]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 5037.812 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 5037.812 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_dma_pcie_ep
ERROR: [VRFC 10-4982] syntax error near ')' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv:107]
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5037.812 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_dma_pcie_ep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5037.812 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
ERROR: [VRFC 10-1280] procedural assignment to a non-register user_clk is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:654]
ERROR: [VRFC 10-1280] procedural assignment to a non-register user_resetn is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:655]
ERROR: [VRFC 10-1280] procedural assignment to a non-register user_clk is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:659]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5037.812 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 5037.812 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_dma_pcie_ep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 5037.812 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(BYTE...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1250,nCK_PER_CLK=...
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1250,nCK_PE...
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1250,nCK_PER_...
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1250,nCK_PER_CLK=4,RO...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2)
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module xil_defaultlib.axis_clock_converter_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.softMC_top(tCK=1250,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 5037.812 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -view {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5037.812 ; gain = 0.000
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 5066.992 ; gain = 29.180
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:47 . Memory (MB): peak = 5066.992 ; gain = 29.180
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 5069.027 ; gain = 1.781
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_dma_pcie_ep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
ERROR: [VRFC 10-4982] syntax error near '#' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:657]
ERROR: [VRFC 10-4982] syntax error near '=' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:658]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:350]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:683]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:741]
ERROR: [VRFC 10-2865] module 'tb_softMC_top' ignored due to previous errors [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:11]
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 5069.027 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 5069.027 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_dma_pcie_ep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:350]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:684]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:742]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 5069.027 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(BYTE...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1250,nCK_PER_CLK=...
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1250,nCK_PE...
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1250,nCK_PER_...
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1250,nCK_PER_CLK=4,RO...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2)
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module xil_defaultlib.axis_clock_converter_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.softMC_top(tCK=1250,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 5069.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -view {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5069.027 ; gain = 0.000
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 5081.801 ; gain = 12.773
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 5081.801 ; gain = 12.773
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 5083.105 ; gain = 1.305
add_bp {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv} 122
remove_bps -file {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv} -line 122
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
run all
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 5085.285 ; gain = 2.164
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 5087.332 ; gain = 2.047
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
set_property -dict [list CONFIG.SYNCHRONIZATION_STAGES {3}] [get_ips axis_clock_converter_0]
generate_target all [get_files  C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axis_clock_converter_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axis_clock_converter_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_clock_converter_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axis_clock_converter_0'...
export_ip_user_files -of_objects [get_files C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci] -directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5135.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(BYTE...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1250,nCK_PER_CLK=...
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1250,nCK_PE...
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1250,nCK_PER_...
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1250,nCK_PER_CLK=4,RO...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3)
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module xil_defaultlib.axis_clock_converter_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.softMC_top(tCK=1250,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 5135.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -view {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5135.898 ; gain = 0.000
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 5150.387 ; gain = 14.488
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 5150.387 ; gain = 14.488
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:37 ; elapsed = 00:01:37 . Memory (MB): peak = 5153.102 ; gain = 2.707
set_property -dict [list CONFIG.SYNCHRONIZATION_STAGES {4}] [get_ips axis_clock_converter_0]
generate_target all [get_files  C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axis_clock_converter_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axis_clock_converter_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_clock_converter_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axis_clock_converter_0'...
export_ip_user_files -of_objects [get_files C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci] -directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5153.102 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(BYTE...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1250,nCK_PER_CLK=...
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1250,nCK_PE...
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1250,nCK_PER_...
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1250,nCK_PER_CLK=4,RO...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst_default
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=6,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module xil_defaultlib.axis_clock_converter_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.softMC_top(tCK=1250,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 5153.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -view {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5153.102 ; gain = 0.000
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 5166.926 ; gain = 13.824
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 5166.926 ; gain = 13.824
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 5167.113 ; gain = 0.188
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 5167.113 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5167.113 ; gain = 0.000
run all
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 5167.113 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 5167.645 ; gain = 0.008
restart
INFO: [Simtcl 6-17] Simulation restarted
save_wave_config {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5167.645 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(BYTE...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1250,nCK_PER_CLK=...
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1250,nCK_PE...
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1250,nCK_PER_...
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1250,nCK_PER_CLK=4,RO...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst_default
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=6,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module xil_defaultlib.axis_clock_converter_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.softMC_top(tCK=1250,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 5167.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -view {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 5175.738 ; gain = 8.094
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 5177.863 ; gain = 2.125
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5181.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(BYTE...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1250,nCK_PER_CLK=...
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1250,nCK_PE...
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1250,nCK_PER_...
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1250,nCK_PER_CLK=4,RO...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst_default
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=6,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module xil_defaultlib.axis_clock_converter_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.softMC_top(tCK=1250,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 5181.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -view {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 5190.527 ; gain = 9.453
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
WARNING: [Simulator 45-29] Cannot open source file /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v: file does not exist.
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 5190.664 ; gain = 0.094
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 5191.500 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
WARNING: [VRFC 10-3705] select index 2 into 'sender_state' is out of bounds [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:223]
WARNING: [VRFC 10-3705] select index 2 into 'sender_state' is out of bounds [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:248]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(BYTE...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1250,nCK_PER_CLK=...
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1250,nCK_PE...
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1250,nCK_PER_...
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1250,nCK_PER_CLK=4,RO...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst_default
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=6,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module xil_defaultlib.axis_clock_converter_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.softMC_top(tCK=1250,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 5191.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -view {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 5201.109 ; gain = 9.609
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 5201.227 ; gain = 0.117
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5202.102 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(BYTE...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1250,nCK_PER_CLK=...
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1250,nCK_PE...
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1250,nCK_PER_...
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1250,nCK_PER_CLK=4,RO...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst_default
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=6,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module xil_defaultlib.axis_clock_converter_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.softMC_top(tCK=1250,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 5202.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -view {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 5214.855 ; gain = 12.754
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 5215.008 ; gain = 0.152
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:56 . Memory (MB): peak = 5215.008 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5215.008 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 128 for port 'm_axis_tdata' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:290]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'sender_state' is not permitted [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:290]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 5215.008 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 5215.008 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 5215.008 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 128 for port 's_axis_tdata' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:286]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(BYTE...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1250,nCK_PER_CLK=...
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1250,nCK_PE...
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1250,nCK_PER_...
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1250,nCK_PER_CLK=4,RO...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst_default
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=6,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module xil_defaultlib.axis_clock_converter_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.softMC_top(tCK=1250,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 5215.008 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -view {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 5215.008 ; gain = 0.000
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 5227.457 ; gain = 12.449
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5227.457 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(BYTE...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1250,nCK_PER_CLK=...
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1250,nCK_PE...
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1250,nCK_PER_...
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1250,nCK_PER_CLK=4,RO...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst_default
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=6,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module xil_defaultlib.axis_clock_converter_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.softMC_top(tCK=1250,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 5227.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -view {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 5237.641 ; gain = 10.184
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 5238.789 ; gain = 1.148
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5238.789 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 5238.789 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5238.789 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
WARNING: [VRFC 10-3091] actual bit length 123 differs from formal bit length 128 for port 's_axis_tdata' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:286]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(BYTE...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1250,nCK_PER_CLK=...
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1250,nCK_PE...
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1250,nCK_PER_...
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1250,nCK_PER_CLK=4,RO...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst_default
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=6,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module xil_defaultlib.axis_clock_converter_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.softMC_top(tCK=1250,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 5238.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -view {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 5249.293 ; gain = 10.504
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 5352.355 ; gain = 103.062
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5352.355 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(BYTE...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1250,nCK_PER_CLK=...
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1250,nCK_PE...
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1250,nCK_PER_...
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1250,nCK_PER_CLK=4,RO...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst_default
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=6,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module xil_defaultlib.axis_clock_converter_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.softMC_top(tCK=1250,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 5352.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -view {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 5352.422 ; gain = 0.066
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:46 ; elapsed = 00:02:14 . Memory (MB): peak = 5473.938 ; gain = 121.516
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5473.938 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(BYTE...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1250,nCK_PER_CLK=...
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1250,nCK_PE...
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1250,nCK_PER_...
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1250,nCK_PER_CLK=4,RO...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst_default
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=6,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module xil_defaultlib.axis_clock_converter_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.softMC_top(tCK=1250,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 5473.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -view {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 5474.098 ; gain = 0.160
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 5474.250 ; gain = 0.152
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 5474.250 ; gain = 0.000
set_property -dict [list CONFIG.SYNCHRONIZATION_STAGES {8}] [get_ips axis_clock_converter_0]
generate_target all [get_files  C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axis_clock_converter_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axis_clock_converter_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_clock_converter_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axis_clock_converter_0'...
export_ip_user_files -of_objects [get_files C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci] -directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5474.250 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(BYTE...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1250,nCK_PER_CLK=...
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1250,nCK_PE...
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1250,nCK_PER_...
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1250,nCK_PER_CLK=4,RO...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=8)
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=8,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=8,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=10,INI...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=8,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module xil_defaultlib.axis_clock_converter_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.softMC_top(tCK=1250,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 5474.250 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -view {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 5474.551 ; gain = 0.301
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:41 ; elapsed = 00:01:43 . Memory (MB): peak = 5474.676 ; gain = 0.125
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 5474.688 ; gain = 0.012
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 5474.812 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 5474.812 ; gain = 0.000
run all
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 5474.906 ; gain = 0.094
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5474.906 ; gain = 0.000
run all
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 5474.906 ; gain = 0.000
save_wave_config {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_dma_pcie_ep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_c2h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/axis_clock_converter_0/sim/axis_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:350]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:685]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:743]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 5474.992 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_txp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxn' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'pci_exp_rxp' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:633]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(BYTE...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1250,nCK_PER_CLK=...
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1250,nCK_PE...
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1250,nCK_PER_...
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1250,nCK_PER_CLK=4,RO...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.IBUF
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=8)
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=8,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=8,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=10,INI...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=8,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi...
Compiling module xil_defaultlib.axis_clock_converter_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module xil_defaultlib.softMC_top(tCK=1250,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 5474.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -view {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 5474.992 ; gain = 0.000
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 5474.992 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:55 . Memory (MB): peak = 5474.992 ; gain = 0.000
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @3853438
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:13 loaded:12 tRTP spec:7482 loaded:7482 @11547185
