{
   ExpandedHierarchyInLayout: "",
   PinnedBlocks: "",
   PinnedPorts: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 60 -defaultsOSRD
preplace port DAC_MCLK_0 -pg 1 -y 370 -defaultsOSRD
preplace port UART_1 -pg 1 -y 100 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 80 -defaultsOSRD
preplace port DAC_SDT_0 -pg 1 -y 430 -defaultsOSRD
preplace port DAC_BICK_0 -pg 1 -y 390 -defaultsOSRD
preplace port DAC_LRCK_0 -pg 1 -y 410 -defaultsOSRD
preplace port USB_nRESET_0 -pg 1 -y 190 -defaultsOSRD
preplace portBus RGB_OUT_0 -pg 1 -y 170 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -y 320 -defaultsOSRD
preplace inst DSP -pg 1 -lvl 3 -y 380 -defaultsOSRD -resize 260 236
preplace inst myip_0 -pg 1 -lvl 3 -y 180 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 300 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -y 510 -defaultsOSRD
preplace inst DAC_Interface -pg 1 -lvl 4 -y 400 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 120 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 1 4 NJ 60 NJ 60 NJ 60 NJ
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 N
preplace netloc DSP_outData1 1 3 1 N
preplace netloc S00_AXI_0_1 1 2 1 N
preplace netloc DSP_outData2 1 3 1 N
preplace netloc clk_wiz_0_locked 1 2 1 780
preplace netloc DAC_IF_0_DAC_BCLK 1 4 1 N
preplace netloc myip_0_USB_nRESET 1 3 2 N 190 N
preplace netloc processing_system7_0_UART_1 1 1 4 N 100 NJ 100 NJ 100 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 470
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 430 430
preplace netloc rst_ps7_0_50M_interconnect_aresetn 1 1 1 440
preplace netloc DSP_nResetSysClk 1 3 1 1110J
preplace netloc processing_system7_0_FIXED_IO 1 1 4 NJ 80 NJ 80 NJ 80 NJ
preplace netloc DSP_outDataValid 1 3 1 1100
preplace netloc clk_wiz_0_clk_out1 1 2 2 800 510 1120
preplace netloc DAC_IF_0_DAC_LRCK 1 4 1 N
preplace netloc DAC_IF_0_DAC_SDT 1 4 1 N
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 2 480 140 800
preplace netloc DAC_IF_0_DAC_MCLK 1 4 1 N
preplace netloc DSP_outDataValid1 1 3 1 N
preplace netloc processing_system7_0_FCLK_CLK0 1 0 4 20 420 460 130 790 520 1130
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 780
preplace netloc processing_system7_0_FCLK_CLK1 1 1 1 450
preplace netloc myip_0_RGB_OUT 1 3 2 N 170 N
levelinfo -pg 1 0 230 630 950 1270 1430 -top 0 -bot 580
",
}
{
   da_axi4_cnt: "4",
   da_board_cnt: "1",
   da_bram_cntlr_cnt: "1",
}
