Encoding source and destination:
00000   RAM
00001	BASE REGISTER
00010	r0
00011	r1
00100	r2
00101	r3
00110	r4
00111	r5
01000	r6
01001	r7
01010	r8
01011	r9
01100	r10
01101	r11
01110	r12
01111	r13
10000	r14
10001	r15
10010	counter
10011	in
10100	out

Encoding ALU:
000     OR
001	NAND
010	NOR
011	AND
100	ADD
101	SUB

Encoding Cond:
000	NEVER
001	=
010	<
011	<=
100	ALWAYS
101	!=
110	>=
111	>
