# UART-Protocol
Implementation of a full UART communication system using Verilog, SystemVerilog, and UVM. Includes RTL design, testbench architecture, constrained-random verification, functional coverage, and reusable verification components. Suitable for learning, research, Verification and FPGA-based communication projects.
