+-----------+-----------------------+--------------------------+
| Benchmark |        Samples        |         Verdict          |
+-----------+-----------------------+--------------------------+
|    DCT    |  Vivado-Catapult--TP  | Dissimilar Design Spaces |
|    DCT    |  Vivado-Catapult--TP  | Dissimilar Design Spaces |
|    DCT    |  Vivado-Catapult--TP  | Dissimilar Design Spaces |
|    DCT    | Vivado-Catapult--Area | Dissimilar Design Spaces |
|    DCT    | Vivado-Catapult--Area | Dissimilar Design Spaces |
|    DCT    | Vivado-Catapult--Area | Dissimilar Design Spaces |
|    DCT    |    Catapult-FPGA-TP   | Dissimilar Design Spaces |
|    DCT    |    Catapult-FPGA-TP   | Dissimilar Design Spaces |
|    DCT    |    Catapult-FPGA-TP   |  Similar Design Spaces   |
|    DCT    |   Catapult-FPGA-Area  |  Similar Design Spaces   |
|    DCT    |   Catapult-FPGA-Area  | Dissimilar Design Spaces |
|    DCT    |   Catapult-FPGA-Area  | Dissimilar Design Spaces |
|    DCT    |   Catapult-ASIC--TP   | Dissimilar Design Spaces |
|    DCT    |   Catapult-ASIC--TP   | Dissimilar Design Spaces |
|    DCT    |   Catapult-ASIC--TP   |  Similar Design Spaces   |
|    DCT    |  Catapult-ASIC--Area  |  Similar Design Spaces   |
|    DCT    |  Catapult-ASIC--Area  |  Similar Design Spaces   |
|    DCT    |  Catapult-ASIC--Area  |  Similar Design Spaces   |
| Histogram |  Vivado-Catapult--TP  | Dissimilar Design Spaces |
| Histogram |  Vivado-Catapult--TP  | Dissimilar Design Spaces |
| Histogram |  Vivado-Catapult--TP  |  Similar Design Spaces   |
| Histogram | Vivado-Catapult--Area |  Similar Design Spaces   |
| Histogram | Vivado-Catapult--Area |  Similar Design Spaces   |
| Histogram | Vivado-Catapult--Area | Dissimilar Design Spaces |
| Histogram |   Catapult-FPGA--TP   | Dissimilar Design Spaces |
| Histogram |   Catapult-FPGA--TP   | Dissimilar Design Spaces |
| Histogram |   Catapult-FPGA--TP   | Dissimilar Design Spaces |
| Histogram |   Catapult-FPGA-Area  | Dissimilar Design Spaces |
| Histogram |   Catapult-FPGA-Area  | Dissimilar Design Spaces |
| Histogram |   Catapult-FPGA-Area  | Dissimilar Design Spaces |
| Histogram |   Catapult-ASIC--TP   | Dissimilar Design Spaces |
| Histogram |   Catapult-ASIC--TP   | Dissimilar Design Spaces |
| Histogram |   Catapult-ASIC--TP   | Dissimilar Design Spaces |
| Histogram |   Catapult-ASIC-Area  | Dissimilar Design Spaces |
| Histogram |   Catapult-ASIC-Area  | Dissimilar Design Spaces |
| Histogram |   Catapult-ASIC-Area  |  Similar Design Spaces   |
|  Mat_mul  |  Vivado-Catapult--TP  | Dissimilar Design Spaces |
|  Mat_mul  |  Vivado-Catapult--TP  |  Similar Design Spaces   |
|  Mat_mul  |  Vivado-Catapult--TP  | Dissimilar Design Spaces |
|  Mat_mul  | Vivado-Catapult--Area | Dissimilar Design Spaces |
|  Mat_mul  | Vivado-Catapult--Area | Dissimilar Design Spaces |
|  Mat_mul  | Vivado-Catapult--Area | Dissimilar Design Spaces |
|  Mat_mul  |   Catapult-FPGA--TP   | Dissimilar Design Spaces |
|  Mat_mul  |   Catapult-FPGA--TP   | Dissimilar Design Spaces |
|  Mat_mul  |   Catapult-FPGA--TP   | Dissimilar Design Spaces |
|  Mat_mul  |   Catapult-FPGA-Area  | Dissimilar Design Spaces |
|  Mat_mul  |   Catapult-FPGA-Area  | Dissimilar Design Spaces |
|  Mat_mul  |   Catapult-FPGA-Area  | Dissimilar Design Spaces |
|  Mat_mul  |   Catapult-ASIC--TP   | Dissimilar Design Spaces |
|  Mat_mul  |   Catapult-ASIC--TP   | Dissimilar Design Spaces |
|  Mat_mul  |   Catapult-ASIC--TP   |  Similar Design Spaces   |
|  Mat_mul  |   Catapult-ASIC-Area  |  Similar Design Spaces   |
|  Mat_mul  |   Catapult-ASIC-Area  |  Similar Design Spaces   |
|  Mat_mul  |   Catapult-ASIC-Area  | Dissimilar Design Spaces |
+-----------+-----------------------+--------------------------+