<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>RISC-V CPU Simulator</title>
    <link rel="stylesheet" href="css/styles.css">
    <script src="https://cdn.jsdelivr.net/npm/chart.js"></script>
</head>
<body>
    <div class="container">
        <header>
            <h1>RISC-V CPU Simulator</h1>
        </header>

        <div class="control-panel">
            <h2>Control Panel</h2>
            <p class="section-description">Real-time control interface for the CPU simulation. These controls allow direct manipulation of the processor's execution state and visualization updates.</p>
            <div class="control-description">
                <p><strong>Start:</strong> Initiates continuous cycle-by-cycle execution with 1-second intervals between cycles</p>
                <p><strong>Stop:</strong> Pauses the simulation, freezing all pipeline stages and performance metrics</p>
                <p><strong>Step:</strong> Executes a single clock cycle, showing detailed state changes across all pipeline stages</p>
                <p><strong>Reset:</strong> Clears all pipeline stages, resets performance counters, and returns CPU to initial state</p>
            </div>
            <div class="controls">
                <button id="start">Start</button>
                <button id="stop">Stop</button>
                <button id="step">Step</button>
                <button id="reset">Reset</button>
            </div>
        </div>

        <div class="pipeline-visualization">
            <h2>Pipeline Stages</h2>
            <p class="section-description">Live visualization of the RISC-V 5-stage pipeline, showing instruction flow and current operation in each stage. Data is updated every cycle based on simulated execution.</p>
            <div class="pipeline-stages">
                <div class="stage" id="fetch">
                    <h3>Fetch Stage</h3>
                    <p class="stage-description">Retrieves instructions from simulated memory at the current Program Counter (PC) location. Shows current instruction address and cache interaction status.</p>
                    <div class="stage-content"></div>
                    <p class="stage-metrics">Updates: PC value, instruction cache hits/misses, branch prediction status</p>
                </div>
                <div class="stage" id="decode">
                    <h3>Decode Stage</h3>
                    <p class="stage-description">Breaks down fetched instruction into components: opcode, registers, immediate values. Generates control signals for later stages.</p>
                    <div class="stage-content"></div>
                    <p class="stage-metrics">Shows: Instruction type, register numbers, immediate values, control signals</p>
                </div>
                <div class="stage" id="execute">
                    <h3>Execute Stage</h3>
                    <p class="stage-description">Performs ALU operations, calculates memory addresses, and resolves branches. Implements forwarding paths to handle data hazards.</p>
                    <div class="stage-content"></div>
                    <p class="stage-metrics">Displays: Operation type, operand values, forwarding status, execution results</p>
                </div>
                <div class="stage" id="memory">
                    <h3>Memory Stage</h3>
                    <p class="stage-description">Handles load/store operations with the data cache. Manages memory access timing and cache coherency.</p>
                    <div class="stage-content"></div>
                    <p class="stage-metrics">Tracks: Memory operations, addresses accessed, cache performance</p>
                </div>
                <div class="stage" id="writeback">
                    <h3>Writeback Stage</h3>
                    <p class="stage-description">Updates register file with computation results. Manages result forwarding to earlier pipeline stages.</p>
                    <div class="stage-content"></div>
                    <p class="stage-metrics">Records: Register updates, forwarding paths activated, completion status</p>
                </div>
            </div>
        </div>

        <div class="log-panel">
            <h2>Execution Log</h2>
            <p class="section-description">Detailed cycle-by-cycle execution trace showing pipeline events, hazards detected, and performance impacts. Automatically scrolls to show latest events.</p>
            <p class="log-description">Color-coded entries indicate different event types: instruction execution (blue), hazards (red), cache events (yellow), branch outcomes (green)</p>
            <div id="log-display"></div>
        </div>

        <div class="registers">
            <h3>Registers</h3>
            <p class="section-description">Real-time view of RISC-V register file (x0-x31). Updates each cycle to show current values. Register x0 is hardwired to zero per RISC-V specification.</p>
            <p class="register-description">Values shown in hexadecimal. Highlighted registers indicate recent writes. Hover for decimal conversion.</p>
            <div id="register-display"></div>
        </div>

        <div class="performance-metrics">
            <h2>Performance Metrics</h2>
            <p class="section-description">Real-time performance monitoring graphs and statistics. Data collected and updated each cycle from simulated execution.</p>
            <div class="metrics-container">
                <canvas id="ipcChart"></canvas>
                <canvas id="cacheChart"></canvas>
                <canvas id="branchChart"></canvas>
            </div>
        </div>

        <div class="documentation">
            <h2>Technical Documentation</h2>
            <div class="doc-content">
                <h3>1. Architecture Overview</h3>
                <p>The RISC-V CPU Simulator implements a sophisticated 5-stage pipelined processor architecture adhering to the RISC-V ISA specification. The processor uses a Harvard architecture with separate instruction and data paths, supporting parallel instruction fetch and data operations.</p>
                <p>Key components:</p>
                <ul>
                    <li>Instruction fetch logic with dynamic PC updates</li>
                    <li>32 x 32-bit general-purpose register file</li>
                    <li>Complete pipeline stage registers (IF/ID, ID/EX, EX/MEM, MEM/WB)</li>
                    <li>Advanced control signal generation</li>
                    <li>Integrated ALU interface</li>
                </ul>

                <h3>2. Pipeline Implementation</h3>
                <p>Our processor implements an advanced 5-stage RISC-V pipeline with sophisticated hazard handling and performance optimization:</p>
                
                <h4>Fetch Stage</h4>
                <ul>
                    <li>Dynamic PC management and instruction retrieval</li>
                    <li>Integrated branch prediction system</li>
                    <li>Instruction buffer management for optimal throughput</li>
                    <li>Speculative execution support</li>
                </ul>

                <h4>Decode Stage</h4>
                <ul>
                    <li>Full RISC-V instruction set decoding</li>
                    <li>Register file access optimization</li>
                    <li>Immediate value generation and handling</li>
                    <li>Comprehensive control signal generation</li>
                </ul>

                <h4>Execute Stage</h4>
                <ul>
                    <li>Advanced ALU operations</li>
                    <li>Precise branch address calculation</li>
                    <li>Efficient forwarding path integration</li>
                    <li>Out-of-order execution preparation</li>
                </ul>

                <h4>Memory Stage</h4>
                <ul>
                    <li>Optimized load/store execution</li>
                    <li>Advanced data cache interface</li>
                    <li>Memory access control and optimization</li>
                    <li>Cache coherency maintenance</li>
                </ul>

                <h4>Writeback Stage</h4>
                <ul>
                    <li>High-performance register file updates</li>
                    <li>Result selection logic optimization</li>
                    <li>Write-back conflict resolution</li>
                    <li>Pipeline completion handling</li>
                </ul>

                <h3>3. Performance Monitoring</h3>
                <p>Our comprehensive performance monitoring system provides real-time analysis of CPU operations:</p>
                
                <h4>Core Metrics</h4>
                <ul>
                    <li>Instructions Per Cycle (IPC) with dynamic tracking</li>
                    <li>Cache performance analysis (hit/miss rates, latency)</li>
                    <li>Branch prediction accuracy and statistics</li>
                    <li>Pipeline hazard detection and resolution metrics</li>
                    <li>Cycle-accurate execution timeline</li>
                </ul>

                <h4>Advanced Analytics</h4>
                <ul>
                    <li>Pipeline efficiency calculations</li>
                    <li>Resource utilization tracking</li>
                    <li>Stall and bubble analysis</li>
                    <li>Memory hierarchy performance</li>
                    <li>Execution pattern recognition</li>
                </ul>

                <h4>Real-time Visualization</h4>
                <ul>
                    <li>Dynamic performance graphs</li>
                    <li>Pipeline state visualization</li>
                    <li>Resource usage heat maps</li>
                    <li>Hazard occurrence tracking</li>
                </ul>

                <h3>4. Hazard Handling</h3>
                <p>The processor implements sophisticated hazard detection and resolution:</p>
                <ul>
                    <li>Data Hazards: Forward paths from EX/MEM and MEM/WB stages</li>
                    <li>Control Hazards: Branch prediction with BTB</li>
                    <li>Structural Hazards: Resource conflict resolution</li>
                </ul>

                <h3>5. Memory Hierarchy</h3>
                <p>The memory system features:</p>
                <ul>
                    <li>L1 Instruction Cache: Direct-mapped, 32KB</li>
                    <li>L1 Data Cache: 4-way set associative, 32KB</li>
                    <li>Cache coherence protocol</li>
                    <li>Memory access latency simulation</li>
                </ul>

                <h3>6. Register File</h3>
                <p>Complete RISC-V register file implementation:</p>
                <ul>
                    <li>32 general-purpose registers (x0-x31)</li>
                    <li>Real-time register value updates</li>
                    <li>Special register handling (x0 hardwired to 0)</li>
                </ul>

                <h3>7. Visualization Components</h3>
                <p>The UI provides comprehensive visualization through:</p>
                <ul>
                    <li>Pipeline stage visualization with instruction flow</li>
                    <li>Performance metrics charts using Chart.js</li>
                    <li>Detailed execution logging system</li>
                    <li>Register state display</li>
                </ul>

                <h3>8. Control Interface</h3>
                <p>User control features include:</p>
                <ul>
                    <li>Start/Stop simulation control</li>
                    <li>Single-step execution</li>
                    <li>Reset functionality</li>
                    <li>Real-time performance monitoring</li>
                </ul>

                <h3>9. Implementation Details</h3>
                <p>The simulator is built using:</p>
                <ul>
                    <li>Frontend: HTML5, CSS3, JavaScript</li>
                    <li>Visualization: Chart.js for performance graphs</li>
                    <li>Backend: Python HTTP server</li>
                    <li>RISC-V ISA implementation in JavaScript</li>
                </ul>

                <h3>10. Performance Analysis</h3>
                <p>The system provides detailed performance analysis including:</p>
                <ul>
                    <li>Cycle-accurate simulation</li>
                    <li>Pipeline efficiency metrics</li>
                    <li>Stall and bubble analysis</li>
                    <li>Cache performance statistics</li>
                    <li>Branch prediction effectiveness</li>
                </ul>
            </div>
        </div>
    </div>
    <script src="js/visualization.js"></script>
</body>
</html>