#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Oct 19 14:51:19 2016
# Process ID: 4236
# Current directory: /home/asautaux/yarr/pice_lite_1/pice_lite_1.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/asautaux/yarr/pice_lite_1/pice_lite_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/asautaux/yarr/pice_lite_1/pice_lite_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7k160tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc] for cell 'design_1_i/pcie_7x_0/U0'
WARNING: [Vivado 12-180] No cells matched 'inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-508] No pins matched 'inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:111]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_pins {inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK}]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:111]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:114]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:114]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:115]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:115]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:118]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:118]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:119]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:119]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:120]
WARNING: [Vivado 12-508] No pins matched 'inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:120]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-source [get_pins inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:120]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:125]
WARNING: [Vivado 12-508] No pins matched 'inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:125]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:125]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of [get_pins inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:125]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:125]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1819.648 ; gain = 452.500 ; free physical = 5334 ; free virtual = 16299
WARNING: [Vivado 12-508] No pins matched 'inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:125]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-source [get_pins inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:125]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'clk_125mhz_mux_x0y0' not found. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:130]
WARNING: [Vivado 12-646] clock 'clk_250mhz_mux_x0y0' not found. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:130]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_125mhz_mux_x0y0'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:130]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_250mhz_mux_x0y0'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:130]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/RXELECIDLE'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:142]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins -hierarchical -filter NAME=~*/RXELECIDLE]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:142]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/TXPHINITDONE'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:143]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins -hierarchical -filter NAME=~*/TXPHINITDONE]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:143]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/TXPHALIGNDONE'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:144]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins -hierarchical -filter NAME=~*/TXPHALIGNDONE]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:144]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/TXDLYSRESETDONE'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:145]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins -hierarchical -filter NAME=~*/TXDLYSRESETDONE]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:145]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/RXDLYSRESETDONE'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:146]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins -hierarchical -filter NAME=~*/RXDLYSRESETDONE]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:146]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/RXPHALIGNDONE'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:147]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins -hierarchical -filter NAME=~*/RXPHALIGNDONE]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:147]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/RXCDRLOCK'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:148]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins -hierarchical -filter NAME=~*/RXCDRLOCK]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:148]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/CPLLLOCK'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:150]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins -hierarchical -filter NAME=~*/CPLLLOCK]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:150]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/QPLLLOCK'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:151]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins -hierarchical -filter NAME=~*/QPLLLOCK]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:151]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc] for cell 'design_1_i/pcie_7x_0/U0'
Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/constrs_1/new/top.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/constrs_1/new/top.xdc:13]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/constrs_1/new/top.xdc:14]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/constrs_1/new/top.xdc:15]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/constrs_1/new/top.xdc:16]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/constrs_1/new/top.xdc:17]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/constrs_1/new/top.xdc:18]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/constrs_1/new/top.xdc:19]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/constrs_1/new/top.xdc:20]
WARNING: [Constraints 18-633] Creating clock clk_in with 3 sources. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/constrs_1/new/top.xdc:36]
Finished Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/constrs_1/new/top.xdc]
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/pcie_7x_0/U0/inst/pl_phy_lnk_up_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/pcie_7x_0/U0/inst/pl_phy_lnk_up_cdc'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/pcie_7x_0/U0/inst/pl_received_hot_rst_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/pcie_7x_0/U0/inst/pl_received_hot_rst_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_pc_0' instantiated as 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc' [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:243]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1831.648 ; gain = 777.957 ; free physical = 5329 ; free virtual = 16286
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
ERROR: [DRC 23-20] Rule violation (INBB-3) Black Box Instances - Cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc' of type 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/design_1_auto_pc_0' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
INFO: [Project 1-461] DRC finished with 1 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1863.664 ; gain = 32.008 ; free physical = 5326 ; free virtual = 16283
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 27 Warnings, 31 Critical Warnings and 2 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed Oct 19 14:51:35 2016...
