#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Wed Nov 21 03:08:22 2018
# Process ID: 18412
# Current directory: C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4332 C:\Users\tunak\Google Drive\School\Current Courses\EEE102\Project\project_file\game_of_life\game_of_life.xpr
# Log file: C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/vivado.log
# Journal file: C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Nov 21 03:10:55 2018] Launched synth_1...
Run output will be captured here: C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Nov 21 03:14:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed Nov 21 03:15:22 2018] Launched impl_1...
Run output will be captured here: C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Nov 21 03:16:23 2018] Launched impl_1...
Run output will be captured here: C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2.2
  **** Build date : Oct  1 2018-20:15:45
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37C58A
set_property PROGRAM.FILE {C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Nov 21 03:18:51 2018] Launched synth_1...
Run output will be captured here: C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.runs/synth_1/runme.log
[Wed Nov 21 03:18:51 2018] Launched impl_1...
Run output will be captured here: C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Nov 21 03:26:52 2018] Launched synth_1...
Run output will be captured here: C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.runs/synth_1/runme.log
[Wed Nov 21 03:26:52 2018] Launched impl_1...
Run output will be captured here: C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Nov 21 03:28:57 2018] Launched synth_1...
Run output will be captured here: C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed Nov 21 03:29:42 2018] Launched impl_1...
Run output will be captured here: C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Nov 21 03:40:30 2018] Launched synth_1...
Run output will be captured here: C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Nov 21 03:42:46 2018] Launched synth_1...
Run output will be captured here: C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.runs/synth_1/runme.log
[Wed Nov 21 03:42:46 2018] Launched impl_1...
Run output will be captured here: C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Nov 21 03:45:54 2018] Launched synth_1...
Run output will be captured here: C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.runs/synth_1/runme.log
[Wed Nov 21 03:45:54 2018] Launched impl_1...
Run output will be captured here: C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A37C58A
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1650.910 ; gain = 118.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.srcs/sources_1/new/top_module.vhd:37]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.srcs/sources_1/new/clock_divider.vhd:25' bound to instance 'G1' of component 'clock_divider' [C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.srcs/sources_1/new/top_module.vhd:61]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.srcs/sources_1/new/clock_divider.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.srcs/sources_1/new/clock_divider.vhd:31]
INFO: [Synth 8-3491] module 'environment' declared at 'C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.srcs/sources_1/new/environment.vhd:27' bound to instance 'G2' of component 'environment' [C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.srcs/sources_1/new/top_module.vhd:63]
INFO: [Synth 8-638] synthesizing module 'environment' [C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.srcs/sources_1/new/environment.vhd:38]
WARNING: [Synth 8-614] signal 'myField' is read in the process but is not in the sensitivity list [C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.srcs/sources_1/new/environment.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'environment' (2#1) [C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.srcs/sources_1/new/environment.vhd:38]
WARNING: [Synth 8-3848] Net clock_reset in module/entity top_module does not have driver. [C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.srcs/sources_1/new/top_module.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'top_module' (3#1) [C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.srcs/sources_1/new/top_module.vhd:37]
WARNING: [Synth 8-3331] design environment has unconnected port clock_input[1]
WARNING: [Synth 8-3331] design environment has unconnected port clock_input[0]
WARNING: [Synth 8-3331] design environment has unconnected port initial_condition
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1695.445 ; gain = 162.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin G1:reset to constant 0 [C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.srcs/sources_1/new/top_module.vhd:61]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1695.445 ; gain = 162.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1695.445 ; gain = 162.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.srcs/constrs_1/new/constraints_phase1.xdc]
Finished Parsing XDC File [C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.srcs/constrs_1/new/constraints_phase1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 2034.148 ; gain = 501.484
13 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 2034.148 ; gain = 501.484
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Nov 21 14:39:27 2018] Launched synth_1...
Run output will be captured here: C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed Nov 21 14:40:27 2018] Launched impl_1...
Run output will be captured here: C:/Users/tunak/Google Drive/School/Current Courses/EEE102/Project/project_file/game_of_life/game_of_life.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 21 20:45:01 2018...
