<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8">
<link rel="stylesheet" type="text/css" href="../../../data/ipcores/mkdown.css" />
<title>FIFO HS</title></head>
<body class="markdown-body">
<h1>FIFO HS</h1>
<h2>Information</h2>
<p><strong>Type:</strong>  FIFO HS<br />
<strong>Vendor:</strong>  GOWIN Semiconductor<br />
<strong>Summary:</strong>  The Gowin FIFO IP is a fully verified, asynchronous first-in first-out memory queue. The structure of the IP can be customized by the user including the write depth, the write width, the read width, memory type, almost empty and full flags and so on.</p>
<h2>Options &amp; Description</h2>
<p><strong>FIFO Implementation :</strong>  </p>
<ul>
<li>The memory type used to implement the FIFO HS, including BSRAM(block ram), SSRAM(distributed ram) and REG(registers).   </li>
</ul>
<p><strong>Write Depth :</strong>  </p>
<ul>
<li>Specify the number of the address locations for input.  </li>
</ul>
<p><strong>Write Data Width :</strong>  </p>
<ul>
<li>Specify the data width of the input data.  </li>
</ul>
<p><strong>Read Depth :</strong>  </p>
<ul>
<li>Specify the number of the address locations for output.  </li>
</ul>
<p><strong>Read Data Width :</strong> </p>
<ul>
<li>Specify the data width for the output data.  </li>
</ul>
<p><strong>Write Data Num :</strong> </p>
<ul>
<li>This enables the data count output, which is synchronized with write clock and shows the number of words in the FIFO. The changes due to read show a few cycles later since it is synchronized with the write clock.</li>
</ul>
<p><strong>Read Data Num :</strong> </p>
<ul>
<li>This enables the data count output, which is synchronized with read clock and shows the number of words in the FIFO. The changes due to write show a few cycles later since it is synchronized with the read clock.</li>
</ul>
<p><strong>En_Reset :</strong>  </p>
<ul>
<li>Enable the separate write reset and read reset.  </li>
</ul>
<p><strong>Reset_Synchronization :</strong>  </p>
<ul>
<li>Enable the common reset for write and read.  </li>
</ul>
<p><strong>Almost Full Flag :</strong>  </p>
<ul>
<li>Enable the almost full flag. </li>
</ul>
<p><strong>Full-Single Threshold Constant Parameter :</strong>  </p>
<ul>
<li>A single threshold is set at the time of the IP generation.  </li>
</ul>
<p><strong>Full-Dual Threshold Constant Parameters :</strong>  </p>
<ul>
<li>Dual thresholds are set at the time of the IP generation.  </li>
</ul>
<p><strong>Full-Single Threshold Input Parameter :</strong>  </p>
<ul>
<li>A single threshold is input from the additional port to allow changing the threshold during operation.  </li>
</ul>
<p><strong>Full-Dual Threshold Input Parameters :</strong>  </p>
<ul>
<li>Dual thresholds are input from the additional ports to allow changing the thresholds during operation.  </li>
</ul>
<p><strong>Set :</strong></p>
<ul>
<li>The threshold of setting the almost full flag to 1.  </li>
</ul>
<p><strong>Clear :</strong> </p>
<ul>
<li>The threshold of clearing the almost empty flag to 0.  </li>
</ul>
<p><strong>Almost Empty Flag :</strong>  </p>
<ul>
<li>Enable the almost empty flag.  </li>
</ul>
<p><strong>Empty-Single Threshold Constant Parameter :</strong>  </p>
<ul>
<li>A single threshold is set at the time of the IP generation.  </li>
</ul>
<p><strong>Empty-Dual Threshold Constant Parameters :</strong> </p>
<ul>
<li>Dual thresholds are set at the time of the IP generation.  </li>
</ul>
<p><strong>Empty-Single Threshold Input Parameter :</strong>  </p>
<ul>
<li>A single threshold is input from the additional port to allow changing the threshold during operation.  </li>
</ul>
<p><strong>Empty-Dual Threshold Input Parameter  :</strong>  </p>
<ul>
<li>Dual thresholds are input from the additional ports to allow changing the thresholds during operation.  </li>
</ul>
<p><strong>Set :</strong> </p>
<ul>
<li>The threshold of setting the almost empty flag to 1.  </li>
</ul>
<p><strong>Clear :</strong>  </p>
<ul>
<li>The threshold of clearing the almost empty flag to 0.  </li>
</ul>
<p><strong>ECC Selected :</strong> </p>
<ul>
<li>Allow error correction of single error and error detection of double errors. This is not supported for data widths greater than 64 bits, and only supported for block ram and read data width equal to write data width..  </li>
</ul>
<p><strong>Output Register Selected :</strong>  </p>
<ul>
<li>Registers are used for the output data, which can't aspect the flag signal.  </li>
</ul>
<p><strong>Controlled by RdEn :</strong>  </p>
<ul>
<li>The Registers for the output data are controlled by RdEn, and the last data can't be output.</li>
</ul>
</body>
</html>
