ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 2
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"adc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/adc.c"
  20              		.section	.text.MX_ADC1_Init,"ax",%progbits
  21              		.align	1
  22              		.p2align 2,,3
  23              		.global	MX_ADC1_Init
  24              		.syntax unified
  25              		.thumb
  26              		.thumb_func
  28              	MX_ADC1_Init:
  29              	.LFB242:
   1:Core/Src/adc.c **** /* USER CODE BEGIN Header */
   2:Core/Src/adc.c **** /**
   3:Core/Src/adc.c ****   ******************************************************************************
   4:Core/Src/adc.c ****   * @file    adc.c
   5:Core/Src/adc.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/adc.c ****   *          of the ADC instances.
   7:Core/Src/adc.c ****   ******************************************************************************
   8:Core/Src/adc.c ****   * @attention
   9:Core/Src/adc.c ****   *
  10:Core/Src/adc.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/adc.c ****   * All rights reserved.
  12:Core/Src/adc.c ****   *
  13:Core/Src/adc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/adc.c ****   * in the root directory of this software component.
  15:Core/Src/adc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/adc.c ****   *
  17:Core/Src/adc.c ****   ******************************************************************************
  18:Core/Src/adc.c ****   */
  19:Core/Src/adc.c **** /* USER CODE END Header */
  20:Core/Src/adc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/adc.c **** #include "adc.h"
  22:Core/Src/adc.c **** 
  23:Core/Src/adc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/adc.c **** 
  25:Core/Src/adc.c **** /* USER CODE END 0 */
  26:Core/Src/adc.c **** 
  27:Core/Src/adc.c **** ADC_HandleTypeDef hadc1;
  28:Core/Src/adc.c **** ADC_HandleTypeDef hadc2;
  29:Core/Src/adc.c **** ADC_HandleTypeDef hadc3;
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 2


  30:Core/Src/adc.c **** 
  31:Core/Src/adc.c **** /* ADC1 init function */
  32:Core/Src/adc.c **** void MX_ADC1_Init(void)
  33:Core/Src/adc.c **** {
  30              		.loc 1 33 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 16
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34:Core/Src/adc.c **** 
  35:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 0 */
  36:Core/Src/adc.c **** 
  37:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 0 */
  38:Core/Src/adc.c **** 
  39:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
  34              		.loc 1 39 3 view .LVU1
  33:Core/Src/adc.c **** 
  35              		.loc 1 33 1 is_stmt 0 view .LVU2
  36 0000 00B5     		push	{lr}
  37              		.cfi_def_cfa_offset 4
  38              		.cfi_offset 14, -4
  40:Core/Src/adc.c **** 
  41:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 1 */
  42:Core/Src/adc.c **** 
  43:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 1 */
  44:Core/Src/adc.c **** 
  45:Core/Src/adc.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
  46:Core/Src/adc.c ****   */
  47:Core/Src/adc.c ****   hadc1.Instance = ADC1;
  39              		.loc 1 47 18 view .LVU3
  40 0002 1F48     		ldr	r0, .L14+16
  41 0004 1F49     		ldr	r1, .L14+20
  48:Core/Src/adc.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  49:Core/Src/adc.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  50:Core/Src/adc.c ****   hadc1.Init.ScanConvMode = DISABLE;
  51:Core/Src/adc.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
  52:Core/Src/adc.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
  53:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  54:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  42              		.loc 1 54 31 view .LVU4
  43 0006 9FED1A7B 		vldr.64	d7, .L14	@ int
  48:Core/Src/adc.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  44              		.loc 1 48 29 view .LVU5
  45 000a 4FF48032 		mov	r2, #65536
  33:Core/Src/adc.c **** 
  46              		.loc 1 33 1 view .LVU6
  47 000e 85B0     		sub	sp, sp, #20
  48              		.cfi_def_cfa_offset 24
  39:Core/Src/adc.c **** 
  49              		.loc 1 39 26 view .LVU7
  50 0010 0023     		movs	r3, #0
  48:Core/Src/adc.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  51              		.loc 1 48 29 view .LVU8
  52 0012 C0E90012 		strd	r1, r2, [r0]
  55:Core/Src/adc.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  56:Core/Src/adc.c ****   hadc1.Init.NbrOfConversion = 1;
  53              		.loc 1 56 30 view .LVU9
  54 0016 0122     		movs	r2, #1
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 3


  39:Core/Src/adc.c **** 
  55              		.loc 1 39 26 view .LVU10
  56 0018 CDE90033 		strd	r3, r3, [sp]
  57 001c CDE90233 		strd	r3, r3, [sp, #8]
  47:Core/Src/adc.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  58              		.loc 1 47 3 is_stmt 1 view .LVU11
  49:Core/Src/adc.c ****   hadc1.Init.ScanConvMode = DISABLE;
  59              		.loc 1 49 3 view .LVU12
  54:Core/Src/adc.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  60              		.loc 1 54 31 is_stmt 0 view .LVU13
  61 0020 80ED0A7B 		vstr.64	d7, [r0, #40]	@ int
  49:Core/Src/adc.c ****   hadc1.Init.ScanConvMode = DISABLE;
  62              		.loc 1 49 25 view .LVU14
  63 0024 8360     		str	r3, [r0, #8]
  50:Core/Src/adc.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
  64              		.loc 1 50 3 is_stmt 1 view .LVU15
  50:Core/Src/adc.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
  65              		.loc 1 50 27 is_stmt 0 view .LVU16
  66 0026 0361     		str	r3, [r0, #16]
  51:Core/Src/adc.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
  67              		.loc 1 51 3 is_stmt 1 view .LVU17
  51:Core/Src/adc.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
  68              		.loc 1 51 33 is_stmt 0 view .LVU18
  69 0028 0376     		strb	r3, [r0, #24]
  52:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  70              		.loc 1 52 3 is_stmt 1 view .LVU19
  52:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  71              		.loc 1 52 36 is_stmt 0 view .LVU20
  72 002a 80F82030 		strb	r3, [r0, #32]
  53:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  73              		.loc 1 53 3 is_stmt 1 view .LVU21
  54:Core/Src/adc.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  74              		.loc 1 54 3 view .LVU22
  55:Core/Src/adc.c ****   hadc1.Init.NbrOfConversion = 1;
  75              		.loc 1 55 3 view .LVU23
  55:Core/Src/adc.c ****   hadc1.Init.NbrOfConversion = 1;
  76              		.loc 1 55 24 is_stmt 0 view .LVU24
  77 002e C360     		str	r3, [r0, #12]
  78              		.loc 1 56 3 is_stmt 1 view .LVU25
  79              		.loc 1 56 30 is_stmt 0 view .LVU26
  80 0030 C261     		str	r2, [r0, #28]
  57:Core/Src/adc.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
  81              		.loc 1 57 3 is_stmt 1 view .LVU27
  82              		.loc 1 57 36 is_stmt 0 view .LVU28
  83 0032 80F83030 		strb	r3, [r0, #48]
  58:Core/Src/adc.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  84              		.loc 1 58 3 is_stmt 1 view .LVU29
  85              		.loc 1 58 27 is_stmt 0 view .LVU30
  86 0036 4261     		str	r2, [r0, #20]
  59:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
  87              		.loc 1 59 3 is_stmt 1 view .LVU31
  88              		.loc 1 59 7 is_stmt 0 view .LVU32
  89 0038 FFF7FEFF 		bl	HAL_ADC_Init
  90              	.LVL0:
  91              		.loc 1 59 6 discriminator 1 view .LVU33
  92 003c 68B9     		cbnz	r0, .L12
  93              	.L2:
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 4


  60:Core/Src/adc.c ****   {
  61:Core/Src/adc.c ****     Error_Handler();
  62:Core/Src/adc.c ****   }
  63:Core/Src/adc.c **** 
  64:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
  65:Core/Src/adc.c ****   */
  66:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_14;
  94              		.loc 1 66 3 is_stmt 1 view .LVU34
  67:Core/Src/adc.c ****   sConfig.Rank = 1;
  95              		.loc 1 67 3 view .LVU35
  66:Core/Src/adc.c ****   sConfig.Rank = 1;
  96              		.loc 1 66 19 is_stmt 0 view .LVU36
  97 003e 9FED0E7B 		vldr.64	d7, .L14+8	@ int
  68:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
  98              		.loc 1 68 24 view .LVU37
  99 0042 0023     		movs	r3, #0
  69:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 100              		.loc 1 69 7 view .LVU38
 101 0044 0E48     		ldr	r0, .L14+16
  68:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 102              		.loc 1 68 24 view .LVU39
 103 0046 0293     		str	r3, [sp, #8]
 104              		.loc 1 69 7 view .LVU40
 105 0048 6946     		mov	r1, sp
  66:Core/Src/adc.c ****   sConfig.Rank = 1;
 106              		.loc 1 66 19 view .LVU41
 107 004a 8DED007B 		vstr.64	d7, [sp]	@ int
  68:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 108              		.loc 1 68 3 is_stmt 1 view .LVU42
 109              		.loc 1 69 3 view .LVU43
 110              		.loc 1 69 7 is_stmt 0 view .LVU44
 111 004e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 112              	.LVL1:
 113              		.loc 1 69 6 discriminator 1 view .LVU45
 114 0052 28B9     		cbnz	r0, .L13
  70:Core/Src/adc.c ****   {
  71:Core/Src/adc.c ****     Error_Handler();
  72:Core/Src/adc.c ****   }
  73:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 2 */
  74:Core/Src/adc.c **** 
  75:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 2 */
  76:Core/Src/adc.c **** 
  77:Core/Src/adc.c **** }
 115              		.loc 1 77 1 view .LVU46
 116 0054 05B0     		add	sp, sp, #20
 117              		.cfi_remember_state
 118              		.cfi_def_cfa_offset 4
 119              		@ sp needed
 120 0056 5DF804FB 		ldr	pc, [sp], #4
 121              	.L12:
 122              		.cfi_restore_state
  61:Core/Src/adc.c ****   }
 123              		.loc 1 61 5 is_stmt 1 view .LVU47
 124 005a FFF7FEFF 		bl	Error_Handler
 125              	.LVL2:
 126 005e EEE7     		b	.L2
 127              	.L13:
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 5


  71:Core/Src/adc.c ****   }
 128              		.loc 1 71 5 view .LVU48
 129 0060 FFF7FEFF 		bl	Error_Handler
 130              	.LVL3:
 131              		.loc 1 77 1 is_stmt 0 view .LVU49
 132 0064 05B0     		add	sp, sp, #20
 133              		.cfi_def_cfa_offset 4
 134              		@ sp needed
 135 0066 5DF804FB 		ldr	pc, [sp], #4
 136              	.L15:
 137 006a 00BFAFF3 		.align	3
 137      0080
 138              	.L14:
 139 0070 0100000F 		.word	251658241
 140 0074 00000000 		.word	0
 141 0078 0E000000 		.word	14
 142 007c 01000000 		.word	1
 143 0080 00000000 		.word	hadc1
 144 0084 00200140 		.word	1073815552
 145              		.cfi_endproc
 146              	.LFE242:
 148              		.section	.text.MX_ADC2_Init,"ax",%progbits
 149              		.align	1
 150              		.p2align 2,,3
 151              		.global	MX_ADC2_Init
 152              		.syntax unified
 153              		.thumb
 154              		.thumb_func
 156              	MX_ADC2_Init:
 157              	.LFB243:
  78:Core/Src/adc.c **** /* ADC2 init function */
  79:Core/Src/adc.c **** void MX_ADC2_Init(void)
  80:Core/Src/adc.c **** {
 158              		.loc 1 80 1 is_stmt 1 view -0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 16
 161              		@ frame_needed = 0, uses_anonymous_args = 0
  81:Core/Src/adc.c **** 
  82:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_Init 0 */
  83:Core/Src/adc.c **** 
  84:Core/Src/adc.c ****   /* USER CODE END ADC2_Init 0 */
  85:Core/Src/adc.c **** 
  86:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 162              		.loc 1 86 3 view .LVU51
  80:Core/Src/adc.c **** 
 163              		.loc 1 80 1 is_stmt 0 view .LVU52
 164 0000 00B5     		push	{lr}
 165              		.cfi_def_cfa_offset 4
 166              		.cfi_offset 14, -4
  87:Core/Src/adc.c **** 
  88:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_Init 1 */
  89:Core/Src/adc.c **** 
  90:Core/Src/adc.c ****   /* USER CODE END ADC2_Init 1 */
  91:Core/Src/adc.c **** 
  92:Core/Src/adc.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
  93:Core/Src/adc.c ****   */
  94:Core/Src/adc.c ****   hadc2.Instance = ADC2;
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 6


 167              		.loc 1 94 18 view .LVU53
 168 0002 1F48     		ldr	r0, .L28+16
 169 0004 1F49     		ldr	r1, .L28+20
  95:Core/Src/adc.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  96:Core/Src/adc.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
  97:Core/Src/adc.c ****   hadc2.Init.ScanConvMode = DISABLE;
  98:Core/Src/adc.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
  99:Core/Src/adc.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 100:Core/Src/adc.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 101:Core/Src/adc.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 170              		.loc 1 101 31 view .LVU54
 171 0006 9FED1A7B 		vldr.64	d7, .L28	@ int
  95:Core/Src/adc.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 172              		.loc 1 95 29 view .LVU55
 173 000a 4FF48032 		mov	r2, #65536
  80:Core/Src/adc.c **** 
 174              		.loc 1 80 1 view .LVU56
 175 000e 85B0     		sub	sp, sp, #20
 176              		.cfi_def_cfa_offset 24
  86:Core/Src/adc.c **** 
 177              		.loc 1 86 26 view .LVU57
 178 0010 0023     		movs	r3, #0
  95:Core/Src/adc.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 179              		.loc 1 95 29 view .LVU58
 180 0012 C0E90012 		strd	r1, r2, [r0]
 102:Core/Src/adc.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 103:Core/Src/adc.c ****   hadc2.Init.NbrOfConversion = 1;
 181              		.loc 1 103 30 view .LVU59
 182 0016 0122     		movs	r2, #1
  86:Core/Src/adc.c **** 
 183              		.loc 1 86 26 view .LVU60
 184 0018 CDE90033 		strd	r3, r3, [sp]
 185 001c CDE90233 		strd	r3, r3, [sp, #8]
  94:Core/Src/adc.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 186              		.loc 1 94 3 is_stmt 1 view .LVU61
  96:Core/Src/adc.c ****   hadc2.Init.ScanConvMode = DISABLE;
 187              		.loc 1 96 3 view .LVU62
 101:Core/Src/adc.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 188              		.loc 1 101 31 is_stmt 0 view .LVU63
 189 0020 80ED0A7B 		vstr.64	d7, [r0, #40]	@ int
  96:Core/Src/adc.c ****   hadc2.Init.ScanConvMode = DISABLE;
 190              		.loc 1 96 25 view .LVU64
 191 0024 8360     		str	r3, [r0, #8]
  97:Core/Src/adc.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 192              		.loc 1 97 3 is_stmt 1 view .LVU65
  97:Core/Src/adc.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 193              		.loc 1 97 27 is_stmt 0 view .LVU66
 194 0026 0361     		str	r3, [r0, #16]
  98:Core/Src/adc.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 195              		.loc 1 98 3 is_stmt 1 view .LVU67
  98:Core/Src/adc.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 196              		.loc 1 98 33 is_stmt 0 view .LVU68
 197 0028 0376     		strb	r3, [r0, #24]
  99:Core/Src/adc.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 198              		.loc 1 99 3 is_stmt 1 view .LVU69
  99:Core/Src/adc.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 199              		.loc 1 99 36 is_stmt 0 view .LVU70
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 7


 200 002a 80F82030 		strb	r3, [r0, #32]
 100:Core/Src/adc.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 201              		.loc 1 100 3 is_stmt 1 view .LVU71
 101:Core/Src/adc.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 202              		.loc 1 101 3 view .LVU72
 102:Core/Src/adc.c ****   hadc2.Init.NbrOfConversion = 1;
 203              		.loc 1 102 3 view .LVU73
 102:Core/Src/adc.c ****   hadc2.Init.NbrOfConversion = 1;
 204              		.loc 1 102 24 is_stmt 0 view .LVU74
 205 002e C360     		str	r3, [r0, #12]
 206              		.loc 1 103 3 is_stmt 1 view .LVU75
 207              		.loc 1 103 30 is_stmt 0 view .LVU76
 208 0030 C261     		str	r2, [r0, #28]
 104:Core/Src/adc.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 209              		.loc 1 104 3 is_stmt 1 view .LVU77
 210              		.loc 1 104 36 is_stmt 0 view .LVU78
 211 0032 80F83030 		strb	r3, [r0, #48]
 105:Core/Src/adc.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 212              		.loc 1 105 3 is_stmt 1 view .LVU79
 213              		.loc 1 105 27 is_stmt 0 view .LVU80
 214 0036 4261     		str	r2, [r0, #20]
 106:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 215              		.loc 1 106 3 is_stmt 1 view .LVU81
 216              		.loc 1 106 7 is_stmt 0 view .LVU82
 217 0038 FFF7FEFF 		bl	HAL_ADC_Init
 218              	.LVL4:
 219              		.loc 1 106 6 discriminator 1 view .LVU83
 220 003c 68B9     		cbnz	r0, .L26
 221              	.L17:
 107:Core/Src/adc.c ****   {
 108:Core/Src/adc.c ****     Error_Handler();
 109:Core/Src/adc.c ****   }
 110:Core/Src/adc.c **** 
 111:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 112:Core/Src/adc.c ****   */
 113:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_15;
 222              		.loc 1 113 3 is_stmt 1 view .LVU84
 114:Core/Src/adc.c ****   sConfig.Rank = 1;
 223              		.loc 1 114 3 view .LVU85
 113:Core/Src/adc.c ****   sConfig.Rank = 1;
 224              		.loc 1 113 19 is_stmt 0 view .LVU86
 225 003e 9FED0E7B 		vldr.64	d7, .L28+8	@ int
 115:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 226              		.loc 1 115 24 view .LVU87
 227 0042 0023     		movs	r3, #0
 116:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 228              		.loc 1 116 7 view .LVU88
 229 0044 0E48     		ldr	r0, .L28+16
 115:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 230              		.loc 1 115 24 view .LVU89
 231 0046 0293     		str	r3, [sp, #8]
 232              		.loc 1 116 7 view .LVU90
 233 0048 6946     		mov	r1, sp
 113:Core/Src/adc.c ****   sConfig.Rank = 1;
 234              		.loc 1 113 19 view .LVU91
 235 004a 8DED007B 		vstr.64	d7, [sp]	@ int
 115:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 8


 236              		.loc 1 115 3 is_stmt 1 view .LVU92
 237              		.loc 1 116 3 view .LVU93
 238              		.loc 1 116 7 is_stmt 0 view .LVU94
 239 004e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 240              	.LVL5:
 241              		.loc 1 116 6 discriminator 1 view .LVU95
 242 0052 28B9     		cbnz	r0, .L27
 117:Core/Src/adc.c ****   {
 118:Core/Src/adc.c ****     Error_Handler();
 119:Core/Src/adc.c ****   }
 120:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_Init 2 */
 121:Core/Src/adc.c **** 
 122:Core/Src/adc.c ****   /* USER CODE END ADC2_Init 2 */
 123:Core/Src/adc.c **** 
 124:Core/Src/adc.c **** }
 243              		.loc 1 124 1 view .LVU96
 244 0054 05B0     		add	sp, sp, #20
 245              		.cfi_remember_state
 246              		.cfi_def_cfa_offset 4
 247              		@ sp needed
 248 0056 5DF804FB 		ldr	pc, [sp], #4
 249              	.L26:
 250              		.cfi_restore_state
 108:Core/Src/adc.c ****   }
 251              		.loc 1 108 5 is_stmt 1 view .LVU97
 252 005a FFF7FEFF 		bl	Error_Handler
 253              	.LVL6:
 254 005e EEE7     		b	.L17
 255              	.L27:
 118:Core/Src/adc.c ****   }
 256              		.loc 1 118 5 view .LVU98
 257 0060 FFF7FEFF 		bl	Error_Handler
 258              	.LVL7:
 259              		.loc 1 124 1 is_stmt 0 view .LVU99
 260 0064 05B0     		add	sp, sp, #20
 261              		.cfi_def_cfa_offset 4
 262              		@ sp needed
 263 0066 5DF804FB 		ldr	pc, [sp], #4
 264              	.L29:
 265 006a 00BFAFF3 		.align	3
 265      0080
 266              	.L28:
 267 0070 0100000F 		.word	251658241
 268 0074 00000000 		.word	0
 269 0078 0F000000 		.word	15
 270 007c 01000000 		.word	1
 271 0080 00000000 		.word	hadc2
 272 0084 00210140 		.word	1073815808
 273              		.cfi_endproc
 274              	.LFE243:
 276              		.section	.text.MX_ADC3_Init,"ax",%progbits
 277              		.align	1
 278              		.p2align 2,,3
 279              		.global	MX_ADC3_Init
 280              		.syntax unified
 281              		.thumb
 282              		.thumb_func
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 9


 284              	MX_ADC3_Init:
 285              	.LFB244:
 125:Core/Src/adc.c **** /* ADC3 init function */
 126:Core/Src/adc.c **** void MX_ADC3_Init(void)
 127:Core/Src/adc.c **** {
 286              		.loc 1 127 1 is_stmt 1 view -0
 287              		.cfi_startproc
 288              		@ args = 0, pretend = 0, frame = 16
 289              		@ frame_needed = 0, uses_anonymous_args = 0
 128:Core/Src/adc.c **** 
 129:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_Init 0 */
 130:Core/Src/adc.c **** 
 131:Core/Src/adc.c ****   /* USER CODE END ADC3_Init 0 */
 132:Core/Src/adc.c **** 
 133:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 290              		.loc 1 133 3 view .LVU101
 127:Core/Src/adc.c **** 
 291              		.loc 1 127 1 is_stmt 0 view .LVU102
 292 0000 00B5     		push	{lr}
 293              		.cfi_def_cfa_offset 4
 294              		.cfi_offset 14, -4
 134:Core/Src/adc.c **** 
 135:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_Init 1 */
 136:Core/Src/adc.c **** 
 137:Core/Src/adc.c ****   /* USER CODE END ADC3_Init 1 */
 138:Core/Src/adc.c **** 
 139:Core/Src/adc.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 140:Core/Src/adc.c ****   */
 141:Core/Src/adc.c ****   hadc3.Instance = ADC3;
 295              		.loc 1 141 18 view .LVU103
 296 0002 1F48     		ldr	r0, .L42+16
 297 0004 1F49     		ldr	r1, .L42+20
 142:Core/Src/adc.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 143:Core/Src/adc.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 144:Core/Src/adc.c ****   hadc3.Init.ScanConvMode = DISABLE;
 145:Core/Src/adc.c ****   hadc3.Init.ContinuousConvMode = DISABLE;
 146:Core/Src/adc.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 147:Core/Src/adc.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 148:Core/Src/adc.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 298              		.loc 1 148 31 view .LVU104
 299 0006 9FED1A7B 		vldr.64	d7, .L42	@ int
 142:Core/Src/adc.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 300              		.loc 1 142 29 view .LVU105
 301 000a 4FF48032 		mov	r2, #65536
 127:Core/Src/adc.c **** 
 302              		.loc 1 127 1 view .LVU106
 303 000e 85B0     		sub	sp, sp, #20
 304              		.cfi_def_cfa_offset 24
 133:Core/Src/adc.c **** 
 305              		.loc 1 133 26 view .LVU107
 306 0010 0023     		movs	r3, #0
 142:Core/Src/adc.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 307              		.loc 1 142 29 view .LVU108
 308 0012 C0E90012 		strd	r1, r2, [r0]
 149:Core/Src/adc.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 150:Core/Src/adc.c ****   hadc3.Init.NbrOfConversion = 1;
 309              		.loc 1 150 30 view .LVU109
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 10


 310 0016 0122     		movs	r2, #1
 133:Core/Src/adc.c **** 
 311              		.loc 1 133 26 view .LVU110
 312 0018 CDE90033 		strd	r3, r3, [sp]
 313 001c CDE90233 		strd	r3, r3, [sp, #8]
 141:Core/Src/adc.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 314              		.loc 1 141 3 is_stmt 1 view .LVU111
 143:Core/Src/adc.c ****   hadc3.Init.ScanConvMode = DISABLE;
 315              		.loc 1 143 3 view .LVU112
 148:Core/Src/adc.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 316              		.loc 1 148 31 is_stmt 0 view .LVU113
 317 0020 80ED0A7B 		vstr.64	d7, [r0, #40]	@ int
 143:Core/Src/adc.c ****   hadc3.Init.ScanConvMode = DISABLE;
 318              		.loc 1 143 25 view .LVU114
 319 0024 8360     		str	r3, [r0, #8]
 144:Core/Src/adc.c ****   hadc3.Init.ContinuousConvMode = DISABLE;
 320              		.loc 1 144 3 is_stmt 1 view .LVU115
 144:Core/Src/adc.c ****   hadc3.Init.ContinuousConvMode = DISABLE;
 321              		.loc 1 144 27 is_stmt 0 view .LVU116
 322 0026 0361     		str	r3, [r0, #16]
 145:Core/Src/adc.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 323              		.loc 1 145 3 is_stmt 1 view .LVU117
 145:Core/Src/adc.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 324              		.loc 1 145 33 is_stmt 0 view .LVU118
 325 0028 0376     		strb	r3, [r0, #24]
 146:Core/Src/adc.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 326              		.loc 1 146 3 is_stmt 1 view .LVU119
 146:Core/Src/adc.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 327              		.loc 1 146 36 is_stmt 0 view .LVU120
 328 002a 80F82030 		strb	r3, [r0, #32]
 147:Core/Src/adc.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 329              		.loc 1 147 3 is_stmt 1 view .LVU121
 148:Core/Src/adc.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 330              		.loc 1 148 3 view .LVU122
 149:Core/Src/adc.c ****   hadc3.Init.NbrOfConversion = 1;
 331              		.loc 1 149 3 view .LVU123
 149:Core/Src/adc.c ****   hadc3.Init.NbrOfConversion = 1;
 332              		.loc 1 149 24 is_stmt 0 view .LVU124
 333 002e C360     		str	r3, [r0, #12]
 334              		.loc 1 150 3 is_stmt 1 view .LVU125
 335              		.loc 1 150 30 is_stmt 0 view .LVU126
 336 0030 C261     		str	r2, [r0, #28]
 151:Core/Src/adc.c ****   hadc3.Init.DMAContinuousRequests = DISABLE;
 337              		.loc 1 151 3 is_stmt 1 view .LVU127
 338              		.loc 1 151 36 is_stmt 0 view .LVU128
 339 0032 80F83030 		strb	r3, [r0, #48]
 152:Core/Src/adc.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 340              		.loc 1 152 3 is_stmt 1 view .LVU129
 341              		.loc 1 152 27 is_stmt 0 view .LVU130
 342 0036 4261     		str	r2, [r0, #20]
 153:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 343              		.loc 1 153 3 is_stmt 1 view .LVU131
 344              		.loc 1 153 7 is_stmt 0 view .LVU132
 345 0038 FFF7FEFF 		bl	HAL_ADC_Init
 346              	.LVL8:
 347              		.loc 1 153 6 discriminator 1 view .LVU133
 348 003c 68B9     		cbnz	r0, .L40
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 11


 349              	.L31:
 154:Core/Src/adc.c ****   {
 155:Core/Src/adc.c ****     Error_Handler();
 156:Core/Src/adc.c ****   }
 157:Core/Src/adc.c **** 
 158:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 159:Core/Src/adc.c ****   */
 160:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_12;
 350              		.loc 1 160 3 is_stmt 1 view .LVU134
 161:Core/Src/adc.c ****   sConfig.Rank = 1;
 351              		.loc 1 161 3 view .LVU135
 160:Core/Src/adc.c ****   sConfig.Rank = 1;
 352              		.loc 1 160 19 is_stmt 0 view .LVU136
 353 003e 9FED0E7B 		vldr.64	d7, .L42+8	@ int
 162:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 354              		.loc 1 162 24 view .LVU137
 355 0042 0023     		movs	r3, #0
 163:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 356              		.loc 1 163 7 view .LVU138
 357 0044 0E48     		ldr	r0, .L42+16
 162:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 358              		.loc 1 162 24 view .LVU139
 359 0046 0293     		str	r3, [sp, #8]
 360              		.loc 1 163 7 view .LVU140
 361 0048 6946     		mov	r1, sp
 160:Core/Src/adc.c ****   sConfig.Rank = 1;
 362              		.loc 1 160 19 view .LVU141
 363 004a 8DED007B 		vstr.64	d7, [sp]	@ int
 162:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 364              		.loc 1 162 3 is_stmt 1 view .LVU142
 365              		.loc 1 163 3 view .LVU143
 366              		.loc 1 163 7 is_stmt 0 view .LVU144
 367 004e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 368              	.LVL9:
 369              		.loc 1 163 6 discriminator 1 view .LVU145
 370 0052 28B9     		cbnz	r0, .L41
 164:Core/Src/adc.c ****   {
 165:Core/Src/adc.c ****     Error_Handler();
 166:Core/Src/adc.c ****   }
 167:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_Init 2 */
 168:Core/Src/adc.c **** 
 169:Core/Src/adc.c ****   /* USER CODE END ADC3_Init 2 */
 170:Core/Src/adc.c **** 
 171:Core/Src/adc.c **** }
 371              		.loc 1 171 1 view .LVU146
 372 0054 05B0     		add	sp, sp, #20
 373              		.cfi_remember_state
 374              		.cfi_def_cfa_offset 4
 375              		@ sp needed
 376 0056 5DF804FB 		ldr	pc, [sp], #4
 377              	.L40:
 378              		.cfi_restore_state
 155:Core/Src/adc.c ****   }
 379              		.loc 1 155 5 is_stmt 1 view .LVU147
 380 005a FFF7FEFF 		bl	Error_Handler
 381              	.LVL10:
 382 005e EEE7     		b	.L31
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 12


 383              	.L41:
 165:Core/Src/adc.c ****   }
 384              		.loc 1 165 5 view .LVU148
 385 0060 FFF7FEFF 		bl	Error_Handler
 386              	.LVL11:
 387              		.loc 1 171 1 is_stmt 0 view .LVU149
 388 0064 05B0     		add	sp, sp, #20
 389              		.cfi_def_cfa_offset 4
 390              		@ sp needed
 391 0066 5DF804FB 		ldr	pc, [sp], #4
 392              	.L43:
 393 006a 00BFAFF3 		.align	3
 393      0080
 394              	.L42:
 395 0070 0100000F 		.word	251658241
 396 0074 00000000 		.word	0
 397 0078 0C000000 		.word	12
 398 007c 01000000 		.word	1
 399 0080 00000000 		.word	hadc3
 400 0084 00220140 		.word	1073816064
 401              		.cfi_endproc
 402              	.LFE244:
 404              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 405              		.align	1
 406              		.p2align 2,,3
 407              		.global	HAL_ADC_MspInit
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 412              	HAL_ADC_MspInit:
 413              	.LVL12:
 414              	.LFB245:
 172:Core/Src/adc.c **** 
 173:Core/Src/adc.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
 174:Core/Src/adc.c **** {
 415              		.loc 1 174 1 is_stmt 1 view -0
 416              		.cfi_startproc
 417              		@ args = 0, pretend = 0, frame = 48
 418              		@ frame_needed = 0, uses_anonymous_args = 0
 175:Core/Src/adc.c **** 
 176:Core/Src/adc.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 419              		.loc 1 176 3 view .LVU151
 174:Core/Src/adc.c **** 
 420              		.loc 1 174 1 is_stmt 0 view .LVU152
 421 0000 00B5     		push	{lr}
 422              		.cfi_def_cfa_offset 4
 423              		.cfi_offset 14, -4
 177:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 424              		.loc 1 177 15 view .LVU153
 425 0002 0268     		ldr	r2, [r0]
 426              		.loc 1 177 5 view .LVU154
 427 0004 4049     		ldr	r1, .L52+24
 174:Core/Src/adc.c **** 
 428              		.loc 1 174 1 view .LVU155
 429 0006 8DB0     		sub	sp, sp, #52
 430              		.cfi_def_cfa_offset 56
 176:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 13


 431              		.loc 1 176 20 view .LVU156
 432 0008 0023     		movs	r3, #0
 433              		.loc 1 177 5 view .LVU157
 434 000a 8A42     		cmp	r2, r1
 176:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 435              		.loc 1 176 20 view .LVU158
 436 000c CDE90633 		strd	r3, r3, [sp, #24]
 437 0010 CDE90833 		strd	r3, r3, [sp, #32]
 438 0014 0A93     		str	r3, [sp, #40]
 439              		.loc 1 177 3 is_stmt 1 view .LVU159
 440              		.loc 1 177 5 is_stmt 0 view .LVU160
 441 0016 08D0     		beq	.L49
 178:Core/Src/adc.c ****   {
 179:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
 180:Core/Src/adc.c **** 
 181:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 0 */
 182:Core/Src/adc.c ****     /* ADC1 clock enable */
 183:Core/Src/adc.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 184:Core/Src/adc.c **** 
 185:Core/Src/adc.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 186:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 187:Core/Src/adc.c ****     PC4     ------> ADC1_IN14
 188:Core/Src/adc.c ****     */
 189:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 190:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 191:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 192:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 193:Core/Src/adc.c **** 
 194:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 195:Core/Src/adc.c **** 
 196:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 1 */
 197:Core/Src/adc.c ****   }
 198:Core/Src/adc.c ****   else if(adcHandle->Instance==ADC2)
 442              		.loc 1 198 8 is_stmt 1 view .LVU161
 443              		.loc 1 198 10 is_stmt 0 view .LVU162
 444 0018 3C49     		ldr	r1, .L52+28
 445 001a 8A42     		cmp	r2, r1
 446 001c 25D0     		beq	.L50
 199:Core/Src/adc.c ****   {
 200:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_MspInit 0 */
 201:Core/Src/adc.c **** 
 202:Core/Src/adc.c ****   /* USER CODE END ADC2_MspInit 0 */
 203:Core/Src/adc.c ****     /* ADC2 clock enable */
 204:Core/Src/adc.c ****     __HAL_RCC_ADC2_CLK_ENABLE();
 205:Core/Src/adc.c **** 
 206:Core/Src/adc.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 207:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 208:Core/Src/adc.c ****     PC5     ------> ADC2_IN15
 209:Core/Src/adc.c ****     */
 210:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 211:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 212:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 213:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 214:Core/Src/adc.c **** 
 215:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_MspInit 1 */
 216:Core/Src/adc.c **** 
 217:Core/Src/adc.c ****   /* USER CODE END ADC2_MspInit 1 */
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 14


 218:Core/Src/adc.c ****   }
 219:Core/Src/adc.c ****   else if(adcHandle->Instance==ADC3)
 447              		.loc 1 219 8 is_stmt 1 view .LVU163
 448              		.loc 1 219 10 is_stmt 0 view .LVU164
 449 001e 3C49     		ldr	r1, .L52+32
 450 0020 8A42     		cmp	r2, r1
 451 0022 42D0     		beq	.L51
 220:Core/Src/adc.c ****   {
 221:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_MspInit 0 */
 222:Core/Src/adc.c **** 
 223:Core/Src/adc.c ****   /* USER CODE END ADC3_MspInit 0 */
 224:Core/Src/adc.c ****     /* ADC3 clock enable */
 225:Core/Src/adc.c ****     __HAL_RCC_ADC3_CLK_ENABLE();
 226:Core/Src/adc.c **** 
 227:Core/Src/adc.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 228:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 229:Core/Src/adc.c ****     PC2     ------> ADC3_IN12
 230:Core/Src/adc.c ****     */
 231:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 232:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 233:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 234:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 235:Core/Src/adc.c **** 
 236:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 237:Core/Src/adc.c **** 
 238:Core/Src/adc.c ****   /* USER CODE END ADC3_MspInit 1 */
 239:Core/Src/adc.c ****   }
 240:Core/Src/adc.c **** }
 452              		.loc 1 240 1 view .LVU165
 453 0024 0DB0     		add	sp, sp, #52
 454              		.cfi_remember_state
 455              		.cfi_def_cfa_offset 4
 456              		@ sp needed
 457 0026 5DF804FB 		ldr	pc, [sp], #4
 458              	.L49:
 459              		.cfi_restore_state
 183:Core/Src/adc.c **** 
 460              		.loc 1 183 5 is_stmt 1 view .LVU166
 461              	.LBB2:
 183:Core/Src/adc.c **** 
 462              		.loc 1 183 5 view .LVU167
 463 002a 3A4A     		ldr	r2, .L52+36
 464 002c 0093     		str	r3, [sp]
 183:Core/Src/adc.c **** 
 465              		.loc 1 183 5 view .LVU168
 466 002e 506C     		ldr	r0, [r2, #68]
 467              	.LVL13:
 183:Core/Src/adc.c **** 
 468              		.loc 1 183 5 is_stmt 0 view .LVU169
 469 0030 40F48070 		orr	r0, r0, #256
 470 0034 5064     		str	r0, [r2, #68]
 183:Core/Src/adc.c **** 
 471              		.loc 1 183 5 is_stmt 1 view .LVU170
 472 0036 506C     		ldr	r0, [r2, #68]
 473 0038 00F48070 		and	r0, r0, #256
 474 003c 0090     		str	r0, [sp]
 183:Core/Src/adc.c **** 
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 15


 475              		.loc 1 183 5 view .LVU171
 476 003e 0098     		ldr	r0, [sp]
 477              	.LBE2:
 183:Core/Src/adc.c **** 
 478              		.loc 1 183 5 view .LVU172
 185:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 479              		.loc 1 185 5 view .LVU173
 480              	.LBB3:
 185:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 481              		.loc 1 185 5 view .LVU174
 482 0040 0193     		str	r3, [sp, #4]
 185:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 483              		.loc 1 185 5 view .LVU175
 484 0042 136B     		ldr	r3, [r2, #48]
 485              	.LBE3:
 192:Core/Src/adc.c **** 
 486              		.loc 1 192 5 is_stmt 0 view .LVU176
 487 0044 3448     		ldr	r0, .L52+40
 488              	.LBB4:
 185:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 489              		.loc 1 185 5 view .LVU177
 490 0046 43F00403 		orr	r3, r3, #4
 491 004a 1363     		str	r3, [r2, #48]
 185:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 492              		.loc 1 185 5 is_stmt 1 view .LVU178
 493 004c 136B     		ldr	r3, [r2, #48]
 494              	.LBE4:
 189:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 495              		.loc 1 189 25 is_stmt 0 view .LVU179
 496 004e 9FED287B 		vldr.64	d7, .L52	@ int
 497              	.LBB5:
 185:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 498              		.loc 1 185 5 view .LVU180
 499 0052 03F00403 		and	r3, r3, #4
 500 0056 0193     		str	r3, [sp, #4]
 185:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 501              		.loc 1 185 5 is_stmt 1 view .LVU181
 502              	.LBE5:
 192:Core/Src/adc.c **** 
 503              		.loc 1 192 5 is_stmt 0 view .LVU182
 504 0058 06A9     		add	r1, sp, #24
 189:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 505              		.loc 1 189 25 view .LVU183
 506 005a 8DED067B 		vstr.64	d7, [sp, #24]	@ int
 507              	.LBB6:
 185:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 508              		.loc 1 185 5 view .LVU184
 509 005e 019B     		ldr	r3, [sp, #4]
 510              	.LBE6:
 185:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 511              		.loc 1 185 5 is_stmt 1 view .LVU185
 189:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 512              		.loc 1 189 5 view .LVU186
 190:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 513              		.loc 1 190 5 view .LVU187
 191:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 514              		.loc 1 191 5 view .LVU188
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 16


 192:Core/Src/adc.c **** 
 515              		.loc 1 192 5 view .LVU189
 516 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 517              	.LVL14:
 518              		.loc 1 240 1 is_stmt 0 view .LVU190
 519 0064 0DB0     		add	sp, sp, #52
 520              		.cfi_remember_state
 521              		.cfi_def_cfa_offset 4
 522              		@ sp needed
 523 0066 5DF804FB 		ldr	pc, [sp], #4
 524              	.LVL15:
 525              	.L50:
 526              		.cfi_restore_state
 204:Core/Src/adc.c **** 
 527              		.loc 1 204 5 is_stmt 1 view .LVU191
 528              	.LBB7:
 204:Core/Src/adc.c **** 
 529              		.loc 1 204 5 view .LVU192
 530 006a 2A4A     		ldr	r2, .L52+36
 531 006c 0293     		str	r3, [sp, #8]
 204:Core/Src/adc.c **** 
 532              		.loc 1 204 5 view .LVU193
 533 006e 506C     		ldr	r0, [r2, #68]
 534              	.LVL16:
 204:Core/Src/adc.c **** 
 535              		.loc 1 204 5 is_stmt 0 view .LVU194
 536 0070 40F40070 		orr	r0, r0, #512
 537 0074 5064     		str	r0, [r2, #68]
 204:Core/Src/adc.c **** 
 538              		.loc 1 204 5 is_stmt 1 view .LVU195
 539 0076 506C     		ldr	r0, [r2, #68]
 540 0078 00F40070 		and	r0, r0, #512
 541 007c 0290     		str	r0, [sp, #8]
 204:Core/Src/adc.c **** 
 542              		.loc 1 204 5 view .LVU196
 543 007e 0298     		ldr	r0, [sp, #8]
 544              	.LBE7:
 204:Core/Src/adc.c **** 
 545              		.loc 1 204 5 view .LVU197
 206:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 546              		.loc 1 206 5 view .LVU198
 547              	.LBB8:
 206:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 548              		.loc 1 206 5 view .LVU199
 549 0080 0393     		str	r3, [sp, #12]
 206:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 550              		.loc 1 206 5 view .LVU200
 551 0082 136B     		ldr	r3, [r2, #48]
 552              	.LBE8:
 213:Core/Src/adc.c **** 
 553              		.loc 1 213 5 is_stmt 0 view .LVU201
 554 0084 2448     		ldr	r0, .L52+40
 555              	.LBB9:
 206:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 556              		.loc 1 206 5 view .LVU202
 557 0086 43F00403 		orr	r3, r3, #4
 558 008a 1363     		str	r3, [r2, #48]
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 17


 206:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 559              		.loc 1 206 5 is_stmt 1 view .LVU203
 560 008c 136B     		ldr	r3, [r2, #48]
 561              	.LBE9:
 210:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 562              		.loc 1 210 25 is_stmt 0 view .LVU204
 563 008e 9FED1A7B 		vldr.64	d7, .L52+8	@ int
 564              	.LBB10:
 206:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 565              		.loc 1 206 5 view .LVU205
 566 0092 03F00403 		and	r3, r3, #4
 567 0096 0393     		str	r3, [sp, #12]
 206:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 568              		.loc 1 206 5 is_stmt 1 view .LVU206
 569              	.LBE10:
 213:Core/Src/adc.c **** 
 570              		.loc 1 213 5 is_stmt 0 view .LVU207
 571 0098 06A9     		add	r1, sp, #24
 210:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 572              		.loc 1 210 25 view .LVU208
 573 009a 8DED067B 		vstr.64	d7, [sp, #24]	@ int
 574              	.LBB11:
 206:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 575              		.loc 1 206 5 view .LVU209
 576 009e 039B     		ldr	r3, [sp, #12]
 577              	.LBE11:
 206:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 578              		.loc 1 206 5 is_stmt 1 view .LVU210
 210:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 579              		.loc 1 210 5 view .LVU211
 211:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 580              		.loc 1 211 5 view .LVU212
 212:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 581              		.loc 1 212 5 view .LVU213
 213:Core/Src/adc.c **** 
 582              		.loc 1 213 5 view .LVU214
 583 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 584              	.LVL17:
 585              		.loc 1 240 1 is_stmt 0 view .LVU215
 586 00a4 0DB0     		add	sp, sp, #52
 587              		.cfi_remember_state
 588              		.cfi_def_cfa_offset 4
 589              		@ sp needed
 590 00a6 5DF804FB 		ldr	pc, [sp], #4
 591              	.LVL18:
 592              	.L51:
 593              		.cfi_restore_state
 225:Core/Src/adc.c **** 
 594              		.loc 1 225 5 is_stmt 1 view .LVU216
 595              	.LBB12:
 225:Core/Src/adc.c **** 
 596              		.loc 1 225 5 view .LVU217
 597 00aa 1A4A     		ldr	r2, .L52+36
 598 00ac 0493     		str	r3, [sp, #16]
 225:Core/Src/adc.c **** 
 599              		.loc 1 225 5 view .LVU218
 600 00ae 506C     		ldr	r0, [r2, #68]
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 18


 601              	.LVL19:
 225:Core/Src/adc.c **** 
 602              		.loc 1 225 5 is_stmt 0 view .LVU219
 603 00b0 40F48060 		orr	r0, r0, #1024
 604 00b4 5064     		str	r0, [r2, #68]
 225:Core/Src/adc.c **** 
 605              		.loc 1 225 5 is_stmt 1 view .LVU220
 606 00b6 506C     		ldr	r0, [r2, #68]
 607 00b8 00F48060 		and	r0, r0, #1024
 608 00bc 0490     		str	r0, [sp, #16]
 225:Core/Src/adc.c **** 
 609              		.loc 1 225 5 view .LVU221
 610 00be 0498     		ldr	r0, [sp, #16]
 611              	.LBE12:
 225:Core/Src/adc.c **** 
 612              		.loc 1 225 5 view .LVU222
 227:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 613              		.loc 1 227 5 view .LVU223
 614              	.LBB13:
 227:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 615              		.loc 1 227 5 view .LVU224
 616 00c0 0593     		str	r3, [sp, #20]
 227:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 617              		.loc 1 227 5 view .LVU225
 618 00c2 136B     		ldr	r3, [r2, #48]
 619              	.LBE13:
 234:Core/Src/adc.c **** 
 620              		.loc 1 234 5 is_stmt 0 view .LVU226
 621 00c4 1448     		ldr	r0, .L52+40
 622              	.LBB14:
 227:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 623              		.loc 1 227 5 view .LVU227
 624 00c6 43F00403 		orr	r3, r3, #4
 625 00ca 1363     		str	r3, [r2, #48]
 227:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 626              		.loc 1 227 5 is_stmt 1 view .LVU228
 627 00cc 136B     		ldr	r3, [r2, #48]
 628              	.LBE14:
 231:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 629              		.loc 1 231 25 is_stmt 0 view .LVU229
 630 00ce 9FED0C7B 		vldr.64	d7, .L52+16	@ int
 631              	.LBB15:
 227:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 632              		.loc 1 227 5 view .LVU230
 633 00d2 03F00403 		and	r3, r3, #4
 634 00d6 0593     		str	r3, [sp, #20]
 227:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 635              		.loc 1 227 5 is_stmt 1 view .LVU231
 636              	.LBE15:
 234:Core/Src/adc.c **** 
 637              		.loc 1 234 5 is_stmt 0 view .LVU232
 638 00d8 06A9     		add	r1, sp, #24
 231:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 639              		.loc 1 231 25 view .LVU233
 640 00da 8DED067B 		vstr.64	d7, [sp, #24]	@ int
 641              	.LBB16:
 227:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 19


 642              		.loc 1 227 5 view .LVU234
 643 00de 059B     		ldr	r3, [sp, #20]
 644              	.LBE16:
 227:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 645              		.loc 1 227 5 is_stmt 1 view .LVU235
 231:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 646              		.loc 1 231 5 view .LVU236
 232:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 647              		.loc 1 232 5 view .LVU237
 233:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 648              		.loc 1 233 5 view .LVU238
 234:Core/Src/adc.c **** 
 649              		.loc 1 234 5 view .LVU239
 650 00e0 FFF7FEFF 		bl	HAL_GPIO_Init
 651              	.LVL20:
 652              		.loc 1 240 1 is_stmt 0 view .LVU240
 653 00e4 0DB0     		add	sp, sp, #52
 654              		.cfi_def_cfa_offset 4
 655              		@ sp needed
 656 00e6 5DF804FB 		ldr	pc, [sp], #4
 657              	.L53:
 658 00ea 00BFAFF3 		.align	3
 658      0080
 659              	.L52:
 660 00f0 10000000 		.word	16
 661 00f4 03000000 		.word	3
 662 00f8 20000000 		.word	32
 663 00fc 03000000 		.word	3
 664 0100 04000000 		.word	4
 665 0104 03000000 		.word	3
 666 0108 00200140 		.word	1073815552
 667 010c 00210140 		.word	1073815808
 668 0110 00220140 		.word	1073816064
 669 0114 00380240 		.word	1073887232
 670 0118 00080240 		.word	1073874944
 671              		.cfi_endproc
 672              	.LFE245:
 674              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 675              		.align	1
 676              		.p2align 2,,3
 677              		.global	HAL_ADC_MspDeInit
 678              		.syntax unified
 679              		.thumb
 680              		.thumb_func
 682              	HAL_ADC_MspDeInit:
 683              	.LVL21:
 684              	.LFB246:
 241:Core/Src/adc.c **** 
 242:Core/Src/adc.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
 243:Core/Src/adc.c **** {
 685              		.loc 1 243 1 is_stmt 1 view -0
 686              		.cfi_startproc
 687              		@ args = 0, pretend = 0, frame = 0
 688              		@ frame_needed = 0, uses_anonymous_args = 0
 689              		@ link register save eliminated.
 244:Core/Src/adc.c **** 
 245:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 20


 690              		.loc 1 245 3 view .LVU242
 691              		.loc 1 245 5 is_stmt 0 view .LVU243
 692 0000 134A     		ldr	r2, .L61
 693              		.loc 1 245 15 view .LVU244
 694 0002 0368     		ldr	r3, [r0]
 695              		.loc 1 245 5 view .LVU245
 696 0004 9342     		cmp	r3, r2
 697 0006 06D0     		beq	.L58
 246:Core/Src/adc.c ****   {
 247:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 248:Core/Src/adc.c **** 
 249:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 250:Core/Src/adc.c ****     /* Peripheral clock disable */
 251:Core/Src/adc.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 252:Core/Src/adc.c **** 
 253:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 254:Core/Src/adc.c ****     PC4     ------> ADC1_IN14
 255:Core/Src/adc.c ****     */
 256:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_4);
 257:Core/Src/adc.c **** 
 258:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 259:Core/Src/adc.c **** 
 260:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 261:Core/Src/adc.c ****   }
 262:Core/Src/adc.c ****   else if(adcHandle->Instance==ADC2)
 698              		.loc 1 262 8 is_stmt 1 view .LVU246
 699              		.loc 1 262 10 is_stmt 0 view .LVU247
 700 0008 124A     		ldr	r2, .L61+4
 701 000a 9342     		cmp	r3, r2
 702 000c 0DD0     		beq	.L59
 263:Core/Src/adc.c ****   {
 264:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_MspDeInit 0 */
 265:Core/Src/adc.c **** 
 266:Core/Src/adc.c ****   /* USER CODE END ADC2_MspDeInit 0 */
 267:Core/Src/adc.c ****     /* Peripheral clock disable */
 268:Core/Src/adc.c ****     __HAL_RCC_ADC2_CLK_DISABLE();
 269:Core/Src/adc.c **** 
 270:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 271:Core/Src/adc.c ****     PC5     ------> ADC2_IN15
 272:Core/Src/adc.c ****     */
 273:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_5);
 274:Core/Src/adc.c **** 
 275:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_MspDeInit 1 */
 276:Core/Src/adc.c **** 
 277:Core/Src/adc.c ****   /* USER CODE END ADC2_MspDeInit 1 */
 278:Core/Src/adc.c ****   }
 279:Core/Src/adc.c ****   else if(adcHandle->Instance==ADC3)
 703              		.loc 1 279 8 is_stmt 1 view .LVU248
 704              		.loc 1 279 10 is_stmt 0 view .LVU249
 705 000e 124A     		ldr	r2, .L61+8
 706 0010 9342     		cmp	r3, r2
 707 0012 13D0     		beq	.L60
 280:Core/Src/adc.c ****   {
 281:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_MspDeInit 0 */
 282:Core/Src/adc.c **** 
 283:Core/Src/adc.c ****   /* USER CODE END ADC3_MspDeInit 0 */
 284:Core/Src/adc.c ****     /* Peripheral clock disable */
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 21


 285:Core/Src/adc.c ****     __HAL_RCC_ADC3_CLK_DISABLE();
 286:Core/Src/adc.c **** 
 287:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 288:Core/Src/adc.c ****     PC2     ------> ADC3_IN12
 289:Core/Src/adc.c ****     */
 290:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_2);
 291:Core/Src/adc.c **** 
 292:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_MspDeInit 1 */
 293:Core/Src/adc.c **** 
 294:Core/Src/adc.c ****   /* USER CODE END ADC3_MspDeInit 1 */
 295:Core/Src/adc.c ****   }
 296:Core/Src/adc.c **** }
 708              		.loc 1 296 1 view .LVU250
 709 0014 7047     		bx	lr
 710              	.L58:
 251:Core/Src/adc.c **** 
 711              		.loc 1 251 5 is_stmt 1 view .LVU251
 712 0016 02F58C32 		add	r2, r2, #71680
 256:Core/Src/adc.c **** 
 713              		.loc 1 256 5 is_stmt 0 view .LVU252
 714 001a 1048     		ldr	r0, .L61+12
 715              	.LVL22:
 251:Core/Src/adc.c **** 
 716              		.loc 1 251 5 view .LVU253
 717 001c 536C     		ldr	r3, [r2, #68]
 718 001e 23F48073 		bic	r3, r3, #256
 256:Core/Src/adc.c **** 
 719              		.loc 1 256 5 view .LVU254
 720 0022 1021     		movs	r1, #16
 251:Core/Src/adc.c **** 
 721              		.loc 1 251 5 view .LVU255
 722 0024 5364     		str	r3, [r2, #68]
 256:Core/Src/adc.c **** 
 723              		.loc 1 256 5 is_stmt 1 view .LVU256
 724 0026 FFF7FEBF 		b	HAL_GPIO_DeInit
 725              	.LVL23:
 726              	.L59:
 268:Core/Src/adc.c **** 
 727              		.loc 1 268 5 view .LVU257
 728 002a 0D4A     		ldr	r2, .L61+16
 273:Core/Src/adc.c **** 
 729              		.loc 1 273 5 is_stmt 0 view .LVU258
 730 002c 0B48     		ldr	r0, .L61+12
 731              	.LVL24:
 268:Core/Src/adc.c **** 
 732              		.loc 1 268 5 view .LVU259
 733 002e 536C     		ldr	r3, [r2, #68]
 734 0030 23F40073 		bic	r3, r3, #512
 273:Core/Src/adc.c **** 
 735              		.loc 1 273 5 view .LVU260
 736 0034 2021     		movs	r1, #32
 268:Core/Src/adc.c **** 
 737              		.loc 1 268 5 view .LVU261
 738 0036 5364     		str	r3, [r2, #68]
 273:Core/Src/adc.c **** 
 739              		.loc 1 273 5 is_stmt 1 view .LVU262
 740 0038 FFF7FEBF 		b	HAL_GPIO_DeInit
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 22


 741              	.LVL25:
 742              	.L60:
 285:Core/Src/adc.c **** 
 743              		.loc 1 285 5 view .LVU263
 744 003c 02F58B32 		add	r2, r2, #71168
 290:Core/Src/adc.c **** 
 745              		.loc 1 290 5 is_stmt 0 view .LVU264
 746 0040 0648     		ldr	r0, .L61+12
 747              	.LVL26:
 285:Core/Src/adc.c **** 
 748              		.loc 1 285 5 view .LVU265
 749 0042 536C     		ldr	r3, [r2, #68]
 750 0044 23F48063 		bic	r3, r3, #1024
 290:Core/Src/adc.c **** 
 751              		.loc 1 290 5 view .LVU266
 752 0048 0421     		movs	r1, #4
 285:Core/Src/adc.c **** 
 753              		.loc 1 285 5 view .LVU267
 754 004a 5364     		str	r3, [r2, #68]
 290:Core/Src/adc.c **** 
 755              		.loc 1 290 5 is_stmt 1 view .LVU268
 756 004c FFF7FEBF 		b	HAL_GPIO_DeInit
 757              	.LVL27:
 758              	.L62:
 759              		.align	2
 760              	.L61:
 761 0050 00200140 		.word	1073815552
 762 0054 00210140 		.word	1073815808
 763 0058 00220140 		.word	1073816064
 764 005c 00080240 		.word	1073874944
 765 0060 00380240 		.word	1073887232
 766              		.cfi_endproc
 767              	.LFE246:
 769              		.global	hadc3
 770              		.section	.bss.hadc3,"aw",%nobits
 771              		.align	3
 774              	hadc3:
 775 0000 00000000 		.space	72
 775      00000000 
 775      00000000 
 775      00000000 
 775      00000000 
 776              		.global	hadc2
 777              		.section	.bss.hadc2,"aw",%nobits
 778              		.align	3
 781              	hadc2:
 782 0000 00000000 		.space	72
 782      00000000 
 782      00000000 
 782      00000000 
 782      00000000 
 783              		.global	hadc1
 784              		.section	.bss.hadc1,"aw",%nobits
 785              		.align	3
 788              	hadc1:
 789 0000 00000000 		.space	72
 789      00000000 
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 23


 789      00000000 
 789      00000000 
 789      00000000 
 790              		.text
 791              	.Letext0:
 792              		.file 2 "/Users/jr/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack
 793              		.file 3 "/Users/jr/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack
 794              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 795              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 796              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 797              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 798              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 799              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 800              		.file 10 "Core/Inc/adc.h"
 801              		.file 11 "Core/Inc/main.h"
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s 			page 24


DEFINED SYMBOLS
                            *ABS*:00000000 adc.c
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s:21     .text.MX_ADC1_Init:00000000 $t
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s:28     .text.MX_ADC1_Init:00000000 MX_ADC1_Init
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s:139    .text.MX_ADC1_Init:00000070 $d
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s:788    .bss.hadc1:00000000 hadc1
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s:149    .text.MX_ADC2_Init:00000000 $t
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s:156    .text.MX_ADC2_Init:00000000 MX_ADC2_Init
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s:267    .text.MX_ADC2_Init:00000070 $d
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s:781    .bss.hadc2:00000000 hadc2
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s:277    .text.MX_ADC3_Init:00000000 $t
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s:284    .text.MX_ADC3_Init:00000000 MX_ADC3_Init
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s:395    .text.MX_ADC3_Init:00000070 $d
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s:774    .bss.hadc3:00000000 hadc3
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s:405    .text.HAL_ADC_MspInit:00000000 $t
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s:412    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s:660    .text.HAL_ADC_MspInit:000000f0 $d
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s:675    .text.HAL_ADC_MspDeInit:00000000 $t
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s:682    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s:761    .text.HAL_ADC_MspDeInit:00000050 $d
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s:771    .bss.hadc3:00000000 $d
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s:778    .bss.hadc2:00000000 $d
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccWfeFLT.s:785    .bss.hadc1:00000000 $d

UNDEFINED SYMBOLS
HAL_ADC_Init
HAL_ADC_ConfigChannel
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
