

================================================================
== Vitis HLS Report for 'eventsToImage'
================================================================
* Date:           Mon Sep  6 14:13:50 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        EventsToImage
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.720 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    92775|    92775|  0.928 ms|  0.928 ms|  92776|  92776|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_17_1  |    16384|    16384|         1|          1|          1|  16384|       yes|
        |- VITIS_LOOP_29_2  |    60000|    60000|         4|          3|          1|  20000|       yes|
        |- VITIS_LOOP_74_3  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 3, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 3, D = 4, States = { 4 5 6 7 }
  Pipeline-2 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 8 5 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 13 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_V_data_V, i4 %input_V_keep_V, i4 %input_V_strb_V, i2 %input_V_user_V, i1 %input_V_last_V, i5 %input_V_id_V, i6 %input_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_V_data_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_V_keep_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_V_strb_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %input_V_user_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_V_last_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %input_V_id_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_V_dest_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_V_data_V, i4 %output_V_keep_V, i4 %output_V_strb_V, i2 %output_V_user_V, i1 %output_V_last_V, i5 %output_V_id_V, i6 %output_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_V_data_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_V_keep_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_V_strb_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %output_V_user_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_V_last_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %output_V_id_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %output_V_dest_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_events"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_events, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_events, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%num_events_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %num_events"   --->   Operation 34 'read' 'num_events_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%br_ln17 = br void" [EventsToImage/eventsToImage.cpp:17]   --->   Operation 35 'br' 'br_ln17' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%i = phi i15 %add_ln17, void %.split4, i15 0, void" [EventsToImage/eventsToImage.cpp:17]   --->   Operation 36 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.94ns)   --->   "%add_ln17 = add i15 %i, i15 1" [EventsToImage/eventsToImage.cpp:17]   --->   Operation 37 'add' 'add_ln17' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.31ns)   --->   "%icmp_ln17 = icmp_eq  i15 %i, i15 16384" [EventsToImage/eventsToImage.cpp:17]   --->   Operation 38 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %.split4, void %.preheader11.preheader" [EventsToImage/eventsToImage.cpp:17]   --->   Operation 40 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i15 %i" [EventsToImage/eventsToImage.cpp:17]   --->   Operation 41 'zext' 'zext_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [EventsToImage/eventsToImage.cpp:17]   --->   Operation 42 'specpipeline' 'specpipeline_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [EventsToImage/eventsToImage.cpp:17]   --->   Operation 43 'specloopname' 'specloopname_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%img_addr = getelementptr i8 %img, i64 0, i64 %zext_ln17" [EventsToImage/eventsToImage.cpp:21]   --->   Operation 44 'getelementptr' 'img_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.25ns)   --->   "%store_ln21 = store i8 127, i14 %img_addr" [EventsToImage/eventsToImage.cpp:21]   --->   Operation 45 'store' 'store_ln21' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%br_ln29 = br void %.preheader11" [EventsToImage/eventsToImage.cpp:29]   --->   Operation 47 'br' 'br_ln29' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 2.47>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%i_1 = phi i15 %add_ln29, void %._crit_edge1, i15 0, void %.preheader11.preheader" [EventsToImage/eventsToImage.cpp:29]   --->   Operation 48 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.94ns)   --->   "%add_ln29 = add i15 %i_1, i15 1" [EventsToImage/eventsToImage.cpp:29]   --->   Operation 49 'add' 'add_ln29' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (2.31ns)   --->   "%icmp_ln29 = icmp_eq  i15 %i_1, i15 20000" [EventsToImage/eventsToImage.cpp:29]   --->   Operation 50 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20000, i64 20000, i64 20000"   --->   Operation 51 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.split2, void %.preheader.preheader" [EventsToImage/eventsToImage.cpp:29]   --->   Operation 52 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i15 %i_1" [EventsToImage/eventsToImage.cpp:29]   --->   Operation 53 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_14 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %input_V_data_V, i4 %input_V_keep_V, i4 %input_V_strb_V, i2 %input_V_user_V, i1 %input_V_last_V, i5 %input_V_id_V, i6 %input_V_dest_V"   --->   Operation 54 'read' 'empty_14' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%x_data = extractvalue i54 %empty_14"   --->   Operation 55 'extractvalue' 'x_data' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %i_1, i32 14" [EventsToImage/eventsToImage.cpp:41]   --->   Operation 56 'bitselect' 'tmp' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %tmp, void, void %.split2._crit_edge" [EventsToImage/eventsToImage.cpp:41]   --->   Operation 57 'br' 'br_ln41' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln878 = icmp_ult  i32 %zext_ln29_1, i32 %num_events_read"   --->   Operation 58 'icmp' 'icmp_ln878' <Predicate = (!icmp_ln29)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln878, void %._crit_edge, void" [EventsToImage/eventsToImage.cpp:53]   --->   Operation 59 'br' 'br_ln53' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i32 %x_data" [EventsToImage/eventsToImage.cpp:54]   --->   Operation 60 'trunc' 'trunc_ln54_1' <Predicate = (!icmp_ln29 & icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.31ns)   --->   "%icmp_ln58 = icmp_eq  i15 %i_1, i15 19999" [EventsToImage/eventsToImage.cpp:58]   --->   Operation 61 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln29)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %._crit_edge1, void" [EventsToImage/eventsToImage.cpp:58]   --->   Operation 62 'br' 'br_ln58' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader11"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.81>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_15 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %input_V_data_V, i4 %input_V_keep_V, i4 %input_V_strb_V, i2 %input_V_user_V, i1 %input_V_last_V, i5 %input_V_id_V, i6 %input_V_dest_V"   --->   Operation 64 'read' 'empty_15' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%y_data = extractvalue i54 %empty_15"   --->   Operation 65 'extractvalue' 'y_data' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %y_data" [EventsToImage/eventsToImage.cpp:54]   --->   Operation 66 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln29 & icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %trunc_ln54, i7 0" [EventsToImage/eventsToImage.cpp:54]   --->   Operation 67 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln29 & icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.81ns)   --->   "%add_ln54 = add i14 %trunc_ln54_1, i14 %shl_ln" [EventsToImage/eventsToImage.cpp:54]   --->   Operation 68 'add' 'add_ln54' <Predicate = (!icmp_ln29 & icmp_ln878)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.72>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i15 %i_1" [EventsToImage/eventsToImage.cpp:29]   --->   Operation 69 'zext' 'zext_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 70 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9"   --->   Operation 71 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%empty_16 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %input_V_data_V, i4 %input_V_keep_V, i4 %input_V_strb_V, i2 %input_V_user_V, i1 %input_V_last_V, i5 %input_V_id_V, i6 %input_V_dest_V"   --->   Operation 72 'read' 'empty_16' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%p_data = extractvalue i54 %empty_16"   --->   Operation 73 'extractvalue' 'p_data' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%p_keep = extractvalue i54 %empty_16"   --->   Operation 74 'extractvalue' 'p_keep' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%p_strb = extractvalue i54 %empty_16"   --->   Operation 75 'extractvalue' 'p_strb' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%p_user = extractvalue i54 %empty_16"   --->   Operation 76 'extractvalue' 'p_user' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%p_last = extractvalue i54 %empty_16"   --->   Operation 77 'extractvalue' 'p_last' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%p_id = extractvalue i54 %empty_16"   --->   Operation 78 'extractvalue' 'p_id' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%p_dest = extractvalue i54 %empty_16"   --->   Operation 79 'extractvalue' 'p_dest' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%aux_keep_V_addr = getelementptr i4 %aux_keep_V, i64 0, i64 %zext_ln29" [EventsToImage/eventsToImage.cpp:43]   --->   Operation 80 'getelementptr' 'aux_keep_V_addr' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (3.25ns)   --->   "%store_ln43 = store i4 %p_keep, i14 %aux_keep_V_addr" [EventsToImage/eventsToImage.cpp:43]   --->   Operation 81 'store' 'store_ln43' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 16384> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%aux_strb_V_addr = getelementptr i4 %aux_strb_V, i64 0, i64 %zext_ln29" [EventsToImage/eventsToImage.cpp:44]   --->   Operation 82 'getelementptr' 'aux_strb_V_addr' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (3.25ns)   --->   "%store_ln44 = store i4 %p_strb, i14 %aux_strb_V_addr" [EventsToImage/eventsToImage.cpp:44]   --->   Operation 83 'store' 'store_ln44' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 16384> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%aux_user_V_addr = getelementptr i2 %aux_user_V, i64 0, i64 %zext_ln29" [EventsToImage/eventsToImage.cpp:45]   --->   Operation 84 'getelementptr' 'aux_user_V_addr' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (3.25ns)   --->   "%store_ln45 = store i2 %p_user, i14 %aux_user_V_addr" [EventsToImage/eventsToImage.cpp:45]   --->   Operation 85 'store' 'store_ln45' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16384> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%aux_last_V_addr = getelementptr i1 %aux_last_V, i64 0, i64 %zext_ln29" [EventsToImage/eventsToImage.cpp:46]   --->   Operation 86 'getelementptr' 'aux_last_V_addr' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (3.25ns)   --->   "%store_ln46 = store i1 %p_last, i14 %aux_last_V_addr" [EventsToImage/eventsToImage.cpp:46]   --->   Operation 87 'store' 'store_ln46' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%aux_id_V_addr = getelementptr i5 %aux_id_V, i64 0, i64 %zext_ln29" [EventsToImage/eventsToImage.cpp:47]   --->   Operation 88 'getelementptr' 'aux_id_V_addr' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (3.25ns)   --->   "%store_ln47 = store i5 %p_id, i14 %aux_id_V_addr" [EventsToImage/eventsToImage.cpp:47]   --->   Operation 89 'store' 'store_ln47' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16384> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%aux_dest_V_addr = getelementptr i6 %aux_dest_V, i64 0, i64 %zext_ln29" [EventsToImage/eventsToImage.cpp:48]   --->   Operation 90 'getelementptr' 'aux_dest_V_addr' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (3.25ns)   --->   "%store_ln48 = store i6 %p_dest, i14 %aux_dest_V_addr" [EventsToImage/eventsToImage.cpp:48]   --->   Operation 91 'store' 'store_ln48' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 16384> <RAM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln49 = br void %.split2._crit_edge" [EventsToImage/eventsToImage.cpp:49]   --->   Operation 92 'br' 'br_ln49' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (2.47ns)   --->   "%icmp_ln54 = icmp_ne  i32 %p_data, i32 0" [EventsToImage/eventsToImage.cpp:54]   --->   Operation 93 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln29 & icmp_ln878)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.99ns)   --->   "%select_ln534 = select i1 %icmp_ln54, i8 255, i8 0"   --->   Operation 94 'select' 'select_ln534' <Predicate = (!icmp_ln29 & icmp_ln878)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i14 %add_ln54" [EventsToImage/eventsToImage.cpp:54]   --->   Operation 95 'zext' 'zext_ln54' <Predicate = (!icmp_ln29 & icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%img_addr_2 = getelementptr i8 %img, i64 0, i64 %zext_ln54" [EventsToImage/eventsToImage.cpp:54]   --->   Operation 96 'getelementptr' 'img_addr_2' <Predicate = (!icmp_ln29 & icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (3.25ns)   --->   "%store_ln54 = store i8 %select_ln534, i14 %img_addr_2" [EventsToImage/eventsToImage.cpp:54]   --->   Operation 97 'store' 'store_ln54' <Predicate = (!icmp_ln29 & icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln54 = br void %._crit_edge" [EventsToImage/eventsToImage.cpp:54]   --->   Operation 98 'br' 'br_ln54' <Predicate = (!icmp_ln29 & icmp_ln878)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln59 = store i4 %p_keep, i4 16383" [EventsToImage/eventsToImage.cpp:59]   --->   Operation 99 'store' 'store_ln59' <Predicate = (icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 16384> <RAM>
ST_7 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln60 = store i4 %p_strb, i4 16383" [EventsToImage/eventsToImage.cpp:60]   --->   Operation 100 'store' 'store_ln60' <Predicate = (icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 16384> <RAM>
ST_7 : Operation 101 [1/1] (3.25ns)   --->   "%store_ln61 = store i2 %p_user, i2 16383" [EventsToImage/eventsToImage.cpp:61]   --->   Operation 101 'store' 'store_ln61' <Predicate = (icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16384> <RAM>
ST_7 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln62 = store i1 %p_last, i1 16383" [EventsToImage/eventsToImage.cpp:62]   --->   Operation 102 'store' 'store_ln62' <Predicate = (icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_7 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln63 = store i5 %p_id, i5 16383" [EventsToImage/eventsToImage.cpp:63]   --->   Operation 103 'store' 'store_ln63' <Predicate = (icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16384> <RAM>
ST_7 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln64 = store i6 %p_dest, i6 16383" [EventsToImage/eventsToImage.cpp:64]   --->   Operation 104 'store' 'store_ln64' <Predicate = (icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 16384> <RAM>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln65 = br void %._crit_edge1" [EventsToImage/eventsToImage.cpp:65]   --->   Operation 105 'br' 'br_ln65' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.58>
ST_8 : Operation 106 [1/1] (1.58ns)   --->   "%br_ln74 = br void %.preheader" [EventsToImage/eventsToImage.cpp:74]   --->   Operation 106 'br' 'br_ln74' <Predicate = true> <Delay = 1.58>

State 9 <SV = 5> <Delay = 3.25>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%i_2 = phi i15 %add_ln74, void %.split, i15 0, void %.preheader.preheader" [EventsToImage/eventsToImage.cpp:74]   --->   Operation 107 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (1.94ns)   --->   "%add_ln74 = add i15 %i_2, i15 1" [EventsToImage/eventsToImage.cpp:74]   --->   Operation 108 'add' 'add_ln74' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (2.31ns)   --->   "%icmp_ln74 = icmp_eq  i15 %i_2, i15 16384" [EventsToImage/eventsToImage.cpp:74]   --->   Operation 109 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 110 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %.split, void" [EventsToImage/eventsToImage.cpp:74]   --->   Operation 111 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i15 %i_2" [EventsToImage/eventsToImage.cpp:74]   --->   Operation 112 'zext' 'zext_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%img_addr_1 = getelementptr i8 %img, i64 0, i64 %zext_ln74" [EventsToImage/eventsToImage.cpp:80]   --->   Operation 113 'getelementptr' 'img_addr_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 114 [2/2] (3.25ns)   --->   "%valOut_data_V = load i14 %img_addr_1" [EventsToImage/eventsToImage.cpp:80]   --->   Operation 114 'load' 'valOut_data_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%aux_keep_V_addr_1 = getelementptr i4 %aux_keep_V, i64 0, i64 %zext_ln74" [EventsToImage/eventsToImage.cpp:82]   --->   Operation 115 'getelementptr' 'aux_keep_V_addr_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 116 [2/2] (3.25ns)   --->   "%valOut_keep_V = load i14 %aux_keep_V_addr_1" [EventsToImage/eventsToImage.cpp:82]   --->   Operation 116 'load' 'valOut_keep_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 16384> <RAM>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%aux_strb_V_addr_1 = getelementptr i4 %aux_strb_V, i64 0, i64 %zext_ln74" [EventsToImage/eventsToImage.cpp:83]   --->   Operation 117 'getelementptr' 'aux_strb_V_addr_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 118 [2/2] (3.25ns)   --->   "%valOut_strb_V = load i14 %aux_strb_V_addr_1" [EventsToImage/eventsToImage.cpp:83]   --->   Operation 118 'load' 'valOut_strb_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 16384> <RAM>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%aux_user_V_addr_1 = getelementptr i2 %aux_user_V, i64 0, i64 %zext_ln74" [EventsToImage/eventsToImage.cpp:84]   --->   Operation 119 'getelementptr' 'aux_user_V_addr_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 120 [2/2] (3.25ns)   --->   "%valOut_user_V = load i14 %aux_user_V_addr_1" [EventsToImage/eventsToImage.cpp:84]   --->   Operation 120 'load' 'valOut_user_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16384> <RAM>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%aux_last_V_addr_1 = getelementptr i1 %aux_last_V, i64 0, i64 %zext_ln74" [EventsToImage/eventsToImage.cpp:85]   --->   Operation 121 'getelementptr' 'aux_last_V_addr_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 122 [2/2] (3.25ns)   --->   "%valOut_last_V = load i14 %aux_last_V_addr_1" [EventsToImage/eventsToImage.cpp:85]   --->   Operation 122 'load' 'valOut_last_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%aux_id_V_addr_1 = getelementptr i5 %aux_id_V, i64 0, i64 %zext_ln74" [EventsToImage/eventsToImage.cpp:86]   --->   Operation 123 'getelementptr' 'aux_id_V_addr_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 124 [2/2] (3.25ns)   --->   "%valOut_id_V = load i14 %aux_id_V_addr_1" [EventsToImage/eventsToImage.cpp:86]   --->   Operation 124 'load' 'valOut_id_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16384> <RAM>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%aux_dest_V_addr_1 = getelementptr i6 %aux_dest_V, i64 0, i64 %zext_ln74" [EventsToImage/eventsToImage.cpp:87]   --->   Operation 125 'getelementptr' 'aux_dest_V_addr_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 126 [2/2] (3.25ns)   --->   "%valOut_dest_V = load i14 %aux_dest_V_addr_1" [EventsToImage/eventsToImage.cpp:87]   --->   Operation 126 'load' 'valOut_dest_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 16384> <RAM>

State 10 <SV = 6> <Delay = 3.25>
ST_10 : Operation 127 [1/2] (3.25ns)   --->   "%valOut_data_V = load i14 %img_addr_1" [EventsToImage/eventsToImage.cpp:80]   --->   Operation 127 'load' 'valOut_data_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i8 %valOut_data_V" [EventsToImage/eventsToImage.cpp:78]   --->   Operation 128 'zext' 'zext_ln78' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_10 : Operation 129 [1/2] (3.25ns)   --->   "%valOut_keep_V = load i14 %aux_keep_V_addr_1" [EventsToImage/eventsToImage.cpp:82]   --->   Operation 129 'load' 'valOut_keep_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 16384> <RAM>
ST_10 : Operation 130 [1/2] (3.25ns)   --->   "%valOut_strb_V = load i14 %aux_strb_V_addr_1" [EventsToImage/eventsToImage.cpp:83]   --->   Operation 130 'load' 'valOut_strb_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 16384> <RAM>
ST_10 : Operation 131 [1/2] (3.25ns)   --->   "%valOut_user_V = load i14 %aux_user_V_addr_1" [EventsToImage/eventsToImage.cpp:84]   --->   Operation 131 'load' 'valOut_user_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16384> <RAM>
ST_10 : Operation 132 [1/2] (3.25ns)   --->   "%valOut_last_V = load i14 %aux_last_V_addr_1" [EventsToImage/eventsToImage.cpp:85]   --->   Operation 132 'load' 'valOut_last_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_10 : Operation 133 [1/2] (3.25ns)   --->   "%valOut_id_V = load i14 %aux_id_V_addr_1" [EventsToImage/eventsToImage.cpp:86]   --->   Operation 133 'load' 'valOut_id_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16384> <RAM>
ST_10 : Operation 134 [1/2] (3.25ns)   --->   "%valOut_dest_V = load i14 %aux_dest_V_addr_1" [EventsToImage/eventsToImage.cpp:87]   --->   Operation 134 'load' 'valOut_dest_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 16384> <RAM>
ST_10 : Operation 135 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %output_V_data_V, i4 %output_V_keep_V, i4 %output_V_strb_V, i2 %output_V_user_V, i1 %output_V_last_V, i5 %output_V_id_V, i6 %output_V_dest_V, i32 %zext_ln78, i4 %valOut_keep_V, i4 %valOut_strb_V, i2 %valOut_user_V, i1 %valOut_last_V, i5 %valOut_id_V, i6 %valOut_dest_V"   --->   Operation 135 'write' 'write_ln304' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%specpipeline_ln74 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [EventsToImage/eventsToImage.cpp:74]   --->   Operation 136 'specpipeline' 'specpipeline_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [EventsToImage/eventsToImage.cpp:74]   --->   Operation 137 'specloopname' 'specloopname_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 138 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %output_V_data_V, i4 %output_V_keep_V, i4 %output_V_strb_V, i2 %output_V_user_V, i1 %output_V_last_V, i5 %output_V_id_V, i6 %output_V_dest_V, i32 %zext_ln78, i4 %valOut_keep_V, i4 %valOut_strb_V, i2 %valOut_user_V, i1 %valOut_last_V, i5 %valOut_id_V, i6 %valOut_dest_V"   --->   Operation 138 'write' 'write_ln304' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 139 'br' 'br_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%ret_ln211 = ret" [EventsToImage/eventsToImage.cpp:211]   --->   Operation 140 'ret' 'ret_ln211' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', EventsToImage/eventsToImage.cpp:17) with incoming values : ('add_ln17', EventsToImage/eventsToImage.cpp:17) [53]  (1.59 ns)

 <State 2>: 5.57ns
The critical path consists of the following:
	'phi' operation ('i', EventsToImage/eventsToImage.cpp:17) with incoming values : ('add_ln17', EventsToImage/eventsToImage.cpp:17) [53]  (0 ns)
	'getelementptr' operation ('img_addr', EventsToImage/eventsToImage.cpp:21) [62]  (0 ns)
	'store' operation ('store_ln21', EventsToImage/eventsToImage.cpp:21) of constant 127 on array 'img' [63]  (3.25 ns)
	blocking operation 2.32 ns on control path)

 <State 3>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', EventsToImage/eventsToImage.cpp:29) with incoming values : ('add_ln29', EventsToImage/eventsToImage.cpp:29) [68]  (1.59 ns)

 <State 4>: 2.47ns
The critical path consists of the following:
	'phi' operation ('i', EventsToImage/eventsToImage.cpp:29) with incoming values : ('add_ln29', EventsToImage/eventsToImage.cpp:29) [68]  (0 ns)
	'icmp' operation ('icmp_ln878') [107]  (2.47 ns)

 <State 5>: 1.81ns
The critical path consists of the following:
	axis read on port 'input_V_data_V' [80]  (0 ns)
	'add' operation ('add_ln54', EventsToImage/eventsToImage.cpp:54) [115]  (1.81 ns)

 <State 6>: 6.72ns
The critical path consists of the following:
	axis read on port 'input_V_data_V' [82]  (0 ns)
	'icmp' operation ('icmp_ln54', EventsToImage/eventsToImage.cpp:54) [110]  (2.47 ns)
	'select' operation ('select_ln534') [111]  (0.993 ns)
	'store' operation ('store_ln54', EventsToImage/eventsToImage.cpp:54) of variable 'select_ln534' on array 'img' [118]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln59', EventsToImage/eventsToImage.cpp:59) of variable 'p_keep' on array 'aux_keep_V' [124]  (3.25 ns)

 <State 8>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', EventsToImage/eventsToImage.cpp:74) with incoming values : ('add_ln74', EventsToImage/eventsToImage.cpp:74) [136]  (1.59 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', EventsToImage/eventsToImage.cpp:74) with incoming values : ('add_ln74', EventsToImage/eventsToImage.cpp:74) [136]  (0 ns)
	'getelementptr' operation ('img_addr_1', EventsToImage/eventsToImage.cpp:80) [145]  (0 ns)
	'load' operation ('valOut.data.V', EventsToImage/eventsToImage.cpp:80) on array 'img' [146]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'load' operation ('valOut.data.V', EventsToImage/eventsToImage.cpp:80) on array 'img' [146]  (3.25 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
