<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LABOR1.B.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RS_LATCH.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RS_LATCH.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RS_LATCH.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RS_LATCH.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RS_LATCH.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RS_LATCH.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RS_LATCH.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RS_LATCH.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RS_LATCH_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RS_LATCH_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RS_LATCH_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RS_LATCH_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RS_LATCH_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RS_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RS_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="RS_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RS_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/RS_LATCH_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/RS_LATCH_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1445622514" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1445622514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540834638" xil_pn:in_ck="1437425575702680298" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1540834638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RS_LATCH.vhd"/>
      <outfile xil_pn:name="RS_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1445627414" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7818129458948367344" xil_pn:start_ts="1445627414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445627414" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-977463009964951524" xil_pn:start_ts="1445627414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445622514" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2728013229657816992" xil_pn:start_ts="1445622514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540834643" xil_pn:in_ck="1437425575702680298" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1540834643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RS_LATCH.vhd"/>
      <outfile xil_pn:name="RS_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1540836033" xil_pn:in_ck="1437425575702680298" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3361348482903192689" xil_pn:start_ts="1540836029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="RS_TB_beh.prj"/>
      <outfile xil_pn:name="RS_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1540836033" xil_pn:in_ck="-4121425630076981848" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3805219747754346882" xil_pn:start_ts="1540836033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="RS_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1445627032" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1445627032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445627032" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-9200196772137073153" xil_pn:start_ts="1445627032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445627032" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2728013229657816992" xil_pn:start_ts="1445627032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445627032" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1445627032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445627032" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7060448645331935021" xil_pn:start_ts="1445627032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445627032" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5702940744460053484" xil_pn:start_ts="1445627032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445627032" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7222097558535068118" xil_pn:start_ts="1445627032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446456168" xil_pn:in_ck="4276092649367065792" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-4282604383934501292" xil_pn:start_ts="1446456057">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RS_LATCH.lso"/>
      <outfile xil_pn:name="RS_LATCH.ngc"/>
      <outfile xil_pn:name="RS_LATCH.ngr"/>
      <outfile xil_pn:name="RS_LATCH.prj"/>
      <outfile xil_pn:name="RS_LATCH.stx"/>
      <outfile xil_pn:name="RS_LATCH.syr"/>
      <outfile xil_pn:name="RS_LATCH.xst"/>
      <outfile xil_pn:name="RS_LATCH_stx_beh.prj"/>
      <outfile xil_pn:name="RS_LATCH_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1540405455" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3634131409878956456" xil_pn:start_ts="1540405455">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540405463" xil_pn:in_ck="4276092649367057046" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-3012273774703234564" xil_pn:start_ts="1540405455">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/RS_LATCH_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/RS_LATCH_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
