// Seed: 1814220006
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  reg id_2;
  type_5(
      1, id_3
  );
  always @(1 - id_2 or 1) begin
  end
  initial begin
    id_2 <= 1;
    id_2 <= id_2;
  end
endmodule
