#:C0     
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 P.58f
#Current Working Directory:
#:D   E:\VLSI_Training_CDAC\Xilinx\Circuit_Test
#Date/Time:
#:T   Tue Jun 06 18:57:19 2017
#------------------------------
	#Reading test_map.ncd...
	#Loading device for application Rf_Device from file '3s50.nph' in environment C:\Xilinx\14.5\ISE_DS\ISE\.
	#   "test" is an NCD, version 3.2, device xc3s50, package tq144, speed -5
	#Design creation date: 2017.06.06.13.26.12
	#Building chip graphics...
	#Loading speed info...
	#1
setattr main edit-mode no-logic-changes
