//===- decoded_inst.h - Hotswap transpiler --------------------------------===//
//
// Part of Comgr, under the Apache License v2.0 with LLVM Exceptions. See
// amd/comgr/LICENSE.TXT in this repository for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//

#ifndef HOTSWAP_TRANSPILER_DECODED_INST_H
#define HOTSWAP_TRANSPILER_DECODED_INST_H

#include "amdgpu_formats.h"
#include "canonical_op.h"

#include "llvm/MC/MCInst.h"
#include <cstdint>
#include <string>

namespace COMGR::hotswap {
struct VCmpMeta;
}

namespace COMGR::hotswap {

struct DecodedInst {
  std::string Mnemonic;
  std::string RawMnemonic;
  std::string FullText;
  llvm::MCInst Inst;
  CanonicalOp CanonOp = CanonicalOp::Unknown;
  unsigned NumDefs = 0;
  bool IsBranch = false;
  bool IsConditionalBranch = false;
  uint64_t Offset = 0;
  uint64_t Size = 0;

  uint64_t TsFlags = 0;
  bool DefsScc = false;
  bool DefsVcc = false;
  bool DefsExec = false;
  // `scale_offset` flag from the CPol operand (gfx12+ FLAT/GLOBAL). When
  // set on a global_load/store in SADDR form, the per-lane vaddr is
  // multiplied by the access element size before being added to the
  // SGPR base. Decoded from the MCInst's `cpol` operand bit
  // `AMDGPU::CPol::SCAL` at disassembly time so handlers can branch
  // on a decoded bit instead of scanning `fullText`.
  bool HasScaleOffset = false;

  // ── DPP modifier state (Class 2 DppCrossLane; see
  //    hotswap/docs/wave-size-translation.md §6) ──
  //
  // DPP is a src0-pathway cross-lane shuffle modifier. The original
  // `inst.getOpcode()` retains the `_dpp` suffix and its MCInstrDesc
  // advertises the DPP bit via `TSFlags & SIInstrFlags::DPP`; the
  // opcode_map canonicalises the CanonicalOp down to the base op, so handlers
  // dispatched by CanonicalOp do not see the DPP variant directly.
  //
  // `hasDpp` is set in decode.cpp exactly when `tsFlags & SIInstrFlags::DPP`
  // is true; the modifier-operand fields below are populated by looking
  // up their named-operand indices in the original (non-canonicalised)
  // MCInstrDesc.
  //
  // Handler contract: `OpResolver::src(0)` / `srcF(0)` / `src64(0)`
  // transparently wrap their result through `emitUpdateDpp` when
  // `hasDpp` is true, using these fields as the intrinsic's
  // `dpp_ctrl` / `row_mask` / `bank_mask` / `bound_ctrl` immediates.
  // Handlers therefore need no per-op DPP awareness.
  //
  // `fi` (fetch-invalid) is an encoding-level flag on DPP8 (not DPP16);
  // `llvm.amdgcn.update.dpp` exposes only the DPP16 operand set, so we
  // do not surface `fi` here. A future DPP8 lift would extend this
  // block.
  bool HasDpp = false;
  uint16_t DppCtrl = 0;
  uint8_t DppRowMask = 0xF;
  uint8_t DppBankMask = 0xF;
  bool DppBoundCtrl = false;

  // ── ds_swizzle_b32 imm state (Class 2 DsSwizzle; see
  //    hotswap/docs/wave-size-translation.md §6) ──
  //
  // The 16-bit `OpName::offset` immediate of `ds_swizzle_b32` encodes
  // a swizzle-mode selector + per-mode parameters (SIDefines.h
  // `Swizzle::EncBits`). Both the Phase 1.4.5 obstruction classifier
  // and `handle_ds.cpp::DS_SWIZZLE_B32` need this value: the
  // classifier to gate cross-wave safety via `dsSwizzleSafeForModRep`,
  // the handler to materialise the `i32 immarg` for
  // `llvm.amdgcn.ds.swizzle`. We extract once at decode time so both
  // consumers share a single canonical value (mirrors the
  // `hasDpp` / `dppCtrl` block above; same `decodeDsSwizzleImm`
  // pattern as `decodeDppModifiers`).
  //
  // Sentinel: when `canonOp != DS_SWIZZLE_B32`, `hasDsSwizzleImm`
  // stays false and `dsSwizzleImm` is meaningless. The decoder
  // refuses to set the field if the operand is missing,
  // non-immediate, or outside the unsigned 16-bit range — same
  // soundness contract as the classifier extractor (an out-of-range
  // value silently truncated to uint16_t could land in either the
  // QUAD_PERM or BITMASK_PERM safe envelope and cause a silent
  // miscompile, so we refuse to populate it instead).
  bool HasDsSwizzleImm = false;
  uint16_t DsSwizzleImm = 0;

  unsigned FirstSrcIdx = 0;

  // Upper bound on the logical-source count the raiser's walk can produce.
  // Actual value is conservatively sized so it never clips any AMDGPU opcode
  // LLVM ships today; the bound is checked at MCState init time against the
  // widest `NumOperands - NumDefs` in MCInstrInfo, so a future LLVM that adds
  // a wider encoding will fatal at startup rather than silently truncate. See
  // `initMCState` for the check. If you bump the bound here, keep it as a
  // safe upper limit, not a tight fit: the startup assertion already makes
  // drift visible.
  static constexpr unsigned kMaxSrcs = 24;
  unsigned SrcMap[kMaxSrcs] = {};
  unsigned ModMap[kMaxSrcs] = {};
  unsigned NumSrcs = 0;

  unsigned numOps() const { return Inst.getNumOperands(); }
  bool isReg(unsigned I) const {
    return I < numOps() && Inst.getOperand(I).isReg();
  }
  bool isImm(unsigned I) const {
    return I < numOps() && Inst.getOperand(I).isImm();
  }
  unsigned getReg(unsigned I) const { return Inst.getOperand(I).getReg(); }
  int64_t getImm(unsigned I) const { return Inst.getOperand(I).getImm(); }
};

} // namespace COMGR::hotswap

#endif
