#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat May  7 15:40:57 2022
# Process ID: 7580
# Current directory: C:/Users/catch/Desktop/project_address_generator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25536 C:\Users\catch\Desktop\project_address_generator\project.xpr
# Log file: C:/Users/catch/Desktop/project_address_generator/vivado.log
# Journal file: C:/Users/catch/Desktop/project_address_generator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/catch/Desktop/project_address_generator/project.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/catch/Desktop/project_bram' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1121.719 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcku5p-ffvd900-3-e
Top: top
INFO: [Device 21-403] Loading part xcku5p-ffvd900-3-e
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2168.383 ; gain = 165.500
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/top.v:2]
INFO: [Synth 8-6157] synthesizing module 'systolic' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic.v:3]
	Parameter PE_ROW bound to: 16 - type: integer 
	Parameter PE_COL bound to: 16 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'systolic_row' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_row.v:3]
	Parameter PE_NUM bound to: 16 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PE' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PE.v:3]
	Parameter INPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PE' (1#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PE.v:3]
INFO: [Synth 8-6155] done synthesizing module 'systolic_row' (2#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_row.v:3]
INFO: [Synth 8-6155] done synthesizing module 'systolic' (3#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic.v:3]
WARNING: [Synth 8-689] width (384) of port connection 'in_b_bus' does not match port width (128) of module 'systolic' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/top.v:58]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/top.v:62]
WARNING: [Synth 8-689] width (384) of port connection 'out_b_bus' does not match port width (128) of module 'systolic' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/top.v:63]
INFO: [Synth 8-6157] synthesizing module 'line_buffer' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/line_buffer.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'line_buffer' (4#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/line_buffer.v:2]
INFO: [Synth 8-6157] synthesizing module 'line_buffer__parameterized0' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/line_buffer.v:2]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter NUM bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'line_buffer__parameterized0' (4#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/line_buffer.v:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/top.v:111]
ERROR: [Synth 8-7136] In the module 'global_buffer' declared at 'C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/global_buffer.v:2', parameter 'global_buf_addr_width' used as named parameter override, does not exist [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/top.v:108]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/top.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2226.801 ; gain = 223.918
---------------------------------------------------------------------------------
RTL Elaboration failed
12 Infos, 4 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
set_property top tb_NIT [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/simple_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_NIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_sram(addr_width=12,data_w...
Compiling module xil_defaultlib.simple_sram(addr_width=5,data_wi...
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_default
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_NIT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_NIT_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/xsim.dir/tb_NIT_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/xsim.dir/tb_NIT_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May  7 15:54:05 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 86.523 ; gain = 4.770
INFO: [Common 17-206] Exiting Webtalk at Sat May  7 15:54:05 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2256.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_NIT_behav -key {Behavioral:sim_1:Functional:tb_NIT} -tclbatch {tb_NIT.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_NIT.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_NIT/PFT_data" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 100ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2329.824 ; gain = 56.414
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2329.824 ; gain = 73.605
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:54 . Memory (MB): peak = 2329.824 ; gain = 90.379
INFO: [Common 17-344] 'launch_simulation' was cancelled
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2342.082 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/simple_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_NIT
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2342.082 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_sram(addr_width=12,data_w...
Compiling module xil_defaultlib.simple_sram(addr_width=5,data_wi...
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_default
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_NIT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_NIT_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2342.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2342.082 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 2800 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2342.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'repetition' is not allowed [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'is_centroid' is not allowed [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v:45]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'is_neighbor' is not allowed [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v:46]
INFO: [VRFC 10-2458] undeclared symbol centroid_PFT_addr_temp, assumed default net type wire [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v:141]
INFO: [VRFC 10-2458] undeclared symbol centroid_PFT_addr, assumed default net type wire [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v:161]
ERROR: [VRFC 10-2989] 'neighbor_PFT_addr' is not declared [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v:101]
ERROR: [VRFC 10-2989] 'neighbor_PFT_addr' is not declared [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v:150]
ERROR: [VRFC 10-2865] module 'address_generator' ignored due to previous errors [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2458] undeclared symbol centroid_PFT_addr_temp, assumed default net type wire [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v:141]
INFO: [VRFC 10-2458] undeclared symbol centroid_PFT_addr, assumed default net type wire [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v:161]
ERROR: [VRFC 10-2989] 'neighbor_PFT_addr' is not declared [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v:101]
ERROR: [VRFC 10-2989] 'neighbor_PFT_addr' is not declared [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v:150]
ERROR: [VRFC 10-2865] module 'address_generator' ignored due to previous errors [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2404.816 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/simple_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_NIT
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2404.816 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_sram(addr_width=12,data_w...
Compiling module xil_defaultlib.simple_sram(addr_width=5,data_wi...
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_default
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_NIT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_NIT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
$finish called at time : 2800 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2404.816 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/simple_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_NIT
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_sram(addr_width=12,data_w...
Compiling module xil_defaultlib.simple_sram(addr_width=5,data_wi...
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_default
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_NIT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_NIT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 2800 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2404.816 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 2800 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2454.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
ERROR: [VRFC 10-4982] syntax error near '<=' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v:11]
ERROR: [VRFC 10-2865] module 'microaddr_generator' ignored due to previous errors [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2454.527 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/simple_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_NIT
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_sram(addr_width=12,data_w...
Compiling module xil_defaultlib.simple_sram(addr_width=5,data_wi...
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_default
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_NIT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_NIT_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2454.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2454.527 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 2800 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2454.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/simple_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_NIT
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2454.527 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_sram(addr_width=12,data_w...
Compiling module xil_defaultlib.simple_sram(addr_width=5,data_wi...
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_default
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_NIT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_NIT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
$finish called at time : 2800 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2454.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/simple_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_NIT
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2454.527 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_sram(addr_width=12,data_w...
Compiling module xil_defaultlib.simple_sram(addr_width=5,data_wi...
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_default
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_NIT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_NIT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
$finish called at time : 2800 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2454.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/simple_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_NIT
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_sram(addr_width=12,data_w...
Compiling module xil_defaultlib.simple_sram(addr_width=5,data_wi...
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_default
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_NIT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_NIT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 2800 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2454.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/simple_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_NIT
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2454.527 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_sram(addr_width=12,data_w...
Compiling module xil_defaultlib.simple_sram(addr_width=5,data_wi...
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_default
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_NIT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_NIT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 2800 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2454.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/simple_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_NIT
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2454.527 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_sram(addr_width=12,data_w...
Compiling module xil_defaultlib.simple_sram(addr_width=5,data_wi...
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_default
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_NIT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_NIT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 2670 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2454.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/simple_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_NIT
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_sram(addr_width=12,data_w...
Compiling module xil_defaultlib.simple_sram(addr_width=5,data_wi...
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_default
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_NIT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_NIT_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2454.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2454.527 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 2670 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2454.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/simple_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_NIT
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2454.527 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dout' is not permitted [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v:98]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/simple_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_NIT
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2454.527 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_sram(addr_width=12,data_w...
Compiling module xil_defaultlib.simple_sram(addr_width=5,data_wi...
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_default
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_NIT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_NIT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 2670 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2454.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/simple_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_NIT
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2454.527 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_sram(addr_width=12,data_w...
Compiling module xil_defaultlib.simple_sram(addr_width=5,data_wi...
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_default
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_NIT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_NIT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 2670 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2454.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2458] undeclared symbol dout_temp, assumed default net type wire [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v:98]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/simple_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_NIT
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2454.527 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'out' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v:98]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_sram(addr_width=12,data_w...
Compiling module xil_defaultlib.simple_sram(addr_width=5,data_wi...
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_default
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_NIT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_NIT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 2670 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2454.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/simple_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_NIT
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2454.527 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_sram(addr_width=12,data_w...
Compiling module xil_defaultlib.simple_sram(addr_width=5,data_wi...
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_default
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_NIT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_NIT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
$finish called at time : 2670 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2454.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/simple_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_NIT
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2454.527 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_sram(addr_width=12,data_w...
Compiling module xil_defaultlib.simple_sram(addr_width=5,data_wi...
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_default
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_NIT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_NIT_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2454.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2454.527 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 2670 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2454.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 2670 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2454.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/simple_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_NIT
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_sram(addr_width=12,data_w...
Compiling module xil_defaultlib.simple_sram(addr_width=5,data_wi...
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_default
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_NIT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_NIT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 2670 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2454.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/simple_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_NIT
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2454.527 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_sram(addr_width=12,data_w...
Compiling module xil_defaultlib.simple_sram(addr_width=5,data_wi...
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_default
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_NIT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_NIT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
$finish called at time : 2670 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2454.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/simple_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_NIT
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_sram(addr_width=12,data_w...
Compiling module xil_defaultlib.simple_sram(addr_width=5,data_wi...
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_default
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_NIT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_NIT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 2670 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2454.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 2670 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2454.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/simple_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_NIT
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_sram(addr_width=12,data_w...
Compiling module xil_defaultlib.simple_sram(addr_width=5,data_wi...
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_default
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_NIT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_NIT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
$finish called at time : 2690 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_NIT.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2454.527 ; gain = 0.000
set_property top tb_controls [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controls'
boost::filesystem::remove:           : "C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2454.527 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controls'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controls' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_controls_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/PFT_partial_bram/sim/PFT_partial_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_partial_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/NIT_bram/sim/NIT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NIT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/output_bram/sim/output_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/weight_bram/sim/weight_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/input_bram/sim/input_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/delay_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/global_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_output_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_output_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_controls.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controls
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_controls_behav xil_defaultlib.tb_controls xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_controls_behav xil_defaultlib.tb_controls xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'repetition_buf' on this module [C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_controls.v:430]
ERROR: [VRFC 10-3180] cannot find port 'is_neighbor_buf' on this module [C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_controls.v:426]
ERROR: [VRFC 10-3180] cannot find port 'is_centroid_buf' on this module [C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_controls.v:425]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2454.527 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controls'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controls' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_controls_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/PFT_partial_bram/sim/PFT_partial_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_partial_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/NIT_bram/sim/NIT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NIT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/output_bram/sim/output_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/weight_bram/sim/weight_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/input_bram/sim/input_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/delay_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/global_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_output_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_output_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_controls.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controls
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_controls_behav xil_defaultlib.tb_controls xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_controls_behav xil_defaultlib.tb_controls xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.systolic_controller
Compiling module xil_defaultlib.PE(OUTPUT_DATA_WIDTH=32)
Compiling module xil_defaultlib.systolic_row(OUTPUT_DATA_WIDTH=3...
Compiling module xil_defaultlib.systolic(OUTPUT_DATA_WIDTH=32)
Compiling module xil_defaultlib.shift_register(length=1)
Compiling module xil_defaultlib.shift_register(length=2)
Compiling module xil_defaultlib.shift_register(length=3)
Compiling module xil_defaultlib.shift_register(length=4)
Compiling module xil_defaultlib.shift_register(length=5)
Compiling module xil_defaultlib.shift_register(length=6)
Compiling module xil_defaultlib.shift_register(length=7)
Compiling module xil_defaultlib.shift_register(length=8)
Compiling module xil_defaultlib.shift_register(length=9)
Compiling module xil_defaultlib.shift_register(length=10)
Compiling module xil_defaultlib.shift_register(length=11)
Compiling module xil_defaultlib.shift_register(length=12)
Compiling module xil_defaultlib.shift_register(length=13)
Compiling module xil_defaultlib.shift_register(length=14)
Compiling module xil_defaultlib.shift_register(length=15)
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.systolic_input_buffer_default
Compiling module xil_defaultlib.systolic_output_buffer_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.input_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.weight_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.output_bram
Compiling module xil_defaultlib.global_buffer
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=17,delay=3...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=34...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.NIT_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.PFT_partial_bram
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_bram_default
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=10,delay=1...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=1)
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_controls
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controls_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2454.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controls_behav -key {Behavioral:sim_1:Functional:tb_controls} -tclbatch {tb_controls.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controls.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_controls/GB_data_input" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controls/GB_data_weight" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controls/NIT_data" to the wave window because it has 1351680 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 100ms
Block Memory Generator module tb_controls.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_controls.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8260000, Instance: tb_controls.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41030000, Instance: tb_controls.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178606000, Instance: tb_controls.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 178678000, Instance: tb_controls.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 178718000, Instance: tb_controls.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 178772000, Instance: tb_controls.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178836000, Instance: tb_controls.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178958000, Instance: tb_controls.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 178984000, Instance: tb_controls.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 179060000, Instance: tb_controls.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179150000, Instance: tb_controls.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179156000, Instance: tb_controls.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179228000, Instance: tb_controls.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 179338000, Instance: tb_controls.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 179406000, Instance: tb_controls.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179416000, Instance: tb_controls.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179518000, Instance: tb_controls.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 179590000, Instance: tb_controls.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 179618000, Instance: tb_controls.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 179672000, Instance: tb_controls.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179790000, Instance: tb_controls.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179828000, Instance: tb_controls.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179870000, Instance: tb_controls.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 179976000, Instance: tb_controls.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 180048000, Instance: tb_controls.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 180054000, Instance: tb_controls.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180140000, Instance: tb_controls.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 180192000, Instance: tb_controls.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 180270000, Instance: tb_controls.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 180308000, Instance: tb_controls.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180374000, Instance: tb_controls.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180436000, Instance: tb_controls.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180554000, Instance: tb_controls.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 180602000, Instance: tb_controls.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 180764000, Instance: tb_controls.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 313784000, Instance: tb_controls.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 313856000, Instance: tb_controls.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 313896000, Instance: tb_controls.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 313950000, Instance: tb_controls.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 314014000, Instance: tb_controls.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 314136000, Instance: tb_controls.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 314162000, Instance: tb_controls.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 314238000, Instance: tb_controls.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 314328000, Instance: tb_controls.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 314334000, Instance: tb_controls.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 314406000, Instance: tb_controls.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 314516000, Instance: tb_controls.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 314584000, Instance: tb_controls.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 314594000, Instance: tb_controls.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 314696000, Instance: tb_controls.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 314768000, Instance: tb_controls.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 314796000, Instance: tb_controls.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 314850000, Instance: tb_controls.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 314968000, Instance: tb_controls.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 315006000, Instance: tb_controls.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 315048000, Instance: tb_controls.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 315154000, Instance: tb_controls.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 315226000, Instance: tb_controls.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 315232000, Instance: tb_controls.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 315318000, Instance: tb_controls.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 315370000, Instance: tb_controls.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 315448000, Instance: tb_controls.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 315486000, Instance: tb_controls.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 315552000, Instance: tb_controls.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 315614000, Instance: tb_controls.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 315732000, Instance: tb_controls.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 315780000, Instance: tb_controls.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 448962000, Instance: tb_controls.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 449034000, Instance: tb_controls.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 449074000, Instance: tb_controls.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 449128000, Instance: tb_controls.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 449192000, Instance: tb_controls.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 449314000, Instance: tb_controls.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 449340000, Instance: tb_controls.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 449416000, Instance: tb_controls.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 449506000, Instance: tb_controls.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 449512000, Instance: tb_controls.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 449584000, Instance: tb_controls.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 449694000, Instance: tb_controls.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 449762000, Instance: tb_controls.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 449772000, Instance: tb_controls.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 449874000, Instance: tb_controls.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 449946000, Instance: tb_controls.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 449974000, Instance: tb_controls.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 450028000, Instance: tb_controls.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 450146000, Instance: tb_controls.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 450184000, Instance: tb_controls.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 450226000, Instance: tb_controls.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 450332000, Instance: tb_controls.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 450404000, Instance: tb_controls.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 450410000, Instance: tb_controls.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 450496000, Instance: tb_controls.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 450548000, Instance: tb_controls.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 450626000, Instance: tb_controls.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 450664000, Instance: tb_controls.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 450730000, Instance: tb_controls.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 450792000, Instance: tb_controls.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 450910000, Instance: tb_controls.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 450958000, Instance: tb_controls.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 584140000, Instance: tb_controls.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 584212000, Instance: tb_controls.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 584252000, Instance: tb_controls.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 584306000, Instance: tb_controls.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 584370000, Instance: tb_controls.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 584492000, Instance: tb_controls.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 584518000, Instance: tb_controls.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 584594000, Instance: tb_controls.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 584684000, Instance: tb_controls.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 584690000, Instance: tb_controls.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 584762000, Instance: tb_controls.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 584872000, Instance: tb_controls.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 584940000, Instance: tb_controls.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 584950000, Instance: tb_controls.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 585052000, Instance: tb_controls.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 585124000, Instance: tb_controls.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 585152000, Instance: tb_controls.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 585206000, Instance: tb_controls.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 585324000, Instance: tb_controls.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 585362000, Instance: tb_controls.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 585404000, Instance: tb_controls.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 585510000, Instance: tb_controls.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 585582000, Instance: tb_controls.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 585588000, Instance: tb_controls.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 585674000, Instance: tb_controls.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 585726000, Instance: tb_controls.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 585804000, Instance: tb_controls.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 585842000, Instance: tb_controls.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 585908000, Instance: tb_controls.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 585970000, Instance: tb_controls.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 586088000, Instance: tb_controls.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 586136000, Instance: tb_controls.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
$finish called at time : 719310 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_controls.v" Line 222
run: Time (s): cpu = 00:00:43 ; elapsed = 00:01:21 . Memory (MB): peak = 2458.246 ; gain = 3.719
xsim: Time (s): cpu = 00:00:48 ; elapsed = 00:01:25 . Memory (MB): peak = 2458.246 ; gain = 3.719
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controls_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ms
launch_simulation: Time (s): cpu = 00:00:50 ; elapsed = 00:01:39 . Memory (MB): peak = 2458.246 ; gain = 3.719
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_top.v w ]
add_files -fileset sim_1 C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_top.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top top [current_fileset]
update_compile_order -fileset sources_1
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/top.v:108]
INFO: [VRFC 10-2458] undeclared symbol rstn, assumed default net type wire [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/top.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/top.v" Line 2. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/top.v" Line 2. Module top doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.systolic_controller
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.systolic_row_default
Compiling module xil_defaultlib.systolic_default
Compiling module xil_defaultlib.shift_register(length=1)
Compiling module xil_defaultlib.shift_register(length=2)
Compiling module xil_defaultlib.shift_register(length=3)
Compiling module xil_defaultlib.shift_register(length=4)
Compiling module xil_defaultlib.shift_register(length=5)
Compiling module xil_defaultlib.shift_register(length=6)
Compiling module xil_defaultlib.shift_register(length=7)
Compiling module xil_defaultlib.shift_register(length=8)
Compiling module xil_defaultlib.shift_register(length=9)
Compiling module xil_defaultlib.shift_register(length=10)
Compiling module xil_defaultlib.shift_register(length=11)
Compiling module xil_defaultlib.shift_register(length=12)
Compiling module xil_defaultlib.shift_register(length=13)
Compiling module xil_defaultlib.shift_register(length=14)
Compiling module xil_defaultlib.shift_register(length=15)
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.systolic_input_buffer_default
Compiling module xil_defaultlib.systolic_output_buffer_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.input_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.weight_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.output_bram
Compiling module xil_defaultlib.global_buffer
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=17,delay=3...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=34...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.NIT_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.PFT_partial_bram
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_bram_default
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=10,delay=1...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=1)
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May  7 18:37:19 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May  7 18:37:19 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2485.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_top/GB_data_input" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_top/GB_data_weight" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_top/NIT_data" to the wave window because it has 1351680 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 100ms
Block Memory Generator module tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:01:42 ; elapsed = 00:01:35 . Memory (MB): peak = 2485.109 ; gain = 0.000
xsim: Time (s): cpu = 00:01:47 ; elapsed = 00:01:40 . Memory (MB): peak = 2485.109 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ms
launch_simulation: Time (s): cpu = 00:01:50 ; elapsed = 00:02:00 . Memory (MB): peak = 2485.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2485.109 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcku5p-ffvd900-3-e
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2485.109 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/top.v:2]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/controller.v:3]
	Parameter global_buf_addr_width bound to: 17 - type: integer 
	Parameter bank bound to: 32 - type: integer 
	Parameter log_bank bound to: 5 - type: integer 
	Parameter microaddr_width bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'controller' (1#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'systolic_controller' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_controller.v:3]
	Parameter PE_ROW bound to: 16 - type: integer 
	Parameter global_buf_addr_width bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'systolic_controller' (2#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'systolic' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic.v:3]
	Parameter PE_ROW bound to: 16 - type: integer 
	Parameter PE_COL bound to: 16 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'systolic_row' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_row.v:3]
	Parameter PE_NUM bound to: 16 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PE' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PE.v:3]
	Parameter INPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PE' (3#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PE.v:3]
INFO: [Synth 8-6155] done synthesizing module 'systolic_row' (4#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_row.v:3]
INFO: [Synth 8-6155] done synthesizing module 'systolic' (5#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic.v:3]
INFO: [Synth 8-6157] synthesizing module 'systolic_input_buffer' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_input_buffer.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter length bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_register' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter length bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (6#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized0' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter length bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized0' (6#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized1' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter length bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized1' (6#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized2' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized2' (6#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized3' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter length bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized3' (6#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized4' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter length bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized4' (6#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized5' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter length bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized5' (6#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized6' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter length bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized6' (6#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized7' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter length bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized7' (6#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized8' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter length bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized8' (6#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized9' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter length bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized9' (6#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized10' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter length bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized10' (6#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized11' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter length bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized11' (6#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized12' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter length bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized12' (6#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized13' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter length bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized13' (6#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized14' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter length bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized14' (6#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v:2]
INFO: [Synth 8-6155] done synthesizing module 'systolic_input_buffer' (7#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_input_buffer.v:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_output_buffer' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_output_buffer.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter length bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'systolic_output_buffer' (8#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_output_buffer.v:2]
INFO: [Synth 8-6157] synthesizing module 'global_buffer' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/global_buffer.v:2]
	Parameter addr_width bound to: 17 - type: integer 
	Parameter data_width bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'input_bram' [C:/Users/catch/Desktop/project_address_generator/.Xil/Vivado-7580-KHlaptop/realtime/input_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'input_bram' (9#1) [C:/Users/catch/Desktop/project_address_generator/.Xil/Vivado-7580-KHlaptop/realtime/input_bram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'weight_bram' [C:/Users/catch/Desktop/project_address_generator/.Xil/Vivado-7580-KHlaptop/realtime/weight_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'weight_bram' (10#1) [C:/Users/catch/Desktop/project_address_generator/.Xil/Vivado-7580-KHlaptop/realtime/weight_bram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'output_bram' [C:/Users/catch/Desktop/project_address_generator/.Xil/Vivado-7580-KHlaptop/realtime/output_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'output_bram' (11#1) [C:/Users/catch/Desktop/project_address_generator/.Xil/Vivado-7580-KHlaptop/realtime/output_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'global_buffer' (12#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/global_buffer.v:2]
INFO: [Synth 8-6157] synthesizing module 'delay_unit' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/delay_unit.v:3]
	Parameter DATA_WIDTH bound to: 17 - type: integer 
	Parameter delay bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay_unit' (13#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/delay_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'delay_unit__parameterized0' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/delay_unit.v:3]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter delay bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay_unit__parameterized0' (13#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/delay_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'NIT_bram' [C:/Users/catch/Desktop/project_address_generator/.Xil/Vivado-7580-KHlaptop/realtime/NIT_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'NIT_bram' (14#1) [C:/Users/catch/Desktop/project_address_generator/.Xil/Vivado-7580-KHlaptop/realtime/NIT_bram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PFT_bram' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT_bram.v:3]
INFO: [Synth 8-6157] synthesizing module 'PFT_partial_bram' [C:/Users/catch/Desktop/project_address_generator/.Xil/Vivado-7580-KHlaptop/realtime/PFT_partial_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PFT_partial_bram' (15#1) [C:/Users/catch/Desktop/project_address_generator/.Xil/Vivado-7580-KHlaptop/realtime/PFT_partial_bram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'encoder32x5' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'encoder32x5' (16#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PFT_bram' (17#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT_bram.v:3]
INFO: [Synth 8-6157] synthesizing module 'delay_unit__parameterized1' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/delay_unit.v:3]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter delay bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay_unit__parameterized1' (17#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/delay_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'delay_unit__parameterized2' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/delay_unit.v:3]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter delay bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay_unit__parameterized2' (17#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/delay_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'address_generator' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v:3]
	Parameter input_width bound to: 330 - type: integer 
	Parameter bank bound to: 32 - type: integer 
	Parameter microaddr_width bound to: 5 - type: integer 
	Parameter NIT_addr_width bound to: 12 - type: integer 
	Parameter NIT_point_index bound to: 10 - type: integer 
	Parameter PE_COL bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'microaddr_generator' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'microaddr_generator' (18#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v:73]
INFO: [Synth 8-6157] synthesizing module 'valid_generator32' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v:3]
INFO: [Synth 8-6155] done synthesizing module 'valid_generator32' (19#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v:3]
INFO: [Synth 8-6155] done synthesizing module 'address_generator' (20#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'max_module32' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter bank bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'max_operator' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'max_operator' (21#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v:2]
INFO: [Synth 8-6155] done synthesizing module 'max_module32' (22#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v:2]
INFO: [Synth 8-6157] synthesizing module 'subtract_module32' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v:2]
	Parameter INPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter PE_ROW bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'subtract_operator' [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'subtract_operator' (23#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v:2]
INFO: [Synth 8-6155] done synthesizing module 'subtract_module32' (24#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top' (25#1) [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/top.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2485.109 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2485.109 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2485.109 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/NIT_bram/NIT_bram.dcp' for cell 'u_NIT'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/input_bram/input_bram.dcp' for cell 'u_global_buffer/u_input_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/weight_bram/weight_bram.dcp' for cell 'u_global_buffer/u_weight_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/output_bram/output_bram.dcp' for cell 'u_global_buffer/u_output_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/PFT_partial_bram/PFT_partial_bram.dcp' for cell 'u_PFT/genblk1[0].PFT_bank'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2513.953 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 630 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2720.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 3079.547 ; gain = 594.438
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 3079.547 ; gain = 594.438
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/PFT_partial_bram/sim/PFT_partial_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_partial_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/NIT_bram/sim/NIT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NIT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/output_bram/sim/output_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/weight_bram/sim/weight_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/input_bram/sim/input_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/delay_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/global_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_output_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_output_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/top.v:108]
INFO: [VRFC 10-2458] undeclared symbol rstn, assumed default net type wire [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/top.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.systolic_controller
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.systolic_row_default
Compiling module xil_defaultlib.systolic_default
Compiling module xil_defaultlib.shift_register(length=1)
Compiling module xil_defaultlib.shift_register(length=2)
Compiling module xil_defaultlib.shift_register(length=3)
Compiling module xil_defaultlib.shift_register(length=4)
Compiling module xil_defaultlib.shift_register(length=5)
Compiling module xil_defaultlib.shift_register(length=6)
Compiling module xil_defaultlib.shift_register(length=7)
Compiling module xil_defaultlib.shift_register(length=8)
Compiling module xil_defaultlib.shift_register(length=9)
Compiling module xil_defaultlib.shift_register(length=10)
Compiling module xil_defaultlib.shift_register(length=11)
Compiling module xil_defaultlib.shift_register(length=12)
Compiling module xil_defaultlib.shift_register(length=13)
Compiling module xil_defaultlib.shift_register(length=14)
Compiling module xil_defaultlib.shift_register(length=15)
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.systolic_input_buffer_default
Compiling module xil_defaultlib.systolic_output_buffer_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.input_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.weight_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.output_bram
Compiling module xil_defaultlib.global_buffer
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=17,delay=3...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=34...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.NIT_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.PFT_partial_bram
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_bram_default
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=10,delay=1...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=1)
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3200.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_top/GB_data_input" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_top/GB_data_weight" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_top/NIT_data" to the wave window because it has 1351680 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 100ms
Block Memory Generator module tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:02:00 ; elapsed = 00:01:32 . Memory (MB): peak = 3200.988 ; gain = 0.000
xsim: Time (s): cpu = 00:02:04 ; elapsed = 00:01:37 . Memory (MB): peak = 3200.988 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ms
launch_simulation: Time (s): cpu = 00:02:06 ; elapsed = 00:01:50 . Memory (MB): peak = 3200.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/PFT_partial_bram/sim/PFT_partial_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_partial_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/NIT_bram/sim/NIT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NIT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/output_bram/sim/output_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/weight_bram/sim/weight_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/input_bram/sim/input_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/delay_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/global_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_output_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_output_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/top.v:108]
INFO: [VRFC 10-2458] undeclared symbol rstn, assumed default net type wire [C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/top.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.systolic_controller
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.systolic_row_default
Compiling module xil_defaultlib.systolic_default
Compiling module xil_defaultlib.shift_register(length=1)
Compiling module xil_defaultlib.shift_register(length=2)
Compiling module xil_defaultlib.shift_register(length=3)
Compiling module xil_defaultlib.shift_register(length=4)
Compiling module xil_defaultlib.shift_register(length=5)
Compiling module xil_defaultlib.shift_register(length=6)
Compiling module xil_defaultlib.shift_register(length=7)
Compiling module xil_defaultlib.shift_register(length=8)
Compiling module xil_defaultlib.shift_register(length=9)
Compiling module xil_defaultlib.shift_register(length=10)
Compiling module xil_defaultlib.shift_register(length=11)
Compiling module xil_defaultlib.shift_register(length=12)
Compiling module xil_defaultlib.shift_register(length=13)
Compiling module xil_defaultlib.shift_register(length=14)
Compiling module xil_defaultlib.shift_register(length=15)
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.systolic_input_buffer_default
Compiling module xil_defaultlib.systolic_output_buffer_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.input_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.weight_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.output_bram
Compiling module xil_defaultlib.global_buffer
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=17,delay=3...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=34...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.NIT_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.PFT_partial_bram
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_bram_default
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=10,delay=1...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=1)
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3200.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3200.988 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 3200.988 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 3200.988 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/PFT_partial_bram/sim/PFT_partial_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_partial_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/NIT_bram/sim/NIT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NIT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/output_bram/sim/output_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/weight_bram/sim/weight_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/input_bram/sim/input_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/delay_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/global_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_output_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_output_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3200.988 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.systolic_controller
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.systolic_row_default
Compiling module xil_defaultlib.systolic_default
Compiling module xil_defaultlib.shift_register(length=1)
Compiling module xil_defaultlib.shift_register(length=2)
Compiling module xil_defaultlib.shift_register(length=3)
Compiling module xil_defaultlib.shift_register(length=4)
Compiling module xil_defaultlib.shift_register(length=5)
Compiling module xil_defaultlib.shift_register(length=6)
Compiling module xil_defaultlib.shift_register(length=7)
Compiling module xil_defaultlib.shift_register(length=8)
Compiling module xil_defaultlib.shift_register(length=9)
Compiling module xil_defaultlib.shift_register(length=10)
Compiling module xil_defaultlib.shift_register(length=11)
Compiling module xil_defaultlib.shift_register(length=12)
Compiling module xil_defaultlib.shift_register(length=13)
Compiling module xil_defaultlib.shift_register(length=14)
Compiling module xil_defaultlib.shift_register(length=15)
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.systolic_input_buffer_default
Compiling module xil_defaultlib.systolic_output_buffer_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.input_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.weight_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.output_bram
Compiling module xil_defaultlib.global_buffer
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=17,delay=3...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=34...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.NIT_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.PFT_partial_bram
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_bram_default
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=10,delay=1...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=1)
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3200.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3200.988 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8260000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41030000, Instance: tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178606000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 178678000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 178718000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 178772000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178836000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178958000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 178984000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 179060000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179150000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179156000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179228000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 179338000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 179406000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179416000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179518000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 179590000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 179618000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 179672000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179790000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179828000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179870000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 179976000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 180048000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 180054000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180140000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 180192000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 180270000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 180308000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180374000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180436000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180554000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 180602000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 180764000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 313784000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 313856000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 313896000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 313950000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 314014000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 314136000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 314162000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 314238000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 314328000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 314334000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 314406000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 314516000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 314584000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 314594000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 314696000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 314768000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 314796000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 314850000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 314968000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 315006000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 315048000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 315154000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 315226000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 315232000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 315318000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 315370000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 315448000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 315486000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 315552000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 315614000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 315732000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 315780000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 448962000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 449034000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 449074000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 449128000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 449192000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 449314000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 449340000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 449416000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 449506000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 449512000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 449584000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 449694000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 449762000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 449772000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 449874000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 449946000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 449974000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 450028000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 450146000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 450184000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 450226000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 450332000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 450404000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 450410000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 450496000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 450548000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 450626000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 450664000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 450730000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 450792000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 450910000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 450958000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 584140000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 584212000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 584252000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 584306000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 584370000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 584492000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 584518000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 584594000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 584684000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 584690000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 584762000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 584872000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 584940000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 584950000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 585052000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 585124000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 585152000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 585206000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 585324000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 585362000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 585404000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 585510000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 585582000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 585588000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 585674000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 585726000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 585804000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 585842000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 585908000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 585970000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 586088000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 586136000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
$finish called at time : 719310 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_top.v" Line 153
run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:05 . Memory (MB): peak = 3200.988 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:01:07 . Memory (MB): peak = 3200.988 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:25 . Memory (MB): peak = 3200.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/PFT_partial_bram/sim/PFT_partial_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_partial_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/NIT_bram/sim/NIT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NIT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/output_bram/sim/output_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/weight_bram/sim/weight_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.gen/sources_1/ip/input_bram/sim/input_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/PFT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/delay_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/global_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_output_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_output_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/systolic_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_address_generator/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.systolic_controller
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.systolic_row_default
Compiling module xil_defaultlib.systolic_default
Compiling module xil_defaultlib.shift_register(length=1)
Compiling module xil_defaultlib.shift_register(length=2)
Compiling module xil_defaultlib.shift_register(length=3)
Compiling module xil_defaultlib.shift_register(length=4)
Compiling module xil_defaultlib.shift_register(length=5)
Compiling module xil_defaultlib.shift_register(length=6)
Compiling module xil_defaultlib.shift_register(length=7)
Compiling module xil_defaultlib.shift_register(length=8)
Compiling module xil_defaultlib.shift_register(length=9)
Compiling module xil_defaultlib.shift_register(length=10)
Compiling module xil_defaultlib.shift_register(length=11)
Compiling module xil_defaultlib.shift_register(length=12)
Compiling module xil_defaultlib.shift_register(length=13)
Compiling module xil_defaultlib.shift_register(length=14)
Compiling module xil_defaultlib.shift_register(length=15)
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.systolic_input_buffer_default
Compiling module xil_defaultlib.systolic_output_buffer_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.input_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.weight_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.output_bram
Compiling module xil_defaultlib.global_buffer
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=17,delay=3...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=34...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.NIT_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.PFT_partial_bram
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_bram_default
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=10,delay=1...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=1)
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3200.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3200.988 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8260000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41030000, Instance: tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178606000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 178678000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 178718000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 178772000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178836000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178958000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 178984000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 179060000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179150000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179156000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179228000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 179338000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 179406000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179416000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179518000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 179590000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 179618000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 179672000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179790000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179828000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179870000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 179976000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 180048000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 180054000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180140000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 180192000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 180270000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 180308000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180374000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180436000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180554000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 180602000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 180764000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 313784000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 313856000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 313896000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 313950000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 314014000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 314136000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 314162000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 314238000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 314328000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 314334000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 314406000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 314516000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 314584000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 314594000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 314696000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 314768000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 314796000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 314850000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 314968000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 315006000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 315048000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 315154000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 315226000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 315232000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 315318000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 315370000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 315448000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 315486000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 315552000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 315614000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 315732000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 315780000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 448962000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 449034000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 449074000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 449128000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 449192000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 449314000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 449340000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 449416000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 449506000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 449512000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 449584000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 449694000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 449762000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 449772000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 449874000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 449946000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 449974000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 450028000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 450146000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 450184000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 450226000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 450332000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 450404000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 450410000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 450496000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 450548000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 450626000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 450664000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 450730000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 450792000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 450910000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 450958000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 584140000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 584212000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 584252000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 584306000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 584370000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 584492000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 584518000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 584594000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 584684000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 584690000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 584762000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 584872000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 584940000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 584950000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 585052000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 585124000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 585152000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 585206000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 585324000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 585362000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 585404000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 585510000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 585582000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 585588000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 585674000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 585726000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 585804000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 585842000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 585908000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 585970000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 586088000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 586136000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
$finish called at time : 719310 ns : File "C:/Users/catch/Desktop/project_address_generator/project.srcs/sim_1/new/tb_top.v" Line 153
run: Time (s): cpu = 00:00:27 ; elapsed = 00:01:25 . Memory (MB): peak = 3200.988 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:27 ; elapsed = 00:01:27 . Memory (MB): peak = 3200.988 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:29 ; elapsed = 00:01:41 . Memory (MB): peak = 3200.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May  7 18:57:12 2022...
