

================================================================
== Vitis HLS Report for 'conv1_lif_top'
================================================================
* Date:           Mon Feb 23 22:37:27 2026

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        convSNN_conv1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.170 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                      |                                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                               |                                Module                               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0  |ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |Block_entry13_proc_U0                                                 |Block_entry13_proc                                                   |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |Matrix_Vector_Activate_Batch_U0                                       |Matrix_Vector_Activate_Batch                                         |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       12|    -|
|FIFO                 |        -|     -|       80|       52|    -|
|Instance             |        0|     4|     3767|     8067|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|        2|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|     3849|     8149|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+------+-----+
    |                               Instance                               |                                Module                               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+------+-----+
    |Block_entry13_proc_U0                                                 |Block_entry13_proc                                                   |        0|   2|    34|    40|    0|
    |ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0  |ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s  |        0|   2|   362|  1162|    0|
    |Matrix_Vector_Activate_Batch_U0                                       |Matrix_Vector_Activate_Batch                                         |        0|   0|  3371|  6865|    0|
    +----------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                 |                                                                     |        0|   4|  3767|  8067|    0|
    +----------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |           Name          | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |convInp_U                |        0|  12|   0|    -|     2|    3|        6|
    |mul_ln125_loc_channel_U  |        0|  68|   0|    -|     2|   32|       64|
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |Total                    |        0|  80|   0|    0|     4|   35|       70|
    +-------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                     Variable Name                                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Block_entry13_proc_U0_ap_start                                                         |       and|   0|  0|   2|           1|           1|
    |ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                                                |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                                                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_Block_entry13_proc_U0_ap_ready                                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                  |          |   0|  0|  12|           6|           6|
    +---------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                            Name                                           | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Block_entry13_proc_U0_ap_ready                                                 |   9|          2|    1|          2|
    |ap_sync_reg_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready  |   9|          2|    1|          2|
    +-------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                      |  18|          4|    2|          4|
    +-------------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                            Name                                           | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Block_entry13_proc_U0_ap_ready                                                 |  1|   0|    1|          0|
    |ap_sync_reg_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready  |  1|   0|    1|          0|
    +-------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                      |  2|   0|    2|          0|
    +-------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|in_r_dout     |   in|    3|     ap_fifo|           in_r|       pointer|
|in_r_empty_n  |   in|    1|     ap_fifo|           in_r|       pointer|
|in_r_read     |  out|    1|     ap_fifo|           in_r|       pointer|
|out_r_din     |  out|   32|     ap_fifo|          out_r|       pointer|
|out_r_full_n  |   in|    1|     ap_fifo|          out_r|       pointer|
|out_r_write   |  out|    1|     ap_fifo|          out_r|       pointer|
|numReps       |   in|   32|     ap_none|        numReps|        scalar|
|ap_clk        |   in|    1|  ap_ctrl_hs|  conv1_lif_top|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  conv1_lif_top|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  conv1_lif_top|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  conv1_lif_top|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  conv1_lif_top|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  conv1_lif_top|  return value|
+--------------+-----+-----+------------+---------------+--------------+

