

================================================================
== Vitis HLS Report for 'fiat_25519_carry_mul'
================================================================
* Date:           Thu May  9 14:19:10 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_32 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       76|       76|  0.760 us|  0.760 us|   77|   77|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 35 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 36 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 37 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add129217_loc = alloca i64 1"   --->   Operation 38 'alloca' 'add129217_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add129_1218_loc = alloca i64 1"   --->   Operation 39 'alloca' 'add129_1218_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add129_2219_loc = alloca i64 1"   --->   Operation 40 'alloca' 'add129_2219_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add129_3220_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add129_3220_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add129_4221_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add129_4221_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add129_5222_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add129_5222_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add129_6223_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add129_6223_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add129_7224_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add129_7224_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add129_8225_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add129_8225_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add129_9226_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add129_9226_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 48 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 49 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 50 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 51 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 52 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 56 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 57 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 58 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 59 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 60 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 61 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 62 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 63 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 64 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 65 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 66 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 67 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d2.cpp:24]   --->   Operation 68 'partselect' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d2.cpp:31]   --->   Operation 69 'partselect' 'trunc_ln31_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln87_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d2.cpp:87]   --->   Operation 70 'partselect' 'trunc_ln87_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i62 %trunc_ln24_1" [d2.cpp:24]   --->   Operation 71 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln24" [d2.cpp:24]   --->   Operation 72 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d2.cpp:24]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 74 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d2.cpp:24]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 75 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d2.cpp:24]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 76 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d2.cpp:24]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 77 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d2.cpp:24]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 78 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d2.cpp:24]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 79 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d2.cpp:24]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 80 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d2.cpp:24]   --->   Operation 80 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 81 [2/2] (0.00ns)   --->   "%call_ln24 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d2.cpp:24]   --->   Operation 81 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 82 [1/2] (1.22ns)   --->   "%call_ln24 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d2.cpp:24]   --->   Operation 82 'call' 'call_ln24' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln31_1" [d2.cpp:31]   --->   Operation 83 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln31" [d2.cpp:31]   --->   Operation 84 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [8/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d2.cpp:31]   --->   Operation 85 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 86 [7/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d2.cpp:31]   --->   Operation 86 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 87 [6/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d2.cpp:31]   --->   Operation 87 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 88 [5/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d2.cpp:31]   --->   Operation 88 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 89 [4/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d2.cpp:31]   --->   Operation 89 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 90 [3/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d2.cpp:31]   --->   Operation 90 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 91 [2/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d2.cpp:31]   --->   Operation 91 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 92 [1/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d2.cpp:31]   --->   Operation 92 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 93 [2/2] (0.00ns)   --->   "%call_ln31 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln31_1, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d2.cpp:31]   --->   Operation 93 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.22>
ST_21 : Operation 94 [1/2] (1.22ns)   --->   "%call_ln31 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln31_1, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d2.cpp:31]   --->   Operation 94 'call' 'call_ln31' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 3.42>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 95 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 96 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 96 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.66ns)   --->   Input mux for Operation 97 '%mul_ln49 = mul i32 %arg2_r_9_loc_load, i32 38'
ST_22 : Operation 97 [1/1] (2.75ns)   --->   "%mul_ln49 = mul i32 %arg2_r_9_loc_load, i32 38" [d2.cpp:49]   --->   Operation 97 'mul' 'mul_ln49' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.66ns)   --->   Input mux for Operation 98 '%mul_ln49_2 = mul i32 %arg2_r_9_loc_load, i32 19'
ST_22 : Operation 98 [1/1] (2.75ns)   --->   "%mul_ln49_2 = mul i32 %arg2_r_9_loc_load, i32 19" [d2.cpp:49]   --->   Operation 98 'mul' 'mul_ln49_2' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.66ns)   --->   Input mux for Operation 99 '%mul_ln49_4 = mul i32 %arg2_r_8_loc_load, i32 19'
ST_22 : Operation 99 [1/1] (2.75ns)   --->   "%mul_ln49_4 = mul i32 %arg2_r_8_loc_load, i32 19" [d2.cpp:49]   --->   Operation 99 'mul' 'mul_ln49_4' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.50>
ST_23 : Operation 100 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 100 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 101 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 101 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 102 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 102 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 103 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 103 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 104 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 104 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 105 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 105 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 106 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 106 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 107 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 107 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 108 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 109 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 109 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 110 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 110 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i32 %arg1_r_2_loc_load" [d2.cpp:49]   --->   Operation 111 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i32 %arg1_r_3_loc_load" [d2.cpp:49]   --->   Operation 112 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i32 %arg1_r_4_loc_load" [d2.cpp:49]   --->   Operation 113 'zext' 'zext_ln49_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln49_7 = zext i32 %arg1_r_9_loc_load" [d2.cpp:49]   --->   Operation 114 'zext' 'zext_ln49_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln49_9 = zext i32 %mul_ln49" [d2.cpp:49]   --->   Operation 115 'zext' 'zext_ln49_9' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.85ns)   --->   Input mux for Operation 116 '%arr = mul i64 %zext_ln49_9, i64 %zext_ln49_7'
ST_23 : Operation 116 [1/1] (2.56ns)   --->   "%arr = mul i64 %zext_ln49_9, i64 %zext_ln49_7" [d2.cpp:49]   --->   Operation 116 'mul' 'arr' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln49_10 = zext i32 %mul_ln49_2" [d2.cpp:49]   --->   Operation 117 'zext' 'zext_ln49_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln49_11 = zext i32 %mul_ln49_4" [d2.cpp:49]   --->   Operation 118 'zext' 'zext_ln49_11' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.66ns)   --->   Input mux for Operation 119 '%mul_ln49_8 = mul i32 %arg2_r_7_loc_load, i32 38'
ST_23 : Operation 119 [1/1] (2.75ns)   --->   "%mul_ln49_8 = mul i32 %arg2_r_7_loc_load, i32 38" [d2.cpp:49]   --->   Operation 119 'mul' 'mul_ln49_8' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.66ns)   --->   Input mux for Operation 120 '%mul_ln49_12 = mul i32 %arg2_r_7_loc_load, i32 19'
ST_23 : Operation 120 [1/1] (2.75ns)   --->   "%mul_ln49_12 = mul i32 %arg2_r_7_loc_load, i32 19" [d2.cpp:49]   --->   Operation 120 'mul' 'mul_ln49_12' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.66ns)   --->   Input mux for Operation 121 '%mul_ln49_14 = mul i32 %arg2_r_6_loc_load, i32 19'
ST_23 : Operation 121 [1/1] (2.75ns)   --->   "%mul_ln49_14 = mul i32 %arg2_r_6_loc_load, i32 19" [d2.cpp:49]   --->   Operation 121 'mul' 'mul_ln49_14' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.66ns)   --->   Input mux for Operation 122 '%mul_ln49_20 = mul i32 %arg2_r_5_loc_load, i32 38'
ST_23 : Operation 122 [1/1] (2.75ns)   --->   "%mul_ln49_20 = mul i32 %arg2_r_5_loc_load, i32 38" [d2.cpp:49]   --->   Operation 122 'mul' 'mul_ln49_20' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.66ns)   --->   Input mux for Operation 123 '%mul_ln49_26 = mul i32 %arg2_r_5_loc_load, i32 19'
ST_23 : Operation 123 [1/1] (2.75ns)   --->   "%mul_ln49_26 = mul i32 %arg2_r_5_loc_load, i32 19" [d2.cpp:49]   --->   Operation 123 'mul' 'mul_ln49_26' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.66ns)   --->   Input mux for Operation 124 '%mul_ln49_28 = mul i32 %arg2_r_4_loc_load, i32 19'
ST_23 : Operation 124 [1/1] (2.75ns)   --->   "%mul_ln49_28 = mul i32 %arg2_r_4_loc_load, i32 19" [d2.cpp:49]   --->   Operation 124 'mul' 'mul_ln49_28' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.85ns)   --->   Input mux for Operation 125 '%mul_ln49_30 = mul i64 %zext_ln49_9, i64 %zext_ln49_1'
ST_23 : Operation 125 [1/1] (2.56ns)   --->   "%mul_ln49_30 = mul i64 %zext_ln49_9, i64 %zext_ln49_1" [d2.cpp:49]   --->   Operation 125 'mul' 'mul_ln49_30' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.85ns)   --->   Input mux for Operation 126 '%mul_ln49_31 = mul i64 %zext_ln49_11, i64 %zext_ln49_2'
ST_23 : Operation 126 [1/1] (2.56ns)   --->   "%mul_ln49_31 = mul i64 %zext_ln49_11, i64 %zext_ln49_2" [d2.cpp:49]   --->   Operation 126 'mul' 'mul_ln49_31' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.66ns)   --->   Input mux for Operation 127 '%mul_ln49_36 = mul i32 %arg2_r_3_loc_load, i32 38'
ST_23 : Operation 127 [1/1] (2.75ns)   --->   "%mul_ln49_36 = mul i32 %arg2_r_3_loc_load, i32 38" [d2.cpp:49]   --->   Operation 127 'mul' 'mul_ln49_36' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 128 [1/1] (1.08ns)   --->   "%add_ln49_18 = add i64 %mul_ln49_31, i64 %mul_ln49_30" [d2.cpp:49]   --->   Operation 128 'add' 'add_ln49_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.85ns)   --->   Input mux for Operation 129 '%mul_ln49_38 = mul i64 %zext_ln49_10, i64 %zext_ln49'
ST_23 : Operation 129 [1/1] (2.56ns)   --->   "%mul_ln49_38 = mul i64 %zext_ln49_10, i64 %zext_ln49" [d2.cpp:49]   --->   Operation 129 'mul' 'mul_ln49_38' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.85ns)   --->   Input mux for Operation 130 '%mul_ln49_39 = mul i64 %zext_ln49_11, i64 %zext_ln49_1'
ST_23 : Operation 130 [1/1] (2.56ns)   --->   "%mul_ln49_39 = mul i64 %zext_ln49_11, i64 %zext_ln49_1" [d2.cpp:49]   --->   Operation 130 'mul' 'mul_ln49_39' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.66ns)   --->   Input mux for Operation 131 '%mul_ln49_44 = mul i32 %arg2_r_3_loc_load, i32 19'
ST_23 : Operation 131 [1/1] (2.75ns)   --->   "%mul_ln49_44 = mul i32 %arg2_r_3_loc_load, i32 19" [d2.cpp:49]   --->   Operation 131 'mul' 'mul_ln49_44' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.66ns)   --->   Input mux for Operation 132 '%mul_ln49_46 = mul i32 %arg2_r_2_loc_load, i32 19'
ST_23 : Operation 132 [1/1] (2.75ns)   --->   "%mul_ln49_46 = mul i32 %arg2_r_2_loc_load, i32 19" [d2.cpp:49]   --->   Operation 132 'mul' 'mul_ln49_46' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 133 [1/1] (1.08ns)   --->   "%add_ln49_25 = add i64 %mul_ln49_39, i64 %mul_ln49_38" [d2.cpp:49]   --->   Operation 133 'add' 'add_ln49_25' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.85ns)   --->   Input mux for Operation 134 '%mul_ln49_49 = mul i64 %zext_ln49_11, i64 %zext_ln49'
ST_23 : Operation 134 [1/1] (2.56ns)   --->   "%mul_ln49_49 = mul i64 %zext_ln49_11, i64 %zext_ln49" [d2.cpp:49]   --->   Operation 134 'mul' 'mul_ln49_49' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.66ns)   --->   Input mux for Operation 135 '%mul_ln49_56 = mul i32 %arg2_r_1_loc_load, i32 38'
ST_23 : Operation 135 [1/1] (2.75ns)   --->   "%mul_ln49_56 = mul i32 %arg2_r_1_loc_load, i32 38" [d2.cpp:49]   --->   Operation 135 'mul' 'mul_ln49_56' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.30>
ST_24 : Operation 136 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 136 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 137 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 137 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 138 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 138 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 139 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 139 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 140 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 140 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 141 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 141 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 142 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 142 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln49_3 = zext i32 %arg1_r_5_loc_load" [d2.cpp:49]   --->   Operation 143 'zext' 'zext_ln49_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln49_4 = zext i32 %arg1_r_6_loc_load" [d2.cpp:49]   --->   Operation 144 'zext' 'zext_ln49_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln49_5 = zext i32 %arg1_r_7_loc_load" [d2.cpp:49]   --->   Operation 145 'zext' 'zext_ln49_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln49_6 = zext i32 %arg1_r_8_loc_load" [d2.cpp:49]   --->   Operation 146 'zext' 'zext_ln49_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln49_8 = zext i32 %arg1_r_1_loc_load" [d2.cpp:49]   --->   Operation 147 'zext' 'zext_ln49_8' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 148 '%mul_ln49_3 = mul i64 %zext_ln49_10, i64 %zext_ln49_6'
ST_24 : Operation 148 [1/1] (2.56ns)   --->   "%mul_ln49_3 = mul i64 %zext_ln49_10, i64 %zext_ln49_6" [d2.cpp:49]   --->   Operation 148 'mul' 'mul_ln49_3' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 149 '%mul_ln49_5 = mul i64 %zext_ln49_11, i64 %zext_ln49_7'
ST_24 : Operation 149 [1/1] (2.56ns)   --->   "%mul_ln49_5 = mul i64 %zext_ln49_11, i64 %zext_ln49_7" [d2.cpp:49]   --->   Operation 149 'mul' 'mul_ln49_5' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 150 [1/1] (1.08ns)   --->   "%arr_1 = add i64 %mul_ln49_3, i64 %mul_ln49_5" [d2.cpp:49]   --->   Operation 150 'add' 'arr_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 151 '%mul_ln49_6 = mul i64 %zext_ln49_9, i64 %zext_ln49_5'
ST_24 : Operation 151 [1/1] (2.56ns)   --->   "%mul_ln49_6 = mul i64 %zext_ln49_9, i64 %zext_ln49_5" [d2.cpp:49]   --->   Operation 151 'mul' 'mul_ln49_6' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 152 '%mul_ln49_7 = mul i64 %zext_ln49_11, i64 %zext_ln49_6'
ST_24 : Operation 152 [1/1] (2.56ns)   --->   "%mul_ln49_7 = mul i64 %zext_ln49_11, i64 %zext_ln49_6" [d2.cpp:49]   --->   Operation 152 'mul' 'mul_ln49_7' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln49_12 = zext i32 %mul_ln49_8" [d2.cpp:49]   --->   Operation 153 'zext' 'zext_ln49_12' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 154 '%mul_ln49_9 = mul i64 %zext_ln49_12, i64 %zext_ln49_7'
ST_24 : Operation 154 [1/1] (2.56ns)   --->   "%mul_ln49_9 = mul i64 %zext_ln49_12, i64 %zext_ln49_7" [d2.cpp:49]   --->   Operation 154 'mul' 'mul_ln49_9' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_1 = add i64 %mul_ln49_9, i64 %mul_ln49_6" [d2.cpp:49]   --->   Operation 155 'add' 'add_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 156 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_2 = add i64 %add_ln49_1, i64 %mul_ln49_7" [d2.cpp:49]   --->   Operation 156 'add' 'arr_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 157 '%mul_ln49_10 = mul i64 %zext_ln49_10, i64 %zext_ln49_4'
ST_24 : Operation 157 [1/1] (2.56ns)   --->   "%mul_ln49_10 = mul i64 %zext_ln49_10, i64 %zext_ln49_4" [d2.cpp:49]   --->   Operation 157 'mul' 'mul_ln49_10' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 158 '%mul_ln49_11 = mul i64 %zext_ln49_11, i64 %zext_ln49_5'
ST_24 : Operation 158 [1/1] (2.56ns)   --->   "%mul_ln49_11 = mul i64 %zext_ln49_11, i64 %zext_ln49_5" [d2.cpp:49]   --->   Operation 158 'mul' 'mul_ln49_11' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln49_13 = zext i32 %mul_ln49_12" [d2.cpp:49]   --->   Operation 159 'zext' 'zext_ln49_13' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 160 '%mul_ln49_13 = mul i64 %zext_ln49_13, i64 %zext_ln49_6'
ST_24 : Operation 160 [1/1] (2.56ns)   --->   "%mul_ln49_13 = mul i64 %zext_ln49_13, i64 %zext_ln49_6" [d2.cpp:49]   --->   Operation 160 'mul' 'mul_ln49_13' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln49_14 = zext i32 %mul_ln49_14" [d2.cpp:49]   --->   Operation 161 'zext' 'zext_ln49_14' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 162 '%mul_ln49_15 = mul i64 %zext_ln49_14, i64 %zext_ln49_7'
ST_24 : Operation 162 [1/1] (2.56ns)   --->   "%mul_ln49_15 = mul i64 %zext_ln49_14, i64 %zext_ln49_7" [d2.cpp:49]   --->   Operation 162 'mul' 'mul_ln49_15' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_3 = add i64 %mul_ln49_13, i64 %mul_ln49_15" [d2.cpp:49]   --->   Operation 163 'add' 'add_ln49_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 164 [1/1] (1.08ns)   --->   "%add_ln49_4 = add i64 %mul_ln49_11, i64 %mul_ln49_10" [d2.cpp:49]   --->   Operation 164 'add' 'add_ln49_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 165 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_3 = add i64 %add_ln49_4, i64 %add_ln49_3" [d2.cpp:49]   --->   Operation 165 'add' 'arr_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 166 '%mul_ln49_16 = mul i64 %zext_ln49_9, i64 %zext_ln49_3'
ST_24 : Operation 166 [1/1] (2.56ns)   --->   "%mul_ln49_16 = mul i64 %zext_ln49_9, i64 %zext_ln49_3" [d2.cpp:49]   --->   Operation 166 'mul' 'mul_ln49_16' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 167 '%mul_ln49_17 = mul i64 %zext_ln49_11, i64 %zext_ln49_4'
ST_24 : Operation 167 [1/1] (2.56ns)   --->   "%mul_ln49_17 = mul i64 %zext_ln49_11, i64 %zext_ln49_4" [d2.cpp:49]   --->   Operation 167 'mul' 'mul_ln49_17' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 168 '%mul_ln49_18 = mul i64 %zext_ln49_12, i64 %zext_ln49_5'
ST_24 : Operation 168 [1/1] (2.56ns)   --->   "%mul_ln49_18 = mul i64 %zext_ln49_12, i64 %zext_ln49_5" [d2.cpp:49]   --->   Operation 168 'mul' 'mul_ln49_18' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 169 '%mul_ln49_19 = mul i64 %zext_ln49_14, i64 %zext_ln49_6'
ST_24 : Operation 169 [1/1] (2.56ns)   --->   "%mul_ln49_19 = mul i64 %zext_ln49_14, i64 %zext_ln49_6" [d2.cpp:49]   --->   Operation 169 'mul' 'mul_ln49_19' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln49_15 = zext i32 %mul_ln49_20" [d2.cpp:49]   --->   Operation 170 'zext' 'zext_ln49_15' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 171 '%mul_ln49_21 = mul i64 %zext_ln49_15, i64 %zext_ln49_7'
ST_24 : Operation 171 [1/1] (2.56ns)   --->   "%mul_ln49_21 = mul i64 %zext_ln49_15, i64 %zext_ln49_7" [d2.cpp:49]   --->   Operation 171 'mul' 'mul_ln49_21' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_6 = add i64 %mul_ln49_19, i64 %mul_ln49_21" [d2.cpp:49]   --->   Operation 172 'add' 'add_ln49_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_7 = add i64 %mul_ln49_17, i64 %mul_ln49_16" [d2.cpp:49]   --->   Operation 173 'add' 'add_ln49_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 174 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln49_8 = add i64 %add_ln49_7, i64 %mul_ln49_18" [d2.cpp:49]   --->   Operation 174 'add' 'add_ln49_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 175 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_4 = add i64 %add_ln49_8, i64 %add_ln49_6" [d2.cpp:49]   --->   Operation 175 'add' 'arr_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 176 '%mul_ln49_22 = mul i64 %zext_ln49_10, i64 %zext_ln49_2'
ST_24 : Operation 176 [1/1] (2.56ns)   --->   "%mul_ln49_22 = mul i64 %zext_ln49_10, i64 %zext_ln49_2" [d2.cpp:49]   --->   Operation 176 'mul' 'mul_ln49_22' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 177 '%mul_ln49_23 = mul i64 %zext_ln49_11, i64 %zext_ln49_3'
ST_24 : Operation 177 [1/1] (2.56ns)   --->   "%mul_ln49_23 = mul i64 %zext_ln49_11, i64 %zext_ln49_3" [d2.cpp:49]   --->   Operation 177 'mul' 'mul_ln49_23' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 178 '%mul_ln49_24 = mul i64 %zext_ln49_13, i64 %zext_ln49_4'
ST_24 : Operation 178 [1/1] (2.56ns)   --->   "%mul_ln49_24 = mul i64 %zext_ln49_13, i64 %zext_ln49_4" [d2.cpp:49]   --->   Operation 178 'mul' 'mul_ln49_24' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 179 '%mul_ln49_25 = mul i64 %zext_ln49_14, i64 %zext_ln49_5'
ST_24 : Operation 179 [1/1] (2.56ns)   --->   "%mul_ln49_25 = mul i64 %zext_ln49_14, i64 %zext_ln49_5" [d2.cpp:49]   --->   Operation 179 'mul' 'mul_ln49_25' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln49_16 = zext i32 %mul_ln49_26" [d2.cpp:49]   --->   Operation 180 'zext' 'zext_ln49_16' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 181 '%mul_ln49_27 = mul i64 %zext_ln49_16, i64 %zext_ln49_6'
ST_24 : Operation 181 [1/1] (2.56ns)   --->   "%mul_ln49_27 = mul i64 %zext_ln49_16, i64 %zext_ln49_6" [d2.cpp:49]   --->   Operation 181 'mul' 'mul_ln49_27' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln49_17 = zext i32 %mul_ln49_28" [d2.cpp:49]   --->   Operation 182 'zext' 'zext_ln49_17' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 183 '%mul_ln49_29 = mul i64 %zext_ln49_17, i64 %zext_ln49_7'
ST_24 : Operation 183 [1/1] (2.56ns)   --->   "%mul_ln49_29 = mul i64 %zext_ln49_17, i64 %zext_ln49_7" [d2.cpp:49]   --->   Operation 183 'mul' 'mul_ln49_29' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 184 [1/1] (1.08ns)   --->   "%add_ln49_10 = add i64 %mul_ln49_29, i64 %mul_ln49_25" [d2.cpp:49]   --->   Operation 184 'add' 'add_ln49_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_11 = add i64 %add_ln49_10, i64 %mul_ln49_27" [d2.cpp:49]   --->   Operation 185 'add' 'add_ln49_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_12 = add i64 %mul_ln49_23, i64 %mul_ln49_22" [d2.cpp:49]   --->   Operation 186 'add' 'add_ln49_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 187 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln49_13 = add i64 %add_ln49_12, i64 %mul_ln49_24" [d2.cpp:49]   --->   Operation 187 'add' 'add_ln49_13' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 188 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_5 = add i64 %add_ln49_13, i64 %add_ln49_11" [d2.cpp:49]   --->   Operation 188 'add' 'arr_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 189 '%mul_ln49_32 = mul i64 %zext_ln49_12, i64 %zext_ln49_3'
ST_24 : Operation 189 [1/1] (2.56ns)   --->   "%mul_ln49_32 = mul i64 %zext_ln49_12, i64 %zext_ln49_3" [d2.cpp:49]   --->   Operation 189 'mul' 'mul_ln49_32' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 190 '%mul_ln49_33 = mul i64 %zext_ln49_14, i64 %zext_ln49_4'
ST_24 : Operation 190 [1/1] (2.56ns)   --->   "%mul_ln49_33 = mul i64 %zext_ln49_14, i64 %zext_ln49_4" [d2.cpp:49]   --->   Operation 190 'mul' 'mul_ln49_33' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 191 '%mul_ln49_34 = mul i64 %zext_ln49_15, i64 %zext_ln49_5'
ST_24 : Operation 191 [1/1] (2.56ns)   --->   "%mul_ln49_34 = mul i64 %zext_ln49_15, i64 %zext_ln49_5" [d2.cpp:49]   --->   Operation 191 'mul' 'mul_ln49_34' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 192 '%mul_ln49_35 = mul i64 %zext_ln49_17, i64 %zext_ln49_6'
ST_24 : Operation 192 [1/1] (2.56ns)   --->   "%mul_ln49_35 = mul i64 %zext_ln49_17, i64 %zext_ln49_6" [d2.cpp:49]   --->   Operation 192 'mul' 'mul_ln49_35' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln49_18 = zext i32 %mul_ln49_36" [d2.cpp:49]   --->   Operation 193 'zext' 'zext_ln49_18' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 194 '%mul_ln49_37 = mul i64 %zext_ln49_18, i64 %zext_ln49_7'
ST_24 : Operation 194 [1/1] (2.56ns)   --->   "%mul_ln49_37 = mul i64 %zext_ln49_18, i64 %zext_ln49_7" [d2.cpp:49]   --->   Operation 194 'mul' 'mul_ln49_37' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 195 [1/1] (1.08ns)   --->   "%add_ln49_15 = add i64 %mul_ln49_37, i64 %mul_ln49_34" [d2.cpp:49]   --->   Operation 195 'add' 'add_ln49_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_16 = add i64 %add_ln49_15, i64 %mul_ln49_35" [d2.cpp:49]   --->   Operation 196 'add' 'add_ln49_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_17 = add i64 %mul_ln49_33, i64 %mul_ln49_32" [d2.cpp:49]   --->   Operation 197 'add' 'add_ln49_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 198 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln49_19 = add i64 %add_ln49_18, i64 %add_ln49_17" [d2.cpp:49]   --->   Operation 198 'add' 'add_ln49_19' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 199 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_6 = add i64 %add_ln49_19, i64 %add_ln49_16" [d2.cpp:49]   --->   Operation 199 'add' 'arr_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 200 '%mul_ln49_40 = mul i64 %zext_ln49_13, i64 %zext_ln49_2'
ST_24 : Operation 200 [1/1] (2.56ns)   --->   "%mul_ln49_40 = mul i64 %zext_ln49_13, i64 %zext_ln49_2" [d2.cpp:49]   --->   Operation 200 'mul' 'mul_ln49_40' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 201 '%mul_ln49_41 = mul i64 %zext_ln49_14, i64 %zext_ln49_3'
ST_24 : Operation 201 [1/1] (2.56ns)   --->   "%mul_ln49_41 = mul i64 %zext_ln49_14, i64 %zext_ln49_3" [d2.cpp:49]   --->   Operation 201 'mul' 'mul_ln49_41' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 202 '%mul_ln49_42 = mul i64 %zext_ln49_16, i64 %zext_ln49_4'
ST_24 : Operation 202 [1/1] (2.56ns)   --->   "%mul_ln49_42 = mul i64 %zext_ln49_16, i64 %zext_ln49_4" [d2.cpp:49]   --->   Operation 202 'mul' 'mul_ln49_42' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 203 '%mul_ln49_43 = mul i64 %zext_ln49_17, i64 %zext_ln49_5'
ST_24 : Operation 203 [1/1] (2.56ns)   --->   "%mul_ln49_43 = mul i64 %zext_ln49_17, i64 %zext_ln49_5" [d2.cpp:49]   --->   Operation 203 'mul' 'mul_ln49_43' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln49_19 = zext i32 %mul_ln49_44" [d2.cpp:49]   --->   Operation 204 'zext' 'zext_ln49_19' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 205 '%mul_ln49_45 = mul i64 %zext_ln49_19, i64 %zext_ln49_6'
ST_24 : Operation 205 [1/1] (2.56ns)   --->   "%mul_ln49_45 = mul i64 %zext_ln49_19, i64 %zext_ln49_6" [d2.cpp:49]   --->   Operation 205 'mul' 'mul_ln49_45' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln49_20 = zext i32 %mul_ln49_46" [d2.cpp:49]   --->   Operation 206 'zext' 'zext_ln49_20' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 207 '%mul_ln49_47 = mul i64 %zext_ln49_20, i64 %zext_ln49_7'
ST_24 : Operation 207 [1/1] (2.56ns)   --->   "%mul_ln49_47 = mul i64 %zext_ln49_20, i64 %zext_ln49_7" [d2.cpp:49]   --->   Operation 207 'mul' 'mul_ln49_47' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 208 [1/1] (1.08ns)   --->   "%add_ln49_21 = add i64 %mul_ln49_45, i64 %mul_ln49_47" [d2.cpp:49]   --->   Operation 208 'add' 'add_ln49_21' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 209 [1/1] (1.08ns)   --->   "%add_ln49_22 = add i64 %mul_ln49_43, i64 %mul_ln49_42" [d2.cpp:49]   --->   Operation 209 'add' 'add_ln49_22' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_23 = add i64 %add_ln49_22, i64 %add_ln49_21" [d2.cpp:49]   --->   Operation 210 'add' 'add_ln49_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_24 = add i64 %mul_ln49_41, i64 %mul_ln49_40" [d2.cpp:49]   --->   Operation 211 'add' 'add_ln49_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 212 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln49_26 = add i64 %add_ln49_25, i64 %add_ln49_24" [d2.cpp:49]   --->   Operation 212 'add' 'add_ln49_26' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 213 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_7 = add i64 %add_ln49_26, i64 %add_ln49_23" [d2.cpp:49]   --->   Operation 213 'add' 'arr_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 214 '%mul_ln49_48 = mul i64 %zext_ln49_9, i64 %zext_ln49_8'
ST_24 : Operation 214 [1/1] (2.56ns)   --->   "%mul_ln49_48 = mul i64 %zext_ln49_9, i64 %zext_ln49_8" [d2.cpp:49]   --->   Operation 214 'mul' 'mul_ln49_48' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 215 '%mul_ln49_50 = mul i64 %zext_ln49_12, i64 %zext_ln49_1'
ST_24 : Operation 215 [1/1] (2.56ns)   --->   "%mul_ln49_50 = mul i64 %zext_ln49_12, i64 %zext_ln49_1" [d2.cpp:49]   --->   Operation 215 'mul' 'mul_ln49_50' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 216 '%mul_ln49_51 = mul i64 %zext_ln49_14, i64 %zext_ln49_2'
ST_24 : Operation 216 [1/1] (2.56ns)   --->   "%mul_ln49_51 = mul i64 %zext_ln49_14, i64 %zext_ln49_2" [d2.cpp:49]   --->   Operation 216 'mul' 'mul_ln49_51' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 217 '%mul_ln49_52 = mul i64 %zext_ln49_15, i64 %zext_ln49_3'
ST_24 : Operation 217 [1/1] (2.56ns)   --->   "%mul_ln49_52 = mul i64 %zext_ln49_15, i64 %zext_ln49_3" [d2.cpp:49]   --->   Operation 217 'mul' 'mul_ln49_52' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 218 '%mul_ln49_53 = mul i64 %zext_ln49_17, i64 %zext_ln49_4'
ST_24 : Operation 218 [1/1] (2.56ns)   --->   "%mul_ln49_53 = mul i64 %zext_ln49_17, i64 %zext_ln49_4" [d2.cpp:49]   --->   Operation 218 'mul' 'mul_ln49_53' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 219 '%mul_ln49_54 = mul i64 %zext_ln49_18, i64 %zext_ln49_5'
ST_24 : Operation 219 [1/1] (2.56ns)   --->   "%mul_ln49_54 = mul i64 %zext_ln49_18, i64 %zext_ln49_5" [d2.cpp:49]   --->   Operation 219 'mul' 'mul_ln49_54' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 220 '%mul_ln49_55 = mul i64 %zext_ln49_20, i64 %zext_ln49_6'
ST_24 : Operation 220 [1/1] (2.56ns)   --->   "%mul_ln49_55 = mul i64 %zext_ln49_20, i64 %zext_ln49_6" [d2.cpp:49]   --->   Operation 220 'mul' 'mul_ln49_55' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln49_21 = zext i32 %mul_ln49_56" [d2.cpp:49]   --->   Operation 221 'zext' 'zext_ln49_21' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.85ns)   --->   Input mux for Operation 222 '%mul_ln49_57 = mul i64 %zext_ln49_21, i64 %zext_ln49_7'
ST_24 : Operation 222 [1/1] (2.56ns)   --->   "%mul_ln49_57 = mul i64 %zext_ln49_21, i64 %zext_ln49_7" [d2.cpp:49]   --->   Operation 222 'mul' 'mul_ln49_57' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 223 [1/1] (1.08ns)   --->   "%add_ln49_28 = add i64 %mul_ln49_55, i64 %mul_ln49_57" [d2.cpp:49]   --->   Operation 223 'add' 'add_ln49_28' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 224 [1/1] (1.08ns)   --->   "%add_ln49_29 = add i64 %mul_ln49_54, i64 %mul_ln49_53" [d2.cpp:49]   --->   Operation 224 'add' 'add_ln49_29' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_30 = add i64 %add_ln49_29, i64 %add_ln49_28" [d2.cpp:49]   --->   Operation 225 'add' 'add_ln49_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_31 = add i64 %mul_ln49_52, i64 %mul_ln49_51" [d2.cpp:49]   --->   Operation 226 'add' 'add_ln49_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_32 = add i64 %mul_ln49_49, i64 %mul_ln49_48" [d2.cpp:49]   --->   Operation 227 'add' 'add_ln49_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 228 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln49_33 = add i64 %add_ln49_32, i64 %mul_ln49_50" [d2.cpp:49]   --->   Operation 228 'add' 'add_ln49_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 229 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln49_34 = add i64 %add_ln49_33, i64 %add_ln49_31" [d2.cpp:49]   --->   Operation 229 'add' 'add_ln49_34' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 230 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_8 = add i64 %add_ln49_34, i64 %add_ln49_30" [d2.cpp:49]   --->   Operation 230 'add' 'arr_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 231 [2/2] (0.42ns)   --->   "%call_ln49 = call void @fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5, i64 %arr_8, i64 %arr_7, i64 %arr_6, i64 %arr_5, i64 %arr_4, i64 %arr_3, i64 %arr_2, i64 %arr_1, i64 %arr, i32 %arg1_r_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_9_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_9_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_8_loc_load, i64 %add129_9226_loc, i64 %add129_8225_loc, i64 %add129_7224_loc, i64 %add129_6223_loc, i64 %add129_5222_loc, i64 %add129_4221_loc, i64 %add129_3220_loc, i64 %add129_2219_loc, i64 %add129_1218_loc, i64 %add129217_loc" [d2.cpp:49]   --->   Operation 231 'call' 'call_ln49' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.79>
ST_25 : Operation 232 [1/2] (0.79ns)   --->   "%call_ln49 = call void @fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5, i64 %arr_8, i64 %arr_7, i64 %arr_6, i64 %arr_5, i64 %arr_4, i64 %arr_3, i64 %arr_2, i64 %arr_1, i64 %arr, i32 %arg1_r_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_9_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_9_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_8_loc_load, i64 %add129_9226_loc, i64 %add129_8225_loc, i64 %add129_7224_loc, i64 %add129_6223_loc, i64 %add129_5222_loc, i64 %add129_4221_loc, i64 %add129_3220_loc, i64 %add129_2219_loc, i64 %add129_1218_loc, i64 %add129217_loc" [d2.cpp:49]   --->   Operation 232 'call' 'call_ln49' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 3.25>
ST_26 : Operation 233 [1/1] (0.00ns)   --->   "%add129_9226_loc_load = load i64 %add129_9226_loc"   --->   Operation 233 'load' 'add129_9226_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 234 [1/1] (0.00ns)   --->   "%add129_8225_loc_load = load i64 %add129_8225_loc"   --->   Operation 234 'load' 'add129_8225_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%add129_7224_loc_load = load i64 %add129_7224_loc"   --->   Operation 235 'load' 'add129_7224_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%add129_6223_loc_load = load i64 %add129_6223_loc"   --->   Operation 236 'load' 'add129_6223_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i64 %add129_9226_loc_load" [d2.cpp:74]   --->   Operation 237 'trunc' 'trunc_ln74' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add129_9226_loc_load, i32 26, i32 63" [d2.cpp:74]   --->   Operation 238 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i38 %lshr_ln" [d2.cpp:74]   --->   Operation 239 'zext' 'zext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln74_1 = trunc i64 %add129_8225_loc_load" [d2.cpp:74]   --->   Operation 240 'trunc' 'trunc_ln74_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln74_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add129_9226_loc_load, i32 26, i32 50" [d2.cpp:74]   --->   Operation 241 'partselect' 'trunc_ln74_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 242 [1/1] (1.08ns)   --->   "%add_ln74 = add i64 %zext_ln74_1, i64 %add129_8225_loc_load" [d2.cpp:74]   --->   Operation 242 'add' 'add_ln74' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 243 [1/1] (0.00ns)   --->   "%lshr_ln74_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln74, i32 25, i32 63" [d2.cpp:74]   --->   Operation 243 'partselect' 'lshr_ln74_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i39 %lshr_ln74_1" [d2.cpp:74]   --->   Operation 244 'zext' 'zext_ln74_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln74_2 = trunc i64 %add129_7224_loc_load" [d2.cpp:74]   --->   Operation 245 'trunc' 'trunc_ln74_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln74_5 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln74, i32 25, i32 50" [d2.cpp:74]   --->   Operation 246 'partselect' 'trunc_ln74_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 247 [1/1] (1.08ns)   --->   "%add_ln74_1 = add i64 %zext_ln74_2, i64 %add129_7224_loc_load" [d2.cpp:74]   --->   Operation 247 'add' 'add_ln74_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 248 [1/1] (0.00ns)   --->   "%lshr_ln74_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln74_1, i32 26, i32 63" [d2.cpp:74]   --->   Operation 248 'partselect' 'lshr_ln74_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i38 %lshr_ln74_2" [d2.cpp:74]   --->   Operation 249 'zext' 'zext_ln74_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln74_4 = trunc i64 %add129_6223_loc_load" [d2.cpp:74]   --->   Operation 250 'trunc' 'trunc_ln74_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln74_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln74_1, i32 26, i32 50" [d2.cpp:74]   --->   Operation 251 'partselect' 'trunc_ln74_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 252 [1/1] (1.08ns)   --->   "%add_ln74_2 = add i64 %zext_ln74_3, i64 %add129_6223_loc_load" [d2.cpp:74]   --->   Operation 252 'add' 'add_ln74_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 253 [1/1] (0.00ns)   --->   "%lshr_ln74_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln74_2, i32 25, i32 63" [d2.cpp:74]   --->   Operation 253 'partselect' 'lshr_ln74_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln74_9 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln74_2, i32 25, i32 50" [d2.cpp:74]   --->   Operation 254 'partselect' 'trunc_ln74_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 255 [1/1] (0.94ns)   --->   "%add_ln75_1 = add i25 %trunc_ln74_3, i25 %trunc_ln74_1" [d2.cpp:75]   --->   Operation 255 'add' 'add_ln75_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 256 [1/1] (0.95ns)   --->   "%add_ln76_1 = add i26 %trunc_ln74_5, i26 %trunc_ln74_2" [d2.cpp:76]   --->   Operation 256 'add' 'add_ln76_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 257 [1/1] (0.94ns)   --->   "%out1_w_3 = add i25 %trunc_ln74_7, i25 %trunc_ln74_4" [d2.cpp:77]   --->   Operation 257 'add' 'out1_w_3' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 258 [1/1] (0.00ns)   --->   "%add129_5222_loc_load = load i64 %add129_5222_loc"   --->   Operation 258 'load' 'add129_5222_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 259 [1/1] (0.00ns)   --->   "%add129_4221_loc_load = load i64 %add129_4221_loc"   --->   Operation 259 'load' 'add129_4221_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 260 [1/1] (0.00ns)   --->   "%add129_3220_loc_load = load i64 %add129_3220_loc"   --->   Operation 260 'load' 'add129_3220_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 261 [1/1] (0.00ns)   --->   "%add129_2219_loc_load = load i64 %add129_2219_loc"   --->   Operation 261 'load' 'add129_2219_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 262 [1/1] (0.00ns)   --->   "%add129_1218_loc_load = load i64 %add129_1218_loc"   --->   Operation 262 'load' 'add129_1218_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 263 [1/1] (0.00ns)   --->   "%add129217_loc_load = load i64 %add129217_loc"   --->   Operation 263 'load' 'add129217_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln74_4 = zext i39 %lshr_ln74_3" [d2.cpp:74]   --->   Operation 264 'zext' 'zext_ln74_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln74_6 = trunc i64 %add129_5222_loc_load" [d2.cpp:74]   --->   Operation 265 'trunc' 'trunc_ln74_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 266 [1/1] (1.08ns)   --->   "%add_ln74_3 = add i64 %zext_ln74_4, i64 %add129_5222_loc_load" [d2.cpp:74]   --->   Operation 266 'add' 'add_ln74_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 267 [1/1] (0.00ns)   --->   "%lshr_ln74_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln74_3, i32 26, i32 63" [d2.cpp:74]   --->   Operation 267 'partselect' 'lshr_ln74_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln74_5 = zext i38 %lshr_ln74_4" [d2.cpp:74]   --->   Operation 268 'zext' 'zext_ln74_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln74_8 = trunc i64 %add129_4221_loc_load" [d2.cpp:74]   --->   Operation 269 'trunc' 'trunc_ln74_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln74_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln74_3, i32 26, i32 50" [d2.cpp:74]   --->   Operation 270 'partselect' 'trunc_ln74_s' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 271 [1/1] (1.08ns)   --->   "%add_ln74_4 = add i64 %zext_ln74_5, i64 %add129_4221_loc_load" [d2.cpp:74]   --->   Operation 271 'add' 'add_ln74_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 272 [1/1] (0.00ns)   --->   "%lshr_ln74_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln74_4, i32 25, i32 63" [d2.cpp:74]   --->   Operation 272 'partselect' 'lshr_ln74_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln74_6 = zext i39 %lshr_ln74_5" [d2.cpp:74]   --->   Operation 273 'zext' 'zext_ln74_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln74_10 = trunc i64 %add129_3220_loc_load" [d2.cpp:74]   --->   Operation 274 'trunc' 'trunc_ln74_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln74_11 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln74_4, i32 25, i32 50" [d2.cpp:74]   --->   Operation 275 'partselect' 'trunc_ln74_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 276 [1/1] (1.08ns)   --->   "%add_ln74_5 = add i64 %zext_ln74_6, i64 %add129_3220_loc_load" [d2.cpp:74]   --->   Operation 276 'add' 'add_ln74_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 277 [1/1] (0.00ns)   --->   "%lshr_ln74_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln74_5, i32 26, i32 63" [d2.cpp:74]   --->   Operation 277 'partselect' 'lshr_ln74_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln74_7 = zext i38 %lshr_ln74_6" [d2.cpp:74]   --->   Operation 278 'zext' 'zext_ln74_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln74_12 = trunc i64 %add129_2219_loc_load" [d2.cpp:74]   --->   Operation 279 'trunc' 'trunc_ln74_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln74_13 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln74_5, i32 26, i32 50" [d2.cpp:74]   --->   Operation 280 'partselect' 'trunc_ln74_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 281 [1/1] (1.08ns)   --->   "%add_ln74_6 = add i64 %zext_ln74_7, i64 %add129_2219_loc_load" [d2.cpp:74]   --->   Operation 281 'add' 'add_ln74_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 282 [1/1] (0.00ns)   --->   "%lshr_ln74_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln74_6, i32 25, i32 63" [d2.cpp:74]   --->   Operation 282 'partselect' 'lshr_ln74_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln74_8 = zext i39 %lshr_ln74_7" [d2.cpp:74]   --->   Operation 283 'zext' 'zext_ln74_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln74_14 = trunc i64 %add129_1218_loc_load" [d2.cpp:74]   --->   Operation 284 'trunc' 'trunc_ln74_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln74_15 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln74_6, i32 25, i32 50" [d2.cpp:74]   --->   Operation 285 'partselect' 'trunc_ln74_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 286 [1/1] (1.08ns)   --->   "%add_ln74_7 = add i64 %zext_ln74_8, i64 %add129_1218_loc_load" [d2.cpp:74]   --->   Operation 286 'add' 'add_ln74_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 287 [1/1] (0.00ns)   --->   "%lshr_ln74_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln74_7, i32 26, i32 63" [d2.cpp:74]   --->   Operation 287 'partselect' 'lshr_ln74_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln74_9 = zext i38 %lshr_ln74_8" [d2.cpp:74]   --->   Operation 288 'zext' 'zext_ln74_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln74_16 = trunc i64 %add129217_loc_load" [d2.cpp:74]   --->   Operation 289 'trunc' 'trunc_ln74_16' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln74_17 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln74_7, i32 26, i32 50" [d2.cpp:74]   --->   Operation 290 'partselect' 'trunc_ln74_17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 291 [1/1] (1.08ns)   --->   "%add_ln74_8 = add i64 %zext_ln74_9, i64 %add129217_loc_load" [d2.cpp:74]   --->   Operation 291 'add' 'add_ln74_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln74_18 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln74_8, i32 25, i32 63" [d2.cpp:74]   --->   Operation 292 'partselect' 'trunc_ln74_18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 293 [1/1] (0.95ns)   --->   "%out1_w_4 = add i26 %trunc_ln74_9, i26 %trunc_ln74_6" [d2.cpp:78]   --->   Operation 293 'add' 'out1_w_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 294 [1/1] (0.94ns)   --->   "%out1_w_5 = add i25 %trunc_ln74_s, i25 %trunc_ln74_8" [d2.cpp:79]   --->   Operation 294 'add' 'out1_w_5' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 295 [1/1] (0.95ns)   --->   "%out1_w_6 = add i26 %trunc_ln74_11, i26 %trunc_ln74_10" [d2.cpp:80]   --->   Operation 295 'add' 'out1_w_6' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 296 [1/1] (0.94ns)   --->   "%out1_w_7 = add i25 %trunc_ln74_13, i25 %trunc_ln74_12" [d2.cpp:81]   --->   Operation 296 'add' 'out1_w_7' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 297 [1/1] (0.95ns)   --->   "%out1_w_8 = add i26 %trunc_ln74_15, i26 %trunc_ln74_14" [d2.cpp:82]   --->   Operation 297 'add' 'out1_w_8' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 298 [1/1] (0.94ns)   --->   "%out1_w_9 = add i25 %trunc_ln74_17, i25 %trunc_ln74_16" [d2.cpp:83]   --->   Operation 298 'add' 'out1_w_9' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i62 %trunc_ln87_1" [d2.cpp:87]   --->   Operation 299 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 300 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln87" [d2.cpp:87]   --->   Operation 300 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 301 [1/1] (7.30ns)   --->   "%empty_29 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_2, i32 10" [d2.cpp:87]   --->   Operation 301 'writereq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.17>
ST_28 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i39 %trunc_ln74_18" [d2.cpp:74]   --->   Operation 302 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 303 [1/1] (3.45ns)   --->   "%mul_ln74 = mul i44 %zext_ln74, i44 19" [d2.cpp:74]   --->   Operation 303 'mul' 'mul_ln74' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln74_19 = trunc i44 %mul_ln74" [d2.cpp:74]   --->   Operation 304 'trunc' 'trunc_ln74_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 305 [1/1] (0.95ns)   --->   "%out1_w = add i26 %trunc_ln74_19, i26 %trunc_ln74" [d2.cpp:74]   --->   Operation 305 'add' 'out1_w' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i26 %trunc_ln74" [d2.cpp:75]   --->   Operation 306 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 307 [1/1] (1.06ns)   --->   "%add_ln75 = add i44 %mul_ln74, i44 %zext_ln75" [d2.cpp:75]   --->   Operation 307 'add' 'add_ln75' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln75, i32 26, i32 43" [d2.cpp:75]   --->   Operation 308 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i18 %tmp_s" [d2.cpp:75]   --->   Operation 309 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i18 %tmp_s" [d2.cpp:75]   --->   Operation 310 'zext' 'zext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 311 [1/1] (0.94ns)   --->   "%out1_w_1 = add i25 %zext_ln75_2, i25 %add_ln75_1" [d2.cpp:75]   --->   Operation 311 'add' 'out1_w_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i25 %add_ln75_1" [d2.cpp:76]   --->   Operation 312 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 313 [1/1] (0.94ns)   --->   "%add_ln76 = add i26 %zext_ln75_1, i26 %zext_ln76" [d2.cpp:76]   --->   Operation 313 'add' 'add_ln76' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 314 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln76, i32 25" [d2.cpp:76]   --->   Operation 314 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i1 %tmp" [d2.cpp:76]   --->   Operation 315 'zext' 'zext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i26 %add_ln76_1" [d2.cpp:76]   --->   Operation 316 'zext' 'zext_ln76_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 317 [1/1] (0.95ns)   --->   "%out1_w_2 = add i27 %zext_ln76_2, i27 %zext_ln76_1" [d2.cpp:76]   --->   Operation 317 'add' 'out1_w_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 318 [2/2] (0.75ns)   --->   "%call_ln87 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln87_1, i26 %out1_w, i25 %out1_w_1, i27 %out1_w_2, i25 %out1_w_3, i26 %out1_w_4, i25 %out1_w_5, i26 %out1_w_6, i25 %out1_w_7, i26 %out1_w_8, i25 %out1_w_9" [d2.cpp:87]   --->   Operation 318 'call' 'call_ln87' <Predicate = true> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 319 [1/2] (0.00ns)   --->   "%call_ln87 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln87_1, i26 %out1_w, i25 %out1_w_1, i27 %out1_w_2, i25 %out1_w_3, i26 %out1_w_4, i25 %out1_w_5, i26 %out1_w_6, i25 %out1_w_7, i26 %out1_w_8, i25 %out1_w_9" [d2.cpp:87]   --->   Operation 319 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 320 [5/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:92]   --->   Operation 320 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 321 [4/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:92]   --->   Operation 321 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 322 [3/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:92]   --->   Operation 322 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 323 [2/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:92]   --->   Operation 323 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 324 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [d2.cpp:3]   --->   Operation 324 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 325 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_7, i32 0, i32 0, void @empty_14, i32 0, i32 10, void @empty, void @empty_0, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 325 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 326 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 326 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 327 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 327 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 328 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 328 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 329 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 329 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 330 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 330 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 331 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 331 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 332 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 332 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 333 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 333 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 334 [1/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:92]   --->   Operation 334 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 335 [1/1] (0.00ns)   --->   "%ret_ln92 = ret" [d2.cpp:92]   --->   Operation 335 'ret' 'ret_ln92' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d2.cpp:24) [50]  (0.000 ns)
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [51]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [51]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [51]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [51]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [51]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [51]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [51]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [51]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln24', d2.cpp:24) to 'fiat_25519_carry_mul_Pipeline_ARRAY_1_READ' [52]  (1.224 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d2.cpp:31) [65]  (0.000 ns)
	bus request operation ('empty_28', d2.cpp:31) on port 'mem' (d2.cpp:31) [66]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_28', d2.cpp:31) on port 'mem' (d2.cpp:31) [66]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_28', d2.cpp:31) on port 'mem' (d2.cpp:31) [66]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_28', d2.cpp:31) on port 'mem' (d2.cpp:31) [66]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_28', d2.cpp:31) on port 'mem' (d2.cpp:31) [66]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_28', d2.cpp:31) on port 'mem' (d2.cpp:31) [66]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_28', d2.cpp:31) on port 'mem' (d2.cpp:31) [66]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_28', d2.cpp:31) on port 'mem' (d2.cpp:31) [66]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln31', d2.cpp:31) to 'fiat_25519_carry_mul_Pipeline_ARRAY_2_READ' [67]  (1.224 ns)

 <State 22>: 3.420ns
The critical path consists of the following:
	'load' operation ('arg2_r_9_loc_load') on local variable 'arg2_r_9_loc' [68]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.664 ns)
'mul' operation ('mul_ln49', d2.cpp:49) [87]  (2.756 ns)

 <State 23>: 4.505ns
The critical path consists of the following:
	'load' operation ('arg1_r_4_loc_load') on local variable 'arg1_r_4_loc' [58]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.854 ns)
'mul' operation ('mul_ln49_31', d2.cpp:49) [142]  (2.566 ns)
	'add' operation ('add_ln49_18', d2.cpp:49) [153]  (1.085 ns)

 <State 24>: 6.304ns
The critical path consists of the following:
	'load' operation ('arg1_r_1_loc_load') on local variable 'arg1_r_1_loc' [61]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.854 ns)
'mul' operation ('mul_ln49_48', d2.cpp:49) [175]  (2.566 ns)
	'add' operation ('add_ln49_32', d2.cpp:49) [190]  (0.000 ns)
	'add' operation ('add_ln49_33', d2.cpp:49) [191]  (0.819 ns)
	'add' operation ('add_ln49_34', d2.cpp:49) [192]  (0.819 ns)
	'add' operation ('arr', d2.cpp:49) [193]  (0.819 ns)
	'call' operation ('call_ln49', d2.cpp:49) to 'fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5' [194]  (0.427 ns)

 <State 25>: 0.797ns
The critical path consists of the following:
	'call' operation ('call_ln49', d2.cpp:49) to 'fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5' [194]  (0.797 ns)

 <State 26>: 3.255ns
The critical path consists of the following:
	'load' operation ('add129_9226_loc_load') on local variable 'add129_9226_loc' [195]  (0.000 ns)
	'add' operation ('add_ln74', d2.cpp:74) [210]  (1.085 ns)
	'add' operation ('add_ln74_1', d2.cpp:74) [215]  (1.085 ns)
	'add' operation ('add_ln74_2', d2.cpp:74) [220]  (1.085 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', d2.cpp:87) [279]  (0.000 ns)
	bus request operation ('empty_29', d2.cpp:87) on port 'mem' (d2.cpp:87) [280]  (7.300 ns)

 <State 28>: 7.171ns
The critical path consists of the following:
	'mul' operation ('mul_ln74', d2.cpp:74) [253]  (3.455 ns)
	'add' operation ('add_ln75', d2.cpp:75) [257]  (1.062 ns)
	'add' operation ('add_ln76', d2.cpp:76) [264]  (0.945 ns)
	'add' operation ('out1_w', d2.cpp:76) [269]  (0.955 ns)
	'call' operation ('call_ln87', d2.cpp:87) to 'fiat_25519_carry_mul_Pipeline_ARRAY_WRITE' [281]  (0.754 ns)

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', d2.cpp:92) on port 'mem' (d2.cpp:92) [282]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', d2.cpp:92) on port 'mem' (d2.cpp:92) [282]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', d2.cpp:92) on port 'mem' (d2.cpp:92) [282]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', d2.cpp:92) on port 'mem' (d2.cpp:92) [282]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', d2.cpp:92) on port 'mem' (d2.cpp:92) [282]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
