# Shift Register 

Built a 3 bit shift register, couldn't synthesise it, big issue 

## Simulation
![simulation](https://github.com/DharaneedaranKS/100_Days_of_RTL/blob/main/Day-6/shift_register_simulation.jpeg)
