
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.062542                       # Number of seconds simulated
sim_ticks                                 62542249500                       # Number of ticks simulated
final_tick                                62542249500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 315352                       # Simulator instruction rate (inst/s)
host_op_rate                                   355272                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               83207020                       # Simulator tick rate (ticks/s)
host_mem_usage                                 672796                       # Number of bytes of host memory used
host_seconds                                   751.65                       # Real time elapsed on the host
sim_insts                                   237033008                       # Number of instructions simulated
sim_ops                                     267038586                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  62542249500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           36864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           18496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              55360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        36864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            15                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 15                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             589426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             295736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                885162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        589426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           589426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           15350                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                15350                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           15350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            589426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            295736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               900511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         866                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        164                       # Number of write requests accepted
system.mem_ctrls.readBursts                       866                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      164                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  55232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    9344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   55424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                10496                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                3                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   62542241000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   866                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  164                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    264.865801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   172.541825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.529166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           74     32.03%     32.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           69     29.87%     61.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           34     14.72%     76.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      5.63%     82.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      5.63%     87.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      2.16%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      3.46%     93.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.87%     94.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           13      5.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          231                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            9                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     54.997480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    158.743504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              1     11.11%     11.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             7     77.78%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1     11.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             9                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            9                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.222222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.210768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.666667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                8     88.89%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     11.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             9                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     16628250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                32809500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4315000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19267.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38017.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.99                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      658                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     108                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.85                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   60720622.33                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1285200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   660330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 4398240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 407160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              7786770                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               177120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        13377330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         2890080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      14997636240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            15032306310                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.354423                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          62524700250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       295000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  62487849750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      7527000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      15657500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     29360250                       # Time in different power states
system.mem_ctrls_1.actEnergy                   449820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   216315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1763580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 354960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              6141750                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               287520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        12192300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         4379520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      14998125840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            15027599445                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.279164                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          62528045000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       583000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  62489889750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     11403500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      12061500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     26751750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  62542249500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                41009589                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20006825                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               929                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             30007593                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                21002605                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.990969                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 9000893                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             227                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                149                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               78                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           58                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  62542249500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  62542249500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  62542249500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  62542249500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     62542249500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        125084500                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           42019106                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      237047434                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    41009589                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           30003647                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      83025640                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1924                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  42006947                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   481                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          125045739                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.135655                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.745221                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 42029364     33.61%     33.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  9001856      7.20%     40.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 12001817      9.60%     50.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 14001728     11.20%     61.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 48010974     38.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            125045739                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.327855                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.895098                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 42014415                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 16275                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  83013716                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   672                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    661                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             21002755                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   306                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              267048952                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   919                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    661                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 42015270                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    2928                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          12076                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  83013511                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  1293                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              267047576                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      8                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     98                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    740                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           248045359                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             348074920                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        303054467                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups             3472                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             248036266                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     9093                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                313                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            201                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      1584                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             47007701                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            39007479                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               105                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6400                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  267045485                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 197                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 268043647                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               154                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            7095                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         5104                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             31                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     125045739                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.143565                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.354822                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            17022042     13.61%     13.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            28011120     22.40%     36.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            28003971     22.39%     58.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            24009839     19.20%     77.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            27998767     22.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       125045739                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               101      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             179027355     66.79%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1000078      0.37%     67.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               1000002      0.37%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   2      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  1      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  2      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  237      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  439      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  404      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    1      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 294      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             48007557     17.91%     85.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            39007174     14.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              268043647                       # Type of FU issued
system.cpu.iq.rate                           2.142901                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          661128463                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         267049930                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    267039881                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads               4724                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes              2863                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses         2340                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              268041285                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                   2261                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          7000133                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1497                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          668                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1000126                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            36                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    661                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1762                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    44                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           267045744                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               131                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              47007701                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             39007479                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                196                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    26                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            122                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          565                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  687                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             268042927                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              48007318                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               720                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            62                       # number of nop insts executed
system.cpu.iew.exec_refs                     87014408                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 41007195                       # Number of branches executed
system.cpu.iew.exec_stores                   39007090                       # Number of stores executed
system.cpu.iew.exec_rate                     2.142895                       # Inst execution rate
system.cpu.iew.wb_sent                      267042430                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     267042221                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 130026980                       # num instructions producing a value
system.cpu.iew.wb_consumers                 196041455                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.134895                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.663263                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            7116                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             166                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               628                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    125043622                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.135564                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.708137                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     34028328     27.21%     27.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     21004813     16.80%     44.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     16003110     12.80%     56.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2001890      1.60%     58.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     52005481     41.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    125043622                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            237033049                       # Number of instructions committed
system.cpu.commit.committedOps              267038627                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       86013015                       # Number of memory references committed
system.cpu.commit.loads                      47006204                       # Number of loads committed
system.cpu.commit.membars                         149                       # Number of memory barriers committed
system.cpu.commit.branches                   41006497                       # Number of branches committed
system.cpu.commit.vec_insts                      2259                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 250034668                       # Number of committed integer instructions.
system.cpu.commit.function_calls              9000594                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           95      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        179024119     67.04%     67.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1000070      0.37%     67.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          1000002      0.37%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             236      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             417      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             380      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            293      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        47006204     17.60%     85.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       39006811     14.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         267038627                       # Class of committed instruction
system.cpu.commit.bw_lim_events              52005481                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    340083676                       # The number of ROB reads
system.cpu.rob.rob_writes                   534093621                       # The number of ROB writes
system.cpu.timesIdled                             404                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           38761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   237033008                       # Number of Instructions Simulated
system.cpu.committedOps                     267038586                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.527709                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.527709                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.894983                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.894983                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                304049282                       # number of integer regfile reads
system.cpu.int_regfile_writes               203028535                       # number of integer regfile writes
system.cpu.vec_regfile_reads                     3048                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    1669                       # number of vector regfile writes
system.cpu.cc_regfile_reads                  45009939                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 45009726                       # number of cc regfile writes
system.cpu.misc_regfile_reads               248044988                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    593                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  62542249500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           220.970240                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            79013325                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               289                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          273402.508651                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   220.970240                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.431582                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.431582                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          267                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          207                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.521484                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         158028185                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        158028185                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  62542249500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     40006508                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40006508                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     39006093                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       39006093                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          129                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           129                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          158                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          148                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          148                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      79012601                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         79012601                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     79012730                       # number of overall hits
system.cpu.dcache.overall_hits::total        79012730                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          305                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           305                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          602                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          602                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          907                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            907                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          909                       # number of overall misses
system.cpu.dcache.overall_misses::total           909                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     21579500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21579500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     35107485                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35107485                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       195000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       195000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     56686985                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     56686985                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     56686985                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     56686985                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     40006813                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     40006813                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     39006695                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     39006695                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data          131                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          131                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     79013508                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     79013508                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     79013639                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     79013639                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.015267                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015267                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.018634                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.018634                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000011                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000012                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70752.459016                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70752.459016                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 58318.081395                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58318.081395                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        65000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        65000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 62499.432194                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62499.432194                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 62361.919692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62361.919692                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1236                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                32                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.625000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks           15                       # number of writebacks
system.cpu.dcache.writebacks::total                15                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          159                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          159                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          462                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          621                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          621                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          621                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          621                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          146                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          146                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          140                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          140                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          286                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          286                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          288                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          288                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     11557000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11557000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      9653498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9653498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       168500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       168500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        59500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        59500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     21210498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     21210498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     21378998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     21378998                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.015267                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.015267                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.006211                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006211                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 79157.534247                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79157.534247                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 68953.557143                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68953.557143                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        84250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        84250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        59500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        59500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 74162.580420                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74162.580420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74232.631944                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74232.631944                       # average overall mshr miss latency
system.cpu.dcache.replacements                     22                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  62542249500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           372.933480                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42006817                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               576                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          72928.501736                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   372.933480                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.728386                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.728386                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          317                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          84014470                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         84014470                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  62542249500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     42006241                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42006241                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      42006241                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42006241                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     42006241                       # number of overall hits
system.cpu.icache.overall_hits::total        42006241                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          706                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           706                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          706                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            706                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          706                       # number of overall misses
system.cpu.icache.overall_misses::total           706                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     46474000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46474000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     46474000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46474000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     46474000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46474000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     42006947                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42006947                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     42006947                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42006947                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     42006947                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42006947                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 65827.195467                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65827.195467                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 65827.195467                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65827.195467                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 65827.195467                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65827.195467                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          298                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          156                       # number of writebacks
system.cpu.icache.writebacks::total               156                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          129                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          129                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          129                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          129                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          577                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          577                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          577                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          577                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          577                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          577                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     38969500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38969500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     38969500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38969500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     38969500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38969500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 67538.128250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67538.128250                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 67538.128250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67538.128250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 67538.128250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67538.128250                       # average overall mshr miss latency
system.cpu.icache.replacements                    156                       # number of replacements
system.membus.snoop_filter.tot_requests          1044                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          196                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  62542249500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                724                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           15                       # Transaction distribution
system.membus.trans_dist::WritebackClean          156                       # Transaction distribution
system.membus.trans_dist::CleanEvict                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq               141                       # Transaction distribution
system.membus.trans_dist::ReadExResp              141                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            577                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           148                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1909                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        46848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        19456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   66304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               866                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.030023                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.170749                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     840     97.00%     97.00% # Request fanout histogram
system.membus.snoop_fanout::1                      26      3.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 866                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1899500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3060750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1547750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
