Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Dec 31 21:57:45 2019
| Host         : shts-server running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.470        0.000                      0                33138        0.012        0.000                      0                33138        3.700        0.000                       0                 11601  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 10.000}       20.000          50.000          
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_design_1_clk_wiz_0_0    {0.000 4.950}        9.901           101.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                          17.845        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          0.470        0.000                      0                33138        0.012        0.000                      0                33138        3.700        0.000                       0                 11596  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.901ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.901ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 4.096ns (46.970%)  route 4.625ns (53.030%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 11.439 - 9.901 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       1.667     1.667    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ap_clk
    SLICE_X47Y8          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/Q
                         net (fo=110, routed)         0.649     2.772    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]
    SLICE_X44Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.896 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.896    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.446 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.668 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.476     4.144    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X45Y8          LUT5 (Prop_lut5_I2_O)        0.299     4.443 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.164     4.606    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X45Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.730 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_4/O
                         net (fo=2, routed)           0.452     5.182    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_4_n_5
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.306 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_8/O
                         net (fo=1, routed)           0.000     5.306    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_8_n_5
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.946 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[3]
                         net (fo=3, routed)           0.510     6.456    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_fu_640_p2[9]
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.884     7.340 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496/O[2]
                         net (fo=1, routed)           0.428     7.768    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496_n_10
    SLICE_X42Y11         LUT6 (Prop_lut6_I1_O)        0.301     8.069 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_342/O
                         net (fo=1, routed)           0.165     8.234    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_342_n_5
    SLICE_X42Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.358 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_183/O
                         net (fo=1, routed)           0.399     8.758    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/grp_depthwise_conv2d_fix_1_fu_451_input_r_address0[10]
    SLICE_X41Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.882 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/ram_reg_0_i_50__0/O
                         net (fo=1, routed)           0.154     9.036    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_34
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.160 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.228    10.388    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.901     9.901 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.671    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.810    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.901 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       1.538    11.439    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
                         clock pessimism              0.105    11.543    
                         clock uncertainty           -0.120    11.424    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.858    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         10.858    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.901ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.901ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 4.096ns (47.511%)  route 4.525ns (52.489%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 11.496 - 9.901 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       1.667     1.667    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ap_clk
    SLICE_X47Y8          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/Q
                         net (fo=110, routed)         0.649     2.772    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]
    SLICE_X44Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.896 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.896    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.446 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.668 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.476     4.144    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X45Y8          LUT5 (Prop_lut5_I2_O)        0.299     4.443 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.164     4.606    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X45Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.730 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_4/O
                         net (fo=2, routed)           0.452     5.182    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_4_n_5
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.306 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_8/O
                         net (fo=1, routed)           0.000     5.306    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_8_n_5
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.946 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[3]
                         net (fo=3, routed)           0.510     6.456    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_fu_640_p2[9]
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.884     7.340 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496/O[2]
                         net (fo=1, routed)           0.428     7.768    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496_n_10
    SLICE_X42Y11         LUT6 (Prop_lut6_I1_O)        0.301     8.069 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_342/O
                         net (fo=1, routed)           0.165     8.234    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_342_n_5
    SLICE_X42Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.358 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_183/O
                         net (fo=1, routed)           0.399     8.758    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/grp_depthwise_conv2d_fix_1_fu_451_input_r_address0[10]
    SLICE_X41Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.882 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/ram_reg_0_i_50__0/O
                         net (fo=1, routed)           0.154     9.036    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_34
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.160 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.129    10.288    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X3Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.901     9.901 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.671    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.810    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.901 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       1.595    11.496    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.004    11.500    
                         clock uncertainty           -0.120    11.380    
    RAMB36_X3Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.814    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         10.814    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.901ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.901ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.605ns  (logic 4.096ns (47.599%)  route 4.509ns (52.401%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.487 - 9.901 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       1.667     1.667    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ap_clk
    SLICE_X47Y8          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/Q
                         net (fo=110, routed)         0.649     2.772    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]
    SLICE_X44Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.896 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.896    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.446 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.668 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.476     4.144    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X45Y8          LUT5 (Prop_lut5_I2_O)        0.299     4.443 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.164     4.606    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X45Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.730 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_4/O
                         net (fo=2, routed)           0.452     5.182    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_4_n_5
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.306 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_8/O
                         net (fo=1, routed)           0.000     5.306    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_8_n_5
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.946 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[3]
                         net (fo=3, routed)           0.510     6.456    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_fu_640_p2[9]
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.884     7.340 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496/O[2]
                         net (fo=1, routed)           0.428     7.768    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496_n_10
    SLICE_X42Y11         LUT6 (Prop_lut6_I1_O)        0.301     8.069 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_342/O
                         net (fo=1, routed)           0.165     8.234    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_342_n_5
    SLICE_X42Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.358 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_183/O
                         net (fo=1, routed)           0.399     8.758    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/grp_depthwise_conv2d_fix_1_fu_451_input_r_address0[10]
    SLICE_X41Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.882 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/ram_reg_0_i_50__0/O
                         net (fo=1, routed)           0.154     9.036    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_34
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.160 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.113    10.272    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.901     9.901 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.671    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.810    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.901 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       1.586    11.487    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.004    11.491    
                         clock uncertainty           -0.120    11.371    
    RAMB36_X3Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.805    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         10.805    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.901ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.901ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.600ns  (logic 4.096ns (47.628%)  route 4.504ns (52.372%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 11.429 - 9.901 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       1.667     1.667    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ap_clk
    SLICE_X47Y8          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/Q
                         net (fo=110, routed)         0.649     2.772    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]
    SLICE_X44Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.896 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.896    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.446 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.668 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.476     4.144    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X45Y8          LUT5 (Prop_lut5_I2_O)        0.299     4.443 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.164     4.606    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X45Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.730 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_4/O
                         net (fo=2, routed)           0.452     5.182    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_4_n_5
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.306 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_8/O
                         net (fo=1, routed)           0.000     5.306    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_8_n_5
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.946 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[3]
                         net (fo=3, routed)           0.510     6.456    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_fu_640_p2[9]
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.884     7.340 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496/O[2]
                         net (fo=1, routed)           0.428     7.768    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496_n_10
    SLICE_X42Y11         LUT6 (Prop_lut6_I1_O)        0.301     8.069 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_342/O
                         net (fo=1, routed)           0.165     8.234    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_342_n_5
    SLICE_X42Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.358 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_183/O
                         net (fo=1, routed)           0.399     8.758    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/grp_depthwise_conv2d_fix_1_fu_451_input_r_address0[10]
    SLICE_X41Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.882 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/ram_reg_0_i_50__0/O
                         net (fo=1, routed)           0.154     9.036    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_34
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.160 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.108    10.267    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.901     9.901 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.671    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.810    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.901 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       1.528    11.429    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.105    11.533    
                         clock uncertainty           -0.120    11.414    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.848    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.901ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.901ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.446ns  (logic 2.603ns (30.818%)  route 5.843ns (69.182%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 11.439 - 9.901 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       1.730     1.730    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/ap_clk
    SLICE_X89Y17         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y17         FDRE (Prop_fdre_C_Q)         0.456     2.186 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=49, routed)          1.040     3.226    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/ap_enable_reg_pp0_iter0
    SLICE_X90Y15         LUT2 (Prop_lut2_I0_O)        0.148     3.374 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/ram_reg_0_i_622/O
                         net (fo=6, routed)           0.647     4.021    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/ram_reg_0_i_622_n_5
    SLICE_X90Y14         LUT6 (Prop_lut6_I2_O)        0.328     4.349 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/ram_reg_0_i_608/O
                         net (fo=1, routed)           0.523     4.872    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/p_2_in[1]
    SLICE_X89Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.996 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/ram_reg_0_i_524/O
                         net (fo=1, routed)           0.000     4.996    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/ram_reg_0_i_524_n_5
    SLICE_X89Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.546 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/ram_reg_0_i_397/CO[3]
                         net (fo=1, routed)           0.000     5.546    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/ram_reg_0_i_397_n_5
    SLICE_X89Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.660 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/ram_reg_0_i_369/CO[3]
                         net (fo=1, routed)           0.000     5.660    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/ram_reg_0_i_369_n_5
    SLICE_X89Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.774 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/ram_reg_0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.774    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/ram_reg_0_i_323_n_5
    SLICE_X89Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.996 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/ram_reg_0_i_317/O[0]
                         net (fo=1, routed)           0.788     6.784    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/ram_reg_0_i_317_n_12
    SLICE_X72Y16         LUT6 (Prop_lut6_I4_O)        0.299     7.083 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/ram_reg_0_i_168/O
                         net (fo=1, routed)           1.298     8.381    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_41
    SLICE_X39Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.505 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_i_45/O
                         net (fo=1, routed)           0.351     8.856    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_i_45_n_5
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.980 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_i_4/O
                         net (fo=8, routed)           1.196    10.176    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[12]
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.901     9.901 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.671    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.810    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.901 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       1.538    11.439    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
                         clock pessimism              0.004    11.443    
                         clock uncertainty           -0.120    11.323    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    10.757    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         10.757    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.901ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.901ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 4.003ns (46.825%)  route 4.546ns (53.175%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.487 - 9.901 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       1.667     1.667    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ap_clk
    SLICE_X47Y8          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/Q
                         net (fo=110, routed)         0.649     2.772    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]
    SLICE_X44Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.896 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.896    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.446 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.668 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.476     4.144    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X45Y8          LUT5 (Prop_lut5_I2_O)        0.299     4.443 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.313     4.756    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X44Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.880 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.314     5.194    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X43Y10         LUT4 (Prop_lut4_I0_O)        0.124     5.318 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     5.318    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.742 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.447     6.189    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679     6.868 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_509/CO[3]
                         net (fo=1, routed)           0.000     6.868    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_509_n_5
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.191 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496/O[1]
                         net (fo=1, routed)           0.307     7.498    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496_n_11
    SLICE_X42Y11         LUT6 (Prop_lut6_I1_O)        0.306     7.804 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_349/O
                         net (fo=1, routed)           0.287     8.091    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_349_n_5
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.215 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_190/O
                         net (fo=1, routed)           0.469     8.685    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/grp_depthwise_conv2d_fix_1_fu_451_input_r_address0[9]
    SLICE_X40Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.809 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/ram_reg_0_i_54__0/O
                         net (fo=1, routed)           0.158     8.967    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_31
    SLICE_X40Y10         LUT6 (Prop_lut6_I3_O)        0.124     9.091 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_i_7/O
                         net (fo=8, routed)           1.125    10.216    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[9]
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.901     9.901 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.671    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.810    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.901 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       1.586    11.487    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.004    11.491    
                         clock uncertainty           -0.120    11.371    
    RAMB36_X3Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.805    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         10.805    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.901ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.901ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 4.096ns (47.790%)  route 4.475ns (52.210%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 11.424 - 9.901 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       1.667     1.667    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ap_clk
    SLICE_X47Y8          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/Q
                         net (fo=110, routed)         0.649     2.772    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]
    SLICE_X44Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.896 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.896    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.446 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.668 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.476     4.144    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X45Y8          LUT5 (Prop_lut5_I2_O)        0.299     4.443 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.164     4.606    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X45Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.730 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_4/O
                         net (fo=2, routed)           0.452     5.182    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_4_n_5
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.306 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_8/O
                         net (fo=1, routed)           0.000     5.306    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_8_n_5
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.946 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[3]
                         net (fo=3, routed)           0.510     6.456    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_fu_640_p2[9]
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.884     7.340 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496/O[2]
                         net (fo=1, routed)           0.428     7.768    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496_n_10
    SLICE_X42Y11         LUT6 (Prop_lut6_I1_O)        0.301     8.069 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_342/O
                         net (fo=1, routed)           0.165     8.234    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_342_n_5
    SLICE_X42Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.358 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_183/O
                         net (fo=1, routed)           0.399     8.758    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/grp_depthwise_conv2d_fix_1_fu_451_input_r_address0[10]
    SLICE_X41Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.882 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/ram_reg_0_i_50__0/O
                         net (fo=1, routed)           0.154     9.036    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_34
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.160 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.078    10.238    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.901     9.901 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.671    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.810    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.901 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       1.523    11.424    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.105    11.528    
                         clock uncertainty           -0.120    11.409    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.843    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         10.843    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.901ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.901ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.561ns  (logic 4.096ns (47.845%)  route 4.465ns (52.155%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 11.438 - 9.901 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       1.667     1.667    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ap_clk
    SLICE_X47Y8          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/Q
                         net (fo=110, routed)         0.649     2.772    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]
    SLICE_X44Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.896 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.896    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.446 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.668 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.476     4.144    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X45Y8          LUT5 (Prop_lut5_I2_O)        0.299     4.443 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.164     4.606    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X45Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.730 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_4/O
                         net (fo=2, routed)           0.452     5.182    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_4_n_5
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.306 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_8/O
                         net (fo=1, routed)           0.000     5.306    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_8_n_5
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.946 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[3]
                         net (fo=3, routed)           0.510     6.456    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_fu_640_p2[9]
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.884     7.340 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496/O[2]
                         net (fo=1, routed)           0.428     7.768    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496_n_10
    SLICE_X42Y11         LUT6 (Prop_lut6_I1_O)        0.301     8.069 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_342/O
                         net (fo=1, routed)           0.165     8.234    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_342_n_5
    SLICE_X42Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.358 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_183/O
                         net (fo=1, routed)           0.399     8.758    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/grp_depthwise_conv2d_fix_1_fu_451_input_r_address0[10]
    SLICE_X41Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.882 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/ram_reg_0_i_50__0/O
                         net (fo=1, routed)           0.154     9.036    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_34
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.160 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.069    10.228    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.901     9.901 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.671    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.810    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.901 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       1.537    11.438    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.105    11.542    
                         clock uncertainty           -0.120    11.423    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.857    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.857    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.901ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.901ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.540ns  (logic 4.003ns (46.873%)  route 4.537ns (53.127%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 11.424 - 9.901 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       1.667     1.667    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ap_clk
    SLICE_X47Y8          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/Q
                         net (fo=110, routed)         0.649     2.772    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]
    SLICE_X44Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.896 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.896    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.446 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.668 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.476     4.144    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X45Y8          LUT5 (Prop_lut5_I2_O)        0.299     4.443 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.313     4.756    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X44Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.880 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.314     5.194    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X43Y10         LUT4 (Prop_lut4_I0_O)        0.124     5.318 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     5.318    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.742 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.447     6.189    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679     6.868 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_509/CO[3]
                         net (fo=1, routed)           0.000     6.868    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_509_n_5
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.191 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496/O[1]
                         net (fo=1, routed)           0.307     7.498    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496_n_11
    SLICE_X42Y11         LUT6 (Prop_lut6_I1_O)        0.306     7.804 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_349/O
                         net (fo=1, routed)           0.287     8.091    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_349_n_5
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.215 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_190/O
                         net (fo=1, routed)           0.469     8.685    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/grp_depthwise_conv2d_fix_1_fu_451_input_r_address0[9]
    SLICE_X40Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.809 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/ram_reg_0_i_54__0/O
                         net (fo=1, routed)           0.158     8.967    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_31
    SLICE_X40Y10         LUT6 (Prop_lut6_I3_O)        0.124     9.091 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_i_7/O
                         net (fo=8, routed)           1.116    10.207    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[9]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.901     9.901 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.671    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.810    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.901 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       1.523    11.424    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.105    11.528    
                         clock uncertainty           -0.120    11.409    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.843    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         10.843    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.901ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.901ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.491ns  (logic 3.888ns (45.789%)  route 4.603ns (54.211%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.487 - 9.901 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       1.667     1.667    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ap_clk
    SLICE_X47Y8          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]/Q
                         net (fo=110, routed)         0.649     2.772    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/zext_ln40_1_cast14_reg_1180_reg[0]
    SLICE_X44Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.896 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.896    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.446 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.668 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.476     4.144    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X45Y8          LUT5 (Prop_lut5_I2_O)        0.299     4.443 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.313     4.756    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X44Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.880 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.314     5.194    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X43Y10         LUT4 (Prop_lut4_I0_O)        0.124     5.318 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     5.318    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.742 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.447     6.189    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679     6.868 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_509/CO[3]
                         net (fo=1, routed)           0.000     6.868    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_509_n_5
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.087 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496/O[0]
                         net (fo=1, routed)           0.504     7.591    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496_n_12
    SLICE_X42Y11         LUT6 (Prop_lut6_I1_O)        0.295     7.886 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_353/O
                         net (fo=1, routed)           0.414     8.300    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_353_n_5
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.424 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_195/O
                         net (fo=1, routed)           0.159     8.582    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/grp_depthwise_conv2d_fix_1_fu_451_input_r_address0[8]
    SLICE_X40Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.706 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/ram_reg_0_i_58__0/O
                         net (fo=1, routed)           0.161     8.868    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_28
    SLICE_X40Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.992 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_i_8/O
                         net (fo=8, routed)           1.166    10.158    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[8]
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.901     9.901 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.671    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.798 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.810    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.901 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       1.586    11.487    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.004    11.491    
                         clock uncertainty           -0.120    11.371    
    RAMB36_X3Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.805    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         10.805    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  0.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.249ns (50.332%)  route 0.246ns (49.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       0.574     0.574    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     0.722 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[30]/Q
                         net (fo=1, routed)           0.246     0.967    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[30]
    SLICE_X26Y100        LUT3 (Prop_lut3_I2_O)        0.101     1.068 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[30]_i_1__0/O
                         net (fo=1, routed)           0.000     1.068    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[30]_i_1__0_n_0
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       0.930     0.930    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/C
                         clock pessimism             -0.005     0.925    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.131     1.056    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1082]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.612%)  route 0.188ns (53.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       0.563     0.563    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X42Y49         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[81]/Q
                         net (fo=2, routed)           0.188     0.914    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[58]
    SLICE_X43Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1082]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       0.825     0.825    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X43Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1082]/C
                         clock pessimism              0.000     0.825    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.072     0.897    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1082]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       0.546     0.546    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X50Y82         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.148     0.694 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[22]/Q
                         net (fo=1, routed)           0.157     0.851    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/D[26]
    SLICE_X49Y82         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       0.816     0.816    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y82         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]/C
                         clock pessimism             -0.005     0.811    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.022     0.833    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.178%)  route 0.159ns (51.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       0.544     0.544    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y80         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.148     0.692 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[82]/Q
                         net (fo=1, routed)           0.159     0.851    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[75]
    SLICE_X48Y78         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       0.812     0.812    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y78         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[47]/C
                         clock pessimism             -0.005     0.807    
    SLICE_X48Y78         FDRE (Hold_fdre_C_D)         0.019     0.826    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1085]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1085]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.496%)  route 0.198ns (51.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       0.563     0.563    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X41Y49         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1085]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1085]/Q
                         net (fo=1, routed)           0.198     0.901    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg_n_0_[1085]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.045     0.946 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i[1085]_i_1/O
                         net (fo=1, routed)           0.000     0.946    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i[1085]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1085]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       0.825     0.825    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X41Y51         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1085]/C
                         clock pessimism              0.000     0.825    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.092     0.917    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1085]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.983%)  route 0.201ns (55.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       0.544     0.544    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y80         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.164     0.708 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67]/Q
                         net (fo=1, routed)           0.201     0.908    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[60]
    SLICE_X47Y78         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       0.812     0.812    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X47Y78         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[32]/C
                         clock pessimism             -0.005     0.807    
    SLICE_X47Y78         FDRE (Hold_fdre_C_D)         0.070     0.877    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.422%)  route 0.182ns (46.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       0.547     0.547    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y83         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164     0.711 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]/Q
                         net (fo=1, routed)           0.182     0.893    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axis_s2mm_sts_tdata_int[23]
    SLICE_X49Y85         LUT3 (Prop_lut3_I2_O)        0.045     0.938 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/INDETERMINATE_BTT_MODE.s2mm_brcvd[15]_i_1/O
                         net (fo=1, routed)           0.000     0.938    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0[15]
    SLICE_X49Y85         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       0.819     0.819    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axi_lite_aclk
    SLICE_X49Y85         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[15]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X49Y85         FDRE (Hold_fdre_C_D)         0.091     0.905    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.153%)  route 0.219ns (60.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       0.549     0.549    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X48Y82         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[39]/Q
                         net (fo=1, routed)           0.219     0.909    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0[32]
    SLICE_X52Y80         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       0.810     0.810    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X52Y80         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/C
                         clock pessimism             -0.005     0.805    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.070     0.875    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1054]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.327%)  route 0.219ns (59.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       0.559     0.559    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X50Y49         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1054]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.148     0.707 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1054]/Q
                         net (fo=1, routed)           0.219     0.926    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIA1
    SLICE_X46Y49         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       0.830     0.830    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X46Y49         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA_D1/CLK
                         clock pessimism             -0.005     0.825    
    SLICE_X46Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.066     0.891    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.950ns period=9.901ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.374%)  route 0.217ns (60.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       0.549     0.549    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X48Y82         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[36]/Q
                         net (fo=1, routed)           0.217     0.907    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0[29]
    SLICE_X52Y80         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11608, routed)       0.810     0.810    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X52Y80         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]/C
                         clock pessimism             -0.005     0.805    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.066     0.871    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.950 }
Period(ns):         9.901
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.901       6.017      DSP48_X3Y12      design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/network_mul_mul_16s_16s_30_1_1_U39/network_mul_mul_16s_16s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.901       6.017      DSP48_X2Y1       design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/mul_ln39_reg_1654_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.901       6.017      DSP48_X2Y14      design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/network_mul_mul_16s_16s_30_1_1_U65/network_mul_mul_16s_16s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.901       6.017      DSP48_X4Y12      design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/network_mul_mul_16s_16s_30_1_1_U35/network_mul_mul_16s_16s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.901       6.017      DSP48_X2Y6       design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_525/add_ln34_reg_882_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.901       6.017      DSP48_X4Y11      design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/network_mul_mul_16s_16s_30_1_1_U40/network_mul_mul_16s_16s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.901       6.017      DSP48_X1Y4       design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_546/mul_ln39_fu_491_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.901       6.017      DSP48_X3Y10      design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/network_mul_mul_16s_16s_30_1_1_U36/network_mul_mul_16s_16s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.901       6.017      DSP48_X3Y14      design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/network_mul_mul_16s_16s_30_1_1_U41/network_mul_mul_16s_16s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.901       6.017      DSP48_X4Y13      design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/network_mul_mul_16s_16s_30_1_1_U37/network_mul_mul_16s_16s_30_1_1_DSP48_2_U/p/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.901       203.459    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.950       3.700      SLICE_X62Y61     design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.950       3.700      SLICE_X62Y61     design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.950       3.700      SLICE_X62Y61     design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.950       3.700      SLICE_X62Y61     design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.950       3.700      SLICE_X62Y61     design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.950       3.700      SLICE_X62Y61     design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.950       3.700      SLICE_X62Y61     design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.950       3.700      SLICE_X62Y61     design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.950       3.700      SLICE_X54Y68     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.950       3.700      SLICE_X54Y68     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.950       3.700      SLICE_X26Y30     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.950       3.700      SLICE_X26Y30     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.950       3.700      SLICE_X26Y30     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.950       3.700      SLICE_X26Y30     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.950       3.700      SLICE_X26Y31     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.950       3.700      SLICE_X26Y31     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.950       3.700      SLICE_X26Y31     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.950       3.700      SLICE_X26Y31     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.950       3.700      SLICE_X26Y29     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_512_767_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.950       3.700      SLICE_X26Y29     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_512_767_0_0/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



