
Loading design for application trce from file pico_i2c_i2c_interface.ncd.
Design name: top_module
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200ZE
Package:     TQFP144
Performance: 1
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144
Mon Sep 23 15:01:53 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o pico_i2c_i2c_interface.twr -gui -msgset D:/WorkingDir/Fpga/pico_dev_test/promote.xml pico_i2c_i2c_interface.ncd pico_i2c_i2c_interface.prf 
Design file:     pico_i2c_i2c_interface.ncd
Preference file: pico_i2c_i2c_interface.prf
Device,speed:    LCMXO2-1200ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "sys_clk" 133.000000 MHz ;
            260 items scored, 108 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 15.602ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/nState[2]  (from wb_manager_inst/nState_1_sqmuxa_4_i +)
   Destination:    FF         Data in        wb_manager_inst/cState[2]  (to sys_clk +)

   Delay:               3.995ns  (23.9% logic, 76.1% route), 1 logic levels.

 Constraint Details:

      3.995ns physical path delay wb_manager_inst/SLICE_34 to wb_manager_inst/SLICE_36 exceeds
      7.519ns delay constraint less
     18.324ns skew and
      0.802ns M_SET requirement (totaling -11.607ns) by 15.602ns

 Physical Path Details:

      Data path wb_manager_inst/SLICE_34 to wb_manager_inst/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R4C4D.CLK to       R4C4D.Q0 wb_manager_inst/SLICE_34 (from wb_manager_inst/nState_1_sqmuxa_4_i)
ROUTE         1     3.040       R4C4D.Q0 to       R4C4C.M0 wb_manager_inst/nState[2] (to sys_clk)
                  --------
                    3.995   (23.9% logic, 76.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to wb_manager_inst/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     8.152        OSC.OSC to     EFB.WBCLKI sys_clk
WCLKI2WBAC  ---     2.343     EFB.WBCLKI to     EFB.WBACKO wb_manager_inst/efb_i2c_Inst0/EFBInst_0
ROUTE         2     3.939     EFB.WBACKO to       R3C3D.C0 wb_manager_inst/wb_ack_o
CTOF_DEL    ---     0.923       R3C3D.C0 to       R3C3D.F0 wb_manager_inst/SLICE_33
ROUTE         2     2.972       R3C3D.F0 to       R4C4C.A1 wb_manager_inst/nState_1_sqmuxa_2
CTOF_DEL    ---     0.923       R4C4C.A1 to       R4C4C.F1 wb_manager_inst/SLICE_36
ROUTE         1     3.011       R4C4C.F1 to       R3C3C.B0 wb_manager_inst/nState_1_sqmuxa_4_5
CTOF_DEL    ---     0.923       R3C3C.B0 to       R3C3C.F0 wb_manager_inst/SLICE_38
ROUTE         3     3.016       R3C3C.F0 to      R4C4D.CLK wb_manager_inst/nState_1_sqmuxa_4_i
                  --------
                   26.202   (19.5% logic, 80.5% route), 4 logic levels.

      Destination Clock Path OSCInst0 to wb_manager_inst/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     7.878        OSC.OSC to      R4C4C.CLK sys_clk
                  --------
                    7.878   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 14.090ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/nState[0]  (from wb_manager_inst/nState_1_sqmuxa_4_i +)
   Destination:    FF         Data in        wb_manager_inst/cState[0]  (to sys_clk +)

   Delay:               3.995ns  (23.9% logic, 76.1% route), 1 logic levels.

 Constraint Details:

      3.995ns physical path delay wb_manager_inst/SLICE_33 to wb_manager_inst/SLICE_38 exceeds
      7.519ns delay constraint less
     16.812ns skew and
      0.802ns M_SET requirement (totaling -10.095ns) by 14.090ns

 Physical Path Details:

      Data path wb_manager_inst/SLICE_33 to wb_manager_inst/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R3C3D.CLK to       R3C3D.Q0 wb_manager_inst/SLICE_33 (from wb_manager_inst/nState_1_sqmuxa_4_i)
ROUTE         1     3.040       R3C3D.Q0 to       R3C3C.M0 wb_manager_inst/nState[0] (to sys_clk)
                  --------
                    3.995   (23.9% logic, 76.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to wb_manager_inst/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     8.152        OSC.OSC to     EFB.WBCLKI sys_clk
WCLKI2WBAC  ---     2.343     EFB.WBCLKI to     EFB.WBACKO wb_manager_inst/efb_i2c_Inst0/EFBInst_0
ROUTE         2     3.939     EFB.WBACKO to       R3C3D.C0 wb_manager_inst/wb_ack_o
CTOF_DEL    ---     0.923       R3C3D.C0 to       R3C3D.F0 wb_manager_inst/SLICE_33
ROUTE         2     2.972       R3C3D.F0 to       R4C4C.A1 wb_manager_inst/nState_1_sqmuxa_2
CTOF_DEL    ---     0.923       R4C4C.A1 to       R4C4C.F1 wb_manager_inst/SLICE_36
ROUTE         1     3.011       R4C4C.F1 to       R3C3C.B0 wb_manager_inst/nState_1_sqmuxa_4_5
CTOF_DEL    ---     0.923       R3C3C.B0 to       R3C3C.F0 wb_manager_inst/SLICE_38
ROUTE         3     1.504       R3C3C.F0 to      R3C3D.CLK wb_manager_inst/nState_1_sqmuxa_4_i
                  --------
                   24.690   (20.7% logic, 79.3% route), 4 logic levels.

      Destination Clock Path OSCInst0 to wb_manager_inst/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     7.878        OSC.OSC to      R3C3C.CLK sys_clk
                  --------
                    7.878   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 13.909ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/nState[3]  (from wb_manager_inst/nState_1_sqmuxa_4_i +)
   Destination:    FF         Data in        wb_manager_inst/cState[3]  (to sys_clk +)

   Delay:               2.302ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      2.302ns physical path delay wb_manager_inst/SLICE_34 to wb_manager_inst/SLICE_36 exceeds
      7.519ns delay constraint less
     18.324ns skew and
      0.802ns M_SET requirement (totaling -11.607ns) by 13.909ns

 Physical Path Details:

      Data path wb_manager_inst/SLICE_34 to wb_manager_inst/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R4C4D.CLK to       R4C4D.Q1 wb_manager_inst/SLICE_34 (from wb_manager_inst/nState_1_sqmuxa_4_i)
ROUTE         1     1.347       R4C4D.Q1 to       R4C4C.M1 wb_manager_inst/nState[3] (to sys_clk)
                  --------
                    2.302   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to wb_manager_inst/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     8.152        OSC.OSC to     EFB.WBCLKI sys_clk
WCLKI2WBAC  ---     2.343     EFB.WBCLKI to     EFB.WBACKO wb_manager_inst/efb_i2c_Inst0/EFBInst_0
ROUTE         2     3.939     EFB.WBACKO to       R3C3D.C0 wb_manager_inst/wb_ack_o
CTOF_DEL    ---     0.923       R3C3D.C0 to       R3C3D.F0 wb_manager_inst/SLICE_33
ROUTE         2     2.972       R3C3D.F0 to       R4C4C.A1 wb_manager_inst/nState_1_sqmuxa_2
CTOF_DEL    ---     0.923       R4C4C.A1 to       R4C4C.F1 wb_manager_inst/SLICE_36
ROUTE         1     3.011       R4C4C.F1 to       R3C3C.B0 wb_manager_inst/nState_1_sqmuxa_4_5
CTOF_DEL    ---     0.923       R3C3C.B0 to       R3C3C.F0 wb_manager_inst/SLICE_38
ROUTE         3     3.016       R3C3C.F0 to      R4C4D.CLK wb_manager_inst/nState_1_sqmuxa_4_i
                  --------
                   26.202   (19.5% logic, 80.5% route), 4 logic levels.

      Destination Clock Path OSCInst0 to wb_manager_inst/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     7.878        OSC.OSC to      R4C4C.CLK sys_clk
                  --------
                    7.878   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 13.330ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/nState[5]  (from wb_manager_inst/nState_1_sqmuxa_4_i +)
   Destination:    FF         Data in        wb_manager_inst/cState[5]  (to sys_clk +)

   Delay:               3.235ns  (29.5% logic, 70.5% route), 1 logic levels.

 Constraint Details:

      3.235ns physical path delay wb_manager_inst/SLICE_35 to SLICE_13 exceeds
      7.519ns delay constraint less
     16.812ns skew and
      0.802ns M_SET requirement (totaling -10.095ns) by 13.330ns

 Physical Path Details:

      Data path wb_manager_inst/SLICE_35 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R3C3B.CLK to       R3C3B.Q1 wb_manager_inst/SLICE_35 (from wb_manager_inst/nState_1_sqmuxa_4_i)
ROUTE         1     2.280       R3C3B.Q1 to       R3C2A.M1 wb_manager_inst/nState[5] (to sys_clk)
                  --------
                    3.235   (29.5% logic, 70.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to wb_manager_inst/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     8.152        OSC.OSC to     EFB.WBCLKI sys_clk
WCLKI2WBAC  ---     2.343     EFB.WBCLKI to     EFB.WBACKO wb_manager_inst/efb_i2c_Inst0/EFBInst_0
ROUTE         2     3.939     EFB.WBACKO to       R3C3D.C0 wb_manager_inst/wb_ack_o
CTOF_DEL    ---     0.923       R3C3D.C0 to       R3C3D.F0 wb_manager_inst/SLICE_33
ROUTE         2     2.972       R3C3D.F0 to       R4C4C.A1 wb_manager_inst/nState_1_sqmuxa_2
CTOF_DEL    ---     0.923       R4C4C.A1 to       R4C4C.F1 wb_manager_inst/SLICE_36
ROUTE         1     3.011       R4C4C.F1 to       R3C3C.B0 wb_manager_inst/nState_1_sqmuxa_4_5
CTOF_DEL    ---     0.923       R3C3C.B0 to       R3C3C.F0 wb_manager_inst/SLICE_38
ROUTE         3     1.504       R3C3C.F0 to      R3C3B.CLK wb_manager_inst/nState_1_sqmuxa_4_i
                  --------
                   24.690   (20.7% logic, 79.3% route), 4 logic levels.

      Destination Clock Path OSCInst0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     7.878        OSC.OSC to      R3C2A.CLK sys_clk
                  --------
                    7.878   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 12.474ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/nState[4]  (from wb_manager_inst/nState_1_sqmuxa_4_i +)
   Destination:    FF         Data in        wb_manager_inst/cState[4]  (to sys_clk +)

   Delay:               2.379ns  (40.1% logic, 59.9% route), 1 logic levels.

 Constraint Details:

      2.379ns physical path delay wb_manager_inst/SLICE_35 to SLICE_10 exceeds
      7.519ns delay constraint less
     16.812ns skew and
      0.802ns M_SET requirement (totaling -10.095ns) by 12.474ns

 Physical Path Details:

      Data path wb_manager_inst/SLICE_35 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R3C3B.CLK to       R3C3B.Q0 wb_manager_inst/SLICE_35 (from wb_manager_inst/nState_1_sqmuxa_4_i)
ROUTE         1     1.424       R3C3B.Q0 to       R3C2B.M1 wb_manager_inst/nState[4] (to sys_clk)
                  --------
                    2.379   (40.1% logic, 59.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to wb_manager_inst/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     8.152        OSC.OSC to     EFB.WBCLKI sys_clk
WCLKI2WBAC  ---     2.343     EFB.WBCLKI to     EFB.WBACKO wb_manager_inst/efb_i2c_Inst0/EFBInst_0
ROUTE         2     3.939     EFB.WBACKO to       R3C3D.C0 wb_manager_inst/wb_ack_o
CTOF_DEL    ---     0.923       R3C3D.C0 to       R3C3D.F0 wb_manager_inst/SLICE_33
ROUTE         2     2.972       R3C3D.F0 to       R4C4C.A1 wb_manager_inst/nState_1_sqmuxa_2
CTOF_DEL    ---     0.923       R4C4C.A1 to       R4C4C.F1 wb_manager_inst/SLICE_36
ROUTE         1     3.011       R4C4C.F1 to       R3C3C.B0 wb_manager_inst/nState_1_sqmuxa_4_5
CTOF_DEL    ---     0.923       R3C3C.B0 to       R3C3C.F0 wb_manager_inst/SLICE_38
ROUTE         3     1.504       R3C3C.F0 to      R3C3B.CLK wb_manager_inst/nState_1_sqmuxa_4_i
                  --------
                   24.690   (20.7% logic, 79.3% route), 4 logic levels.

      Destination Clock Path OSCInst0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     7.878        OSC.OSC to      R3C2B.CLK sys_clk
                  --------
                    7.878   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 12.397ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/nState[1]  (from wb_manager_inst/nState_1_sqmuxa_4_i +)
   Destination:    FF         Data in        wb_manager_inst/cState[1]  (to sys_clk +)

   Delay:               2.302ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      2.302ns physical path delay wb_manager_inst/SLICE_33 to wb_manager_inst/SLICE_38 exceeds
      7.519ns delay constraint less
     16.812ns skew and
      0.802ns M_SET requirement (totaling -10.095ns) by 12.397ns

 Physical Path Details:

      Data path wb_manager_inst/SLICE_33 to wb_manager_inst/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R3C3D.CLK to       R3C3D.Q1 wb_manager_inst/SLICE_33 (from wb_manager_inst/nState_1_sqmuxa_4_i)
ROUTE         1     1.347       R3C3D.Q1 to       R3C3C.M1 wb_manager_inst/nState[1] (to sys_clk)
                  --------
                    2.302   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to wb_manager_inst/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     8.152        OSC.OSC to     EFB.WBCLKI sys_clk
WCLKI2WBAC  ---     2.343     EFB.WBCLKI to     EFB.WBACKO wb_manager_inst/efb_i2c_Inst0/EFBInst_0
ROUTE         2     3.939     EFB.WBACKO to       R3C3D.C0 wb_manager_inst/wb_ack_o
CTOF_DEL    ---     0.923       R3C3D.C0 to       R3C3D.F0 wb_manager_inst/SLICE_33
ROUTE         2     2.972       R3C3D.F0 to       R4C4C.A1 wb_manager_inst/nState_1_sqmuxa_2
CTOF_DEL    ---     0.923       R4C4C.A1 to       R4C4C.F1 wb_manager_inst/SLICE_36
ROUTE         1     3.011       R4C4C.F1 to       R3C3C.B0 wb_manager_inst/nState_1_sqmuxa_4_5
CTOF_DEL    ---     0.923       R3C3C.B0 to       R3C3C.F0 wb_manager_inst/SLICE_38
ROUTE         3     1.504       R3C3C.F0 to      R3C3D.CLK wb_manager_inst/nState_1_sqmuxa_4_i
                  --------
                   24.690   (20.7% logic, 79.3% route), 4 logic levels.

      Destination Clock Path OSCInst0 to wb_manager_inst/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     7.878        OSC.OSC to      R3C3C.CLK sys_clk
                  --------
                    7.878   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_controller_inst/nState[3]  (from i2c_controller_inst/un1_nState_1_sqmuxa_i +)
   Destination:    FF         Data in        i2c_controller_inst/cState_ret_1  (to sys_clk +)

   Delay:               7.724ns  (36.3% logic, 63.7% route), 3 logic levels.

 Constraint Details:

      7.724ns physical path delay SLICE_39 to SLICE_21 exceeds
      7.519ns delay constraint less
      7.555ns skew and
      0.432ns DIN_SET requirement (totaling -0.468ns) by 8.192ns

 Physical Path Details:

      Data path SLICE_39 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R3C4A.CLK to       R3C4A.Q1 SLICE_39 (from i2c_controller_inst/un1_nState_1_sqmuxa_i)
ROUTE         2     3.384       R3C4A.Q1 to       R4C5A.B0 i2c_controller_inst.nState[3]
CTOF_DEL    ---     0.923       R4C5A.B0 to       R4C5A.F0 wb_manager_inst/SLICE_31
ROUTE         2     1.539       R4C5A.F0 to       R4C5C.A0 N_36_reti
CTOF_DEL    ---     0.923       R4C5C.A0 to       R4C5C.F0 SLICE_21
ROUTE         1     0.000       R4C5C.F0 to      R4C5C.DI0 i2c_controller_inst/N_43_reti (to sys_clk)
                  --------
                    7.724   (36.3% logic, 63.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     7.878        OSC.OSC to      R3C6A.CLK sys_clk
REG_DEL     ---     0.955      R3C6A.CLK to       R3C6A.Q0 SLICE_12
ROUTE         7     3.117       R3C6A.Q0 to       R4C5B.A1 cState_0[0]
CTOF_DEL    ---     0.923       R4C5B.A1 to       R4C5B.F1 SLICE_32
ROUTE         4     2.560       R4C5B.F1 to      R3C4A.CLK i2c_controller_inst/un1_nState_1_sqmuxa_i
                  --------
                   15.433   (12.2% logic, 87.8% route), 2 logic levels.

      Destination Clock Path OSCInst0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     7.878        OSC.OSC to      R4C5C.CLK sys_clk
                  --------
                    7.878   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.745ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_controller_inst/nState[2]  (from i2c_controller_inst/un1_nState_1_sqmuxa_i +)
   Destination:    FF         Data in        i2c_controller_inst/cState_ret_1  (to sys_clk +)

   Delay:               7.277ns  (38.5% logic, 61.5% route), 3 logic levels.

 Constraint Details:

      7.277ns physical path delay SLICE_39 to SLICE_21 exceeds
      7.519ns delay constraint less
      7.555ns skew and
      0.432ns DIN_SET requirement (totaling -0.468ns) by 7.745ns

 Physical Path Details:

      Data path SLICE_39 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R3C4A.CLK to       R3C4A.Q0 SLICE_39 (from i2c_controller_inst/un1_nState_1_sqmuxa_i)
ROUTE         2     2.237       R3C4A.Q0 to       R5C4B.D0 i2c_controller_inst.nState[2]
CTOF_DEL    ---     0.923       R5C4B.D0 to       R5C4B.F0 SLICE_30
ROUTE         2     2.239       R5C4B.F0 to       R4C5C.D0 N_34i
CTOF_DEL    ---     0.923       R4C5C.D0 to       R4C5C.F0 SLICE_21
ROUTE         1     0.000       R4C5C.F0 to      R4C5C.DI0 i2c_controller_inst/N_43_reti (to sys_clk)
                  --------
                    7.277   (38.5% logic, 61.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     7.878        OSC.OSC to      R3C6A.CLK sys_clk
REG_DEL     ---     0.955      R3C6A.CLK to       R3C6A.Q0 SLICE_12
ROUTE         7     3.117       R3C6A.Q0 to       R4C5B.A1 cState_0[0]
CTOF_DEL    ---     0.923       R4C5B.A1 to       R4C5B.F1 SLICE_32
ROUTE         4     2.560       R4C5B.F1 to      R3C4A.CLK i2c_controller_inst/un1_nState_1_sqmuxa_i
                  --------
                   15.433   (12.2% logic, 87.8% route), 2 logic levels.

      Destination Clock Path OSCInst0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     7.878        OSC.OSC to      R4C5C.CLK sys_clk
                  --------
                    7.878   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.450ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_controller_inst/nState[4]  (from i2c_controller_inst/un1_nState_1_sqmuxa_i +)
   Destination:    FF         Data in        i2c_controller_inst/cState_ret_1  (to sys_clk +)

   Delay:               6.982ns  (40.1% logic, 59.9% route), 3 logic levels.

 Constraint Details:

      6.982ns physical path delay SLICE_43 to SLICE_21 exceeds
      7.519ns delay constraint less
      7.555ns skew and
      0.432ns DIN_SET requirement (totaling -0.468ns) by 7.450ns

 Physical Path Details:

      Data path SLICE_43 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R3C4B.CLK to       R3C4B.Q0 SLICE_43 (from i2c_controller_inst/un1_nState_1_sqmuxa_i)
ROUTE         2     2.562       R3C4B.Q0 to       R4C5A.D1 i2c_controller_inst.nState[4]
CTOF_DEL    ---     0.923       R4C5A.D1 to       R4C5A.F1 wb_manager_inst/SLICE_31
ROUTE         2     1.619       R4C5A.F1 to       R4C5C.B0 N_35_reti
CTOF_DEL    ---     0.923       R4C5C.B0 to       R4C5C.F0 SLICE_21
ROUTE         1     0.000       R4C5C.F0 to      R4C5C.DI0 i2c_controller_inst/N_43_reti (to sys_clk)
                  --------
                    6.982   (40.1% logic, 59.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     7.878        OSC.OSC to      R3C6A.CLK sys_clk
REG_DEL     ---     0.955      R3C6A.CLK to       R3C6A.Q0 SLICE_12
ROUTE         7     3.117       R3C6A.Q0 to       R4C5B.A1 cState_0[0]
CTOF_DEL    ---     0.923       R4C5B.A1 to       R4C5B.F1 SLICE_32
ROUTE         4     2.560       R4C5B.F1 to      R3C4B.CLK i2c_controller_inst/un1_nState_1_sqmuxa_i
                  --------
                   15.433   (12.2% logic, 87.8% route), 2 logic levels.

      Destination Clock Path OSCInst0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     7.878        OSC.OSC to      R4C5C.CLK sys_clk
                  --------
                    7.878   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.354ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_controller_inst/nState[5]  (from i2c_controller_inst/un1_nState_1_sqmuxa_i +)
   Destination:    FF         Data in        i2c_controller_inst/cState_ret_1  (to sys_clk +)

   Delay:               6.886ns  (40.7% logic, 59.3% route), 3 logic levels.

 Constraint Details:

      6.886ns physical path delay SLICE_43 to SLICE_21 exceeds
      7.519ns delay constraint less
      7.555ns skew and
      0.432ns DIN_SET requirement (totaling -0.468ns) by 7.354ns

 Physical Path Details:

      Data path SLICE_43 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R3C4B.CLK to       R3C4B.Q1 SLICE_43 (from i2c_controller_inst/un1_nState_1_sqmuxa_i)
ROUTE         2     1.846       R3C4B.Q1 to       R5C4B.C0 i2c_controller_inst.nState[5]
CTOF_DEL    ---     0.923       R5C4B.C0 to       R5C4B.F0 SLICE_30
ROUTE         2     2.239       R5C4B.F0 to       R4C5C.D0 N_34i
CTOF_DEL    ---     0.923       R4C5C.D0 to       R4C5C.F0 SLICE_21
ROUTE         1     0.000       R4C5C.F0 to      R4C5C.DI0 i2c_controller_inst/N_43_reti (to sys_clk)
                  --------
                    6.886   (40.7% logic, 59.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     7.878        OSC.OSC to      R3C6A.CLK sys_clk
REG_DEL     ---     0.955      R3C6A.CLK to       R3C6A.Q0 SLICE_12
ROUTE         7     3.117       R3C6A.Q0 to       R4C5B.A1 cState_0[0]
CTOF_DEL    ---     0.923       R4C5B.A1 to       R4C5B.F1 SLICE_32
ROUTE         4     2.560       R4C5B.F1 to      R3C4B.CLK i2c_controller_inst/un1_nState_1_sqmuxa_i
                  --------
                   15.433   (12.2% logic, 87.8% route), 2 logic levels.

      Destination Clock Path OSCInst0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     7.878        OSC.OSC to      R4C5C.CLK sys_clk
                  --------
                    7.878   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  43.251MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sys_clk" 133.000000 MHz  |             |             |
;                                       |  133.000 MHz|   43.251 MHz|   1 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
wb_manager_inst/cState[2]               |       7|      25|     23.15%
                                        |        |        |
wb_manager_inst/N_33                    |       5|      20|     18.52%
                                        |        |        |
wb_manager_inst/cState[3]               |       7|      18|     16.67%
                                        |        |        |
wb_manager_inst/N_41_1                  |       9|      16|     14.81%
                                        |        |        |
wb_manager_inst/N_41_1_i                |      11|      12|     11.11%
                                        |        |        |
wb_manager_inst/timeoutIns/clk_counter_c|        |        |
ry[4]                                   |       1|      11|     10.19%
                                        |        |        |
wb_manager_inst/timeoutIns/clk_counter_c|        |        |
ry[6]                                   |       1|      11|     10.19%
                                        |        |        |
wb_manager_inst/timeoutIns/clk_counter_c|        |        |
ry[8]                                   |       1|      11|     10.19%
                                        |        |        |
wb_manager_inst/timeoutIns/clk_counter_c|        |        |
ry[10]                                  |       1|      11|     10.19%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 5 clocks:

Clock Domain: i2c_controller_inst/un1_nState_1_sqmuxa_i   Source: SLICE_32.F1   Loads: 4
   No transfer within this clock domain is found

Clock Domain: un1_cState_3   Source: SLICE_41.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: un1_i2c_ack_0_a2   Source: SLICE_44.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: un1_i2c_addr5_0   Source: SLICE_41.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: sys_clk   Source: OSCInst0.OSC   Loads: 23
   Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;

   Data transfers from:
   Clock Domain: wb_manager_inst/nState_1_sqmuxa_4_i   Source: wb_manager_inst/SLICE_38.F0
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 2

   Clock Domain: wb_manager_inst/nState_1_sqmuxa_4_i   Source: wb_manager_inst/SLICE_38.F0
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 2

   Clock Domain: wb_manager_inst/nState_1_sqmuxa_4_i   Source: wb_manager_inst/SLICE_38.F0
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 2

   Clock Domain: i2c_controller_inst/un1_nState_1_sqmuxa_i   Source: SLICE_32.F1
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 1

   Clock Domain: i2c_controller_inst/un1_nState_1_sqmuxa_i   Source: SLICE_32.F1
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 2

   Clock Domain: i2c_controller_inst/un1_nState_1_sqmuxa_i   Source: SLICE_32.F1
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 4

   Clock Domain: un1_cState_3   Source: SLICE_41.F1
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 2

   Clock Domain: un1_i2c_ack_0_a2   Source: SLICE_44.F0
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 1

   Clock Domain: un1_i2c_addr5_0   Source: SLICE_41.F0
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 1


Timing summary (Setup):
---------------

Timing errors: 108  Score: 326897
Cumulative negative slack: 326897

Constraints cover 260 paths, 1 nets, and 254 connections (97.69% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144
Mon Sep 23 15:01:53 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o pico_i2c_i2c_interface.twr -gui -msgset D:/WorkingDir/Fpga/pico_dev_test/promote.xml pico_i2c_i2c_interface.ncd pico_i2c_i2c_interface.prf 
Design file:     pico_i2c_i2c_interface.ncd
Preference file: pico_i2c_i2c_interface.prf
Device,speed:    LCMXO2-1200ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "sys_clk" 133.000000 MHz ;
            260 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.855ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/timeoutIns/clk_counter[0]  (from sys_clk +)
   Destination:    FF         Data in        wb_manager_inst/timeoutIns/clk_counter[0]  (to sys_clk +)

   Delay:               0.823ns  (55.4% logic, 44.6% route), 2 logic levels.

 Constraint Details:

      0.823ns physical path delay wb_manager_inst/timeoutIns/SLICE_0 to wb_manager_inst/timeoutIns/SLICE_0 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.855ns

 Physical Path Details:

      Data path wb_manager_inst/timeoutIns/SLICE_0 to wb_manager_inst/timeoutIns/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R4C2A.CLK to       R4C2A.Q1 wb_manager_inst/timeoutIns/SLICE_0 (from sys_clk)
ROUTE         1     0.367       R4C2A.Q1 to       R4C2A.A1 wb_manager_inst/timeoutIns/clk_counter[0]
CTOF_DEL    ---     0.199       R4C2A.A1 to       R4C2A.F1 wb_manager_inst/timeoutIns/SLICE_0
ROUTE         1     0.000       R4C2A.F1 to      R4C2A.DI1 wb_manager_inst/timeoutIns/clk_counter_s[0] (to sys_clk)
                  --------
                    0.823   (55.4% logic, 44.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to wb_manager_inst/timeoutIns/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.481        OSC.OSC to      R4C2A.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to wb_manager_inst/timeoutIns/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.481        OSC.OSC to      R4C2A.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.855ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/timeoutIns/clk_counter[1]  (from sys_clk +)
   Destination:    FF         Data in        wb_manager_inst/timeoutIns/clk_counter[1]  (to sys_clk +)

   Delay:               0.823ns  (55.4% logic, 44.6% route), 2 logic levels.

 Constraint Details:

      0.823ns physical path delay wb_manager_inst/timeoutIns/SLICE_8 to wb_manager_inst/timeoutIns/SLICE_8 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.855ns

 Physical Path Details:

      Data path wb_manager_inst/timeoutIns/SLICE_8 to wb_manager_inst/timeoutIns/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R4C2B.CLK to       R4C2B.Q0 wb_manager_inst/timeoutIns/SLICE_8 (from sys_clk)
ROUTE         1     0.367       R4C2B.Q0 to       R4C2B.A0 wb_manager_inst/timeoutIns/clk_counter[1]
CTOF_DEL    ---     0.199       R4C2B.A0 to       R4C2B.F0 wb_manager_inst/timeoutIns/SLICE_8
ROUTE         1     0.000       R4C2B.F0 to      R4C2B.DI0 wb_manager_inst/timeoutIns/clk_counter_s[1] (to sys_clk)
                  --------
                    0.823   (55.4% logic, 44.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to wb_manager_inst/timeoutIns/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.481        OSC.OSC to      R4C2B.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to wb_manager_inst/timeoutIns/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.481        OSC.OSC to      R4C2B.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.855ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/timeoutIns/clk_counter[2]  (from sys_clk +)
   Destination:    FF         Data in        wb_manager_inst/timeoutIns/clk_counter[2]  (to sys_clk +)

   Delay:               0.823ns  (55.4% logic, 44.6% route), 2 logic levels.

 Constraint Details:

      0.823ns physical path delay wb_manager_inst/timeoutIns/SLICE_8 to wb_manager_inst/timeoutIns/SLICE_8 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.855ns

 Physical Path Details:

      Data path wb_manager_inst/timeoutIns/SLICE_8 to wb_manager_inst/timeoutIns/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R4C2B.CLK to       R4C2B.Q1 wb_manager_inst/timeoutIns/SLICE_8 (from sys_clk)
ROUTE         1     0.367       R4C2B.Q1 to       R4C2B.A1 wb_manager_inst/timeoutIns/clk_counter[2]
CTOF_DEL    ---     0.199       R4C2B.A1 to       R4C2B.F1 wb_manager_inst/timeoutIns/SLICE_8
ROUTE         1     0.000       R4C2B.F1 to      R4C2B.DI1 wb_manager_inst/timeoutIns/clk_counter_s[2] (to sys_clk)
                  --------
                    0.823   (55.4% logic, 44.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to wb_manager_inst/timeoutIns/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.481        OSC.OSC to      R4C2B.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to wb_manager_inst/timeoutIns/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.481        OSC.OSC to      R4C2B.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/timeoutIns/clk_counter[5]  (from sys_clk +)
   Destination:    FF         Data in        wb_manager_inst/timeoutIns/clk_counter[5]  (to sys_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay wb_manager_inst/timeoutIns/SLICE_6 to wb_manager_inst/timeoutIns/SLICE_6 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path wb_manager_inst/timeoutIns/SLICE_6 to wb_manager_inst/timeoutIns/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R4C2D.CLK to       R4C2D.Q0 wb_manager_inst/timeoutIns/SLICE_6 (from sys_clk)
ROUTE         2     0.369       R4C2D.Q0 to       R4C2D.A0 wb_manager_inst/timeoutIns/clk_counter[5]
CTOF_DEL    ---     0.199       R4C2D.A0 to       R4C2D.F0 wb_manager_inst/timeoutIns/SLICE_6
ROUTE         1     0.000       R4C2D.F0 to      R4C2D.DI0 wb_manager_inst/timeoutIns/clk_counter_s[5] (to sys_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to wb_manager_inst/timeoutIns/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.481        OSC.OSC to      R4C2D.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to wb_manager_inst/timeoutIns/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.481        OSC.OSC to      R4C2D.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/timeoutIns/clk_counter[15]  (from sys_clk +)
   Destination:    FF         Data in        wb_manager_inst/timeoutIns/clk_counter[15]  (to sys_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay wb_manager_inst/timeoutIns/SLICE_1 to wb_manager_inst/timeoutIns/SLICE_1 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path wb_manager_inst/timeoutIns/SLICE_1 to wb_manager_inst/timeoutIns/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R4C4A.CLK to       R4C4A.Q0 wb_manager_inst/timeoutIns/SLICE_1 (from sys_clk)
ROUTE         2     0.369       R4C4A.Q0 to       R4C4A.A0 wb_manager_inst/clk_counter[15]
CTOF_DEL    ---     0.199       R4C4A.A0 to       R4C4A.F0 wb_manager_inst/timeoutIns/SLICE_1
ROUTE         1     0.000       R4C4A.F0 to      R4C4A.DI0 wb_manager_inst/timeoutIns/clk_counter_s[15] (to sys_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to wb_manager_inst/timeoutIns/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.481        OSC.OSC to      R4C4A.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to wb_manager_inst/timeoutIns/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.481        OSC.OSC to      R4C4A.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/timeoutIns/clk_counter[9]  (from sys_clk +)
   Destination:    FF         Data in        wb_manager_inst/timeoutIns/clk_counter[9]  (to sys_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay wb_manager_inst/timeoutIns/SLICE_4 to wb_manager_inst/timeoutIns/SLICE_4 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path wb_manager_inst/timeoutIns/SLICE_4 to wb_manager_inst/timeoutIns/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R4C3B.CLK to       R4C3B.Q0 wb_manager_inst/timeoutIns/SLICE_4 (from sys_clk)
ROUTE         2     0.369       R4C3B.Q0 to       R4C3B.A0 wb_manager_inst/clk_counter[9]
CTOF_DEL    ---     0.199       R4C3B.A0 to       R4C3B.F0 wb_manager_inst/timeoutIns/SLICE_4
ROUTE         1     0.000       R4C3B.F0 to      R4C3B.DI0 wb_manager_inst/timeoutIns/clk_counter_s[9] (to sys_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to wb_manager_inst/timeoutIns/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.481        OSC.OSC to      R4C3B.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to wb_manager_inst/timeoutIns/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.481        OSC.OSC to      R4C3B.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/timeoutIns/clk_counter[13]  (from sys_clk +)
   Destination:    FF         Data in        wb_manager_inst/timeoutIns/clk_counter[13]  (to sys_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay wb_manager_inst/timeoutIns/SLICE_2 to wb_manager_inst/timeoutIns/SLICE_2 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path wb_manager_inst/timeoutIns/SLICE_2 to wb_manager_inst/timeoutIns/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R4C3D.CLK to       R4C3D.Q0 wb_manager_inst/timeoutIns/SLICE_2 (from sys_clk)
ROUTE         2     0.369       R4C3D.Q0 to       R4C3D.A0 wb_manager_inst/clk_counter[13]
CTOF_DEL    ---     0.199       R4C3D.A0 to       R4C3D.F0 wb_manager_inst/timeoutIns/SLICE_2
ROUTE         1     0.000       R4C3D.F0 to      R4C3D.DI0 wb_manager_inst/timeoutIns/clk_counter_s[13] (to sys_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to wb_manager_inst/timeoutIns/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.481        OSC.OSC to      R4C3D.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to wb_manager_inst/timeoutIns/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.481        OSC.OSC to      R4C3D.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/timeoutIns/clk_counter[3]  (from sys_clk +)
   Destination:    FF         Data in        wb_manager_inst/timeoutIns/clk_counter[3]  (to sys_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay wb_manager_inst/timeoutIns/SLICE_7 to wb_manager_inst/timeoutIns/SLICE_7 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path wb_manager_inst/timeoutIns/SLICE_7 to wb_manager_inst/timeoutIns/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R4C2C.CLK to       R4C2C.Q0 wb_manager_inst/timeoutIns/SLICE_7 (from sys_clk)
ROUTE         2     0.369       R4C2C.Q0 to       R4C2C.A0 wb_manager_inst/timeoutIns/clk_counter[3]
CTOF_DEL    ---     0.199       R4C2C.A0 to       R4C2C.F0 wb_manager_inst/timeoutIns/SLICE_7
ROUTE         1     0.000       R4C2C.F0 to      R4C2C.DI0 wb_manager_inst/timeoutIns/clk_counter_s[3] (to sys_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to wb_manager_inst/timeoutIns/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.481        OSC.OSC to      R4C2C.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to wb_manager_inst/timeoutIns/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.481        OSC.OSC to      R4C2C.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/timeoutIns/clk_counter[7]  (from sys_clk +)
   Destination:    FF         Data in        wb_manager_inst/timeoutIns/clk_counter[7]  (to sys_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay wb_manager_inst/timeoutIns/SLICE_5 to wb_manager_inst/timeoutIns/SLICE_5 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path wb_manager_inst/timeoutIns/SLICE_5 to wb_manager_inst/timeoutIns/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R4C3A.CLK to       R4C3A.Q0 wb_manager_inst/timeoutIns/SLICE_5 (from sys_clk)
ROUTE         2     0.369       R4C3A.Q0 to       R4C3A.A0 wb_manager_inst/timeoutIns/clk_counter[7]
CTOF_DEL    ---     0.199       R4C3A.A0 to       R4C3A.F0 wb_manager_inst/timeoutIns/SLICE_5
ROUTE         1     0.000       R4C3A.F0 to      R4C3A.DI0 wb_manager_inst/timeoutIns/clk_counter_s[7] (to sys_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to wb_manager_inst/timeoutIns/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.481        OSC.OSC to      R4C3A.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to wb_manager_inst/timeoutIns/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.481        OSC.OSC to      R4C3A.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/timeoutIns/clk_counter[11]  (from sys_clk +)
   Destination:    FF         Data in        wb_manager_inst/timeoutIns/clk_counter[11]  (to sys_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay wb_manager_inst/timeoutIns/SLICE_3 to wb_manager_inst/timeoutIns/SLICE_3 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path wb_manager_inst/timeoutIns/SLICE_3 to wb_manager_inst/timeoutIns/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R4C3C.CLK to       R4C3C.Q0 wb_manager_inst/timeoutIns/SLICE_3 (from sys_clk)
ROUTE         2     0.369       R4C3C.Q0 to       R4C3C.A0 wb_manager_inst/clk_counter[11]
CTOF_DEL    ---     0.199       R4C3C.A0 to       R4C3C.F0 wb_manager_inst/timeoutIns/SLICE_3
ROUTE         1     0.000       R4C3C.F0 to      R4C3C.DI0 wb_manager_inst/timeoutIns/clk_counter_s[11] (to sys_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to wb_manager_inst/timeoutIns/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.481        OSC.OSC to      R4C3C.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to wb_manager_inst/timeoutIns/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.481        OSC.OSC to      R4C3C.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sys_clk" 133.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.855 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 8 clocks:

Clock Domain: wb_manager_inst/efb_i2c_Inst0/i2c1_scli   Source: scl.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: wb_manager_inst/efb_i2c_Inst0/i2c1_sclo   Source: wb_manager_inst/efb_i2c_Inst0/EFBInst_0.I2C1SCLO   Loads: 1
   No transfer within this clock domain is found

Clock Domain: wb_manager_inst/nState_1_sqmuxa_4_i   Source: wb_manager_inst/SLICE_38.F0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: i2c_controller_inst/un1_nState_1_sqmuxa_i   Source: SLICE_32.F1   Loads: 4
   No transfer within this clock domain is found

Clock Domain: un1_cState_3   Source: SLICE_41.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: un1_i2c_ack_0_a2   Source: SLICE_44.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: un1_i2c_addr5_0   Source: SLICE_41.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: sys_clk   Source: OSCInst0.OSC   Loads: 23
   Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;

   Data transfers from:
   Clock Domain: wb_manager_inst/nState_1_sqmuxa_4_i   Source: wb_manager_inst/SLICE_38.F0
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 2

   Clock Domain: wb_manager_inst/nState_1_sqmuxa_4_i   Source: wb_manager_inst/SLICE_38.F0
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 2

   Clock Domain: wb_manager_inst/nState_1_sqmuxa_4_i   Source: wb_manager_inst/SLICE_38.F0
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 2

   Clock Domain: i2c_controller_inst/un1_nState_1_sqmuxa_i   Source: SLICE_32.F1
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 1

   Clock Domain: i2c_controller_inst/un1_nState_1_sqmuxa_i   Source: SLICE_32.F1
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 2

   Clock Domain: i2c_controller_inst/un1_nState_1_sqmuxa_i   Source: SLICE_32.F1
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 4

   Clock Domain: un1_cState_3   Source: SLICE_41.F1
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 2

   Clock Domain: un1_i2c_ack_0_a2   Source: SLICE_44.F0
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 1

   Clock Domain: un1_i2c_addr5_0   Source: SLICE_41.F0
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 1


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 260 paths, 1 nets, and 254 connections (97.69% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 108 (setup), 0 (hold)
Score: 326897 (setup), 0 (hold)
Cumulative negative slack: 326897 (326897+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

