;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #96, 110
	SUB @127, 106
	ADD #270, <1
	ADD #270, <1
	SUB #16, @110
	SUB 400, 620
	ADD @0, @202
	ADD @0, @2
	CMP @0, 0
	JMP 400, 620
	JMP <-127, 100
	CMP #-127, 100
	CMP @-127, 100
	JMP <-127, 100
	SUB 10, 10
	JMP <-127, 100
	SUB #0, @0
	DJN -1, @-1
	DJN -1, @-1
	SUB #0, @0
	CMP @-127, 100
	CMP @-127, 100
	CMP @-127, 100
	CMP @-127, 100
	SLT 20, @12
	JMN 400, 620
	SUB @0, 0
	SUB @0, 0
	SUB #0, @0
	SPL @0, #0
	SPL 161, 103
	SLT 20, @12
	SPL <-127, 100
	ADD @0, @6
	SUB 12, @10
	SUB 12, @10
	SUB #72, @200
	MOV 240, 62
	CMP -207, <-120
	SUB #270, <1
	ADD #270, <1
	ADD #270, <1
	CMP -207, <-120
	CMP 10, 10
	MOV -1, <-20
	DJN -1, @-20
	ADD #270, <1
	DJN -1, @-20
	ADD #270, <1
