$date
	Fri Dec  2 11:25:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module micro_tb $end
$var wire 1 ! zero_test $end
$var wire 1 " carry_test $end
$var wire 6 # Opcode_test [5:0] $end
$var reg 3 $ ALUOp_test [2:0] $end
$var reg 1 % clk_test $end
$var reg 1 & reset_test $end
$var reg 1 ' s_inc_test $end
$var reg 1 ( s_inm_test $end
$var reg 1 ) s_skip_test $end
$var reg 1 * we_test $end
$scope module micro_test $end
$var wire 3 + ALUOp [2:0] $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' s_inc $end
$var wire 1 ( s_inm $end
$var wire 1 ) s_skip $end
$var wire 1 * we $end
$var wire 1 ! zero $end
$var wire 10 , skip_out [9:0] $end
$var wire 10 - inc_out [9:0] $end
$var wire 1 " carry $end
$var wire 8 . WD3 [7:0] $end
$var wire 4 / WA3 [3:0] $end
$var wire 8 0 RD2 [7:0] $end
$var wire 8 1 RD1 [7:0] $end
$var wire 4 2 RA2 [3:0] $end
$var wire 4 3 RA1 [3:0] $end
$var wire 8 4 Output_ALU [7:0] $end
$var wire 6 5 Opcode [5:0] $end
$var wire 10 6 Offset [9:0] $end
$var wire 10 7 NewPC [9:0] $end
$var wire 16 8 Instruction [15:0] $end
$var wire 8 9 Inm [7:0] $end
$var wire 10 : CurrentPC [9:0] $end
$scope module alu1 $end
$var wire 3 ; Op [2:0] $end
$var wire 8 < B [7:0] $end
$var wire 8 = A [7:0] $end
$var reg 8 > S [7:0] $end
$var reg 1 " carry $end
$var reg 1 ! zero $end
$upscope $end
$scope module memoria_instrucciones $end
$var wire 16 ? Datum [15:0] $end
$var wire 1 % clk $end
$var wire 10 @ Address [9:0] $end
$upscope $end
$scope module mux_inc $end
$var wire 10 A D0 [9:0] $end
$var wire 1 ' s $end
$var wire 10 B Y [9:0] $end
$var wire 10 C D1 [9:0] $end
$upscope $end
$scope module mux_inm $end
$var wire 8 D D0 [7:0] $end
$var wire 8 E D1 [7:0] $end
$var wire 1 ( s $end
$var wire 8 F Y [7:0] $end
$upscope $end
$scope module mux_skip $end
$var wire 10 G D0 [9:0] $end
$var wire 10 H D1 [9:0] $end
$var wire 1 ) s $end
$var wire 10 I Y [9:0] $end
$upscope $end
$scope module program_counter $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 10 J D [9:0] $end
$var reg 10 K Q [9:0] $end
$upscope $end
$scope module regfile1 $end
$var wire 4 L RA1 [3:0] $end
$var wire 4 M RA2 [3:0] $end
$var wire 4 N WA3 [3:0] $end
$var wire 8 O WD3 [7:0] $end
$var wire 1 % clk $end
$var wire 1 * we3 $end
$var wire 8 P RD2 [7:0] $end
$var wire 8 Q RD1 [7:0] $end
$upscope $end
$scope module sumador_program_counter $end
$var wire 10 R A [9:0] $end
$var wire 10 S B [9:0] $end
$var wire 10 T Y [9:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx T
b0 S
b0xx0xxx R
b0 Q
b0 P
bx O
b100 N
b11 M
b0 L
b0 K
bx J
b0xx I
b10 H
b1 G
bx F
b11 E
bx D
b0xx C
b0xx0xxx B
b110100 A
b0 @
b110100 ?
bx >
b0 =
b0 <
bx ;
b0 :
b11 9
b110100 8
bx 7
b110100 6
b0 5
bx 4
b0 3
b11 2
b0 1
b0 0
b100 /
bx .
b0xx0xxx -
b0xx ,
bx +
x*
x)
x(
x'
1&
1%
bx $
b0 #
x"
x!
$end
#300
0&
#2000
0%
b1 7
b1 J
b1 T
b1 -
b1 B
b1 R
b11 .
b11 F
b11 O
b1 ,
b1 C
b1 I
1!
b0 4
b0 >
b0 D
1'
1(
0)
1*
b0 $
b0 +
b0 ;
#4000
b10 .
b10 F
b10 O
b100001 6
b100001 A
b10 2
b10 M
b1 /
b1 N
b10 9
b10 E
b10 7
b10 J
b10 T
b100001 8
b100001 ?
b1 :
b1 @
b1 K
b1 S
1%
#6000
0%
#8000
b111 .
b111 F
b111 O
b1110111 6
b1110111 A
b111 2
b111 M
b111 /
b111 N
b111 9
b111 E
b11 7
b11 J
b11 T
b1110111 8
b1110111 ?
b10 :
b10 @
b10 K
b10 S
1%
#10000
0%
#12000
0!
b11 4
b11 >
b11 D
b11 1
b11 =
b11 Q
b1000111 .
b1000111 F
b1000111 O
b1110001 6
b1110001 A
b100 3
b100 L
b1 /
b1 N
b1000111 9
b1000111 E
b101 #
b101 5
b111 0
b111 <
b111 P
b100 7
b100 J
b100 T
b1010001110001 8
b1010001110001 ?
b11 :
b11 @
b11 K
b11 S
1%
#14000
0%
b101 7
b101 J
b101 T
b10 -
b10 B
b10 R
b11111100 .
b11111100 F
b11111100 O
b10 ,
b10 C
b10 I
1"
b11111100 4
b11111100 >
b11111100 D
0(
1)
b11 $
b11 +
b11 ;
#16000
b100 .
b100 F
b100 O
0"
b100 4
b100 >
b100 D
b111 1
b111 =
b111 Q
b11 0
b11 <
b11 P
b1101000001 6
b1101000001 A
b111 3
b111 L
b100 2
b100 M
b1110100 9
b1110100 E
b1101 #
b1101 5
b111 7
b111 J
b111 T
b11011101000001 8
b11011101000001 ?
b101 :
b101 @
b101 K
b101 S
1%
#18000
0%
b1110100 .
b1110100 F
b1110100 O
b1101000110 7
b1101000110 J
b1101000110 T
b1101000001 -
b1101000001 B
b1101000001 R
1(
0'
#20000
1!
b0 4
b0 >
b0 D
b0 -
b0 B
b0 R
b0 1
b0 =
b0 Q
b0 0
b0 <
b0 P
b0 .
b0 F
b0 O
b0 6
b0 A
b0 3
b0 L
b0 2
b0 M
b0 /
b0 N
b0 9
b0 E
b100 #
b100 5
b1101000110 7
b1101000110 J
b1101000110 T
b1000000000000 8
b1000000000000 ?
b1101000110 :
b1101000110 @
b1101000110 K
b1101000110 S
1%
#22000
0%
b1101000111 7
b1101000111 J
b1101000111 T
b1 -
b1 B
b1 R
b1 ,
b1 C
b1 I
0(
1'
0)
b10 $
b10 +
b10 ;
#24000
b0 #
b0 5
b1101001000 7
b1101001000 J
b1101001000 T
b0 8
b0 ?
b1101000111 :
b1101000111 @
b1101000111 K
b1101000111 S
1%
#26000
0%
b1101001001 7
b1101001001 J
b1101001001 T
b10 -
b10 B
b10 R
b10 ,
b10 C
b10 I
1)
b11 $
b11 +
b11 ;
#28000
b1101001011 7
b1101001011 J
b1101001011 T
b1101001001 :
b1101001001 @
b1101001001 K
b1101001001 S
1%
#30000
0%
b1101001001 7
b1101001001 J
b1101001001 T
b0 -
b0 B
b0 R
1(
0'
#32000
1%
#34000
0%
b1101001010 7
b1101001010 J
b1101001010 T
b1 -
b1 B
b1 R
b1 ,
b1 C
b1 I
0(
1'
0)
b10 $
b10 +
b10 ;
#36000
b100 #
b100 5
b1101001011 7
b1101001011 J
b1101001011 T
b1000000000000 8
b1000000000000 ?
b1101001010 :
b1101001010 @
b1101001010 K
b1101001010 S
1%
#38000
0%
b11 $
b11 +
b11 ;
#40000
b0 #
b0 5
b1101001100 7
b1101001100 J
b1101001100 T
b0 8
b0 ?
b1101001011 :
b1101001011 @
b1101001011 K
b1101001011 S
1%
#42000
0%
b1101001011 7
b1101001011 J
b1101001011 T
b0 -
b0 B
b0 R
0'
0*
b0 $
b0 +
b0 ;
#44000
1%
#46000
0%
#48000
1%
#50000
0%
#52000
1%
#54000
0%
#56000
1%
#58000
0%
