[TestBench] [MemAccess] Start! Addr 0x%x, Type 0x%x, Iterations %d!
[TestBench] [MemAccess] Finish %d [us]
[TestBench] [ReadSequential PMU] EVT0 %d, EVT1 %d, EVT2 %d
[TestBench] [ReadSequential PMU] EVT3 %d, EVT4 %d, EVT5 %d
[TestBench] [ReadSequential PMU] %d [us] %d [cycle]
[TestBench] [ReadSparse PMU] EVT0 %d, EVT1 %d, EVT2 %d
[TestBench] [ReadSparse PMU] EVT3 %d, EVT4 %d, EVT5 %d
[TestBench] [ReadSparse PMU] %d [us] %d [cycle]
[TestBench] [ReadSparse2 PMU] EVT0 %d, EVT1 %d, EVT2 %d
[TestBench] [ReadSparse2 PMU] EVT3 %d, EVT4 %d, EVT5 %d
[TestBench] [ReadSparse2 PMU] %d [us] %d [cycle]
[TestBench] [SetSequential PMU] EVT0 %d, EVT1 %d, EVT2 %d
[TestBench] [SetSequential PMU] EVT3 %d, EVT4 %d, EVT5 %d
[TestBench] [SetSequential PMU] %d [us] %d [cycle]
[TestBench] [SetSparse PMU] EVT0 %d, EVT1 %d, EVT2 %d
[TestBench] [SetSparse PMU] EVT3 %d, EVT4 %d, EVT5 %d
[TestBench] [SetSparse PMU] %d [us] %d [cycle]
[TestBench] [SetSparse2 PMU] EVT0 %d, EVT1 %d, EVT2 %d
[TestBench] [SetSparse2 PMU] EVT3 %d, EVT4 %d, EVT5 %d
[TestBench] [SetSparse2 PMU] %d [us] %d [cycle]
[TestBench] [Memcpy1 PMU] EVT0 %d, EVT1 %d, EVT2 %d
[TestBench] [Memcpy1 PMU] EVT3 %d, EVT4 %d, EVT5 %d
[TestBench] [Memcpy1 PMU] %d [us] %d [cycle]
[TestBench] [Memcpy2 PMU] EVT0 %d, EVT1 %d, EVT2 %d
[TestBench] [Memcpy2 PMU] EVT3 %d, EVT4 %d, EVT5 %d
[TestBench] [Memcpy2 PMU] %d [us] %d [cycle]
[TestBench] [Memcmp PMU] EVT0 %d, EVT1 %d, EVT2 %d
[TestBench] [Memcmp PMU] EVT3 %d, EVT4 %d, EVT5 %d
[TestBench] [Memcmp PMU] %d [us] %d [cycle]
[TestBench] [Memcmp] result 0x%x
[TestBench] There is no LCPU response Lock
[TestBench] There is no LCPU response Free
[TestBench] There is no Xdma response
[TestBench] [MemcpyXdma PMU] EVT0 %d, EVT1 %d, EVT2 %d
[TestBench] [MemcpyXdma PMU] EVT3 %d, EVT4 %d, EVT5 %d
[TestBench] [MemcpyXdma PMU] %d [us] %d [cycle]
[TestBench] There is no Dmover response
