// Seed: 1884248271
module module_0;
  always id_1 <= id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  initial
    if (1)
      for (id_2 = id_1; 1 / id_1; id_2 = {1 == 1'b0, 1 && 1, 1})
        @(posedge 1'b0 or posedge id_1 or posedge id_2 & 1'b0)
          {"", 1 * id_1, 1, id_2 - id_2, 1} = id_2 && id_2;
    else id_2 <= 1'b0;
  module_0();
endmodule
