

================================================================
== Vivado HLS Report for 'Stage_8_8D'
================================================================
* Date:           Tue Aug 29 16:05:59 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        Efficient_Parallel_Correlator_HLS
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.48|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  193|  193|  193|  193|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Stage_8_8D_N_DFF_LOOP   |  192|  192|        24|          -|          -|     8|    no    |
        | + Shift_Accum_8D_N_Loop  |   16|   16|         2|          -|          -|     8|    no    |
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      75|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      4|     454|     428|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      54|
|Register         |        -|      -|     168|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      4|     622|     557|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Efficient_Cor_fsubkb_U0  |Efficient_Cor_fsubkb  |        0|      2|  227|  214|
    |Efficient_Cor_fsubkb_U1  |Efficient_Cor_fsubkb  |        0|      2|  227|  214|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      4|  454|  428|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+-------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-------------------+---------+---+----+------+-----+------+-------------+
    |dff_8D_U  |Stage_8_8D_dff_8D  |        1|  0|   0|    64|   32|     1|         2048|
    +----------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                   |        1|  0|   0|    64|   32|     1|         2048|
    +----------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |grp_fu_152_p2        |     +    |      0|  0|   4|           4|           2|
    |i_1_fu_202_p2        |     +    |      0|  0|   4|           4|           1|
    |tmp_11_fu_254_p2     |     +    |      0|  0|   8|           8|           8|
    |tmp_5_fu_226_p2      |     +    |      0|  0|   8|           8|           8|
    |exitcond1_fu_196_p2  |   icmp   |      0|  0|   2|           4|           5|
    |tmp_7_fu_244_p2      |   icmp   |      0|  0|   2|           4|           1|
    |tmp_8_fu_181_p2      |    or    |      0|  0|  10|           7|           3|
    |tmp_1_neg_fu_211_p2  |    xor   |      0|  0|  37|          32|          33|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  75|          71|          61|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |   4|         11|    1|         11|
    |dff_8D_address0  |   6|          5|    6|         30|
    |dff_8D_d0        |  32|          3|   32|         96|
    |grp_fu_152_p0    |   4|          3|    4|         12|
    |i_reg_121        |   4|          2|    4|          8|
    |k_reg_132        |   4|          2|    4|          8|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  54|         26|   51|        165|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  10|   0|   10|          0|
    |buf_b_load_reg_305     |  32|   0|   32|          0|
    |dff_8D_addr_1_reg_281  |   3|   0|    6|          3|
    |dff_8D_addr_3_reg_327  |   6|   0|    6|          0|
    |dff_8D_load_reg_299    |  32|   0|   32|          0|
    |i_1_reg_289            |   4|   0|    4|          0|
    |i_cast1_reg_264        |   4|   0|   32|         28|
    |i_reg_121              |   4|   0|    4|          0|
    |k_reg_132              |   4|   0|    4|          0|
    |tmp_2_reg_322          |  32|   0|   32|          0|
    |tmp_6_cast_reg_270     |   4|   0|    8|          4|
    |tmp_7_reg_335          |   1|   0|    1|          0|
    |tmp_reg_317            |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 168|   0|  203|         35|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |  Stage_8_8D  | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |  Stage_8_8D  | return value |
|ap_start            |  in |    1| ap_ctrl_hs |  Stage_8_8D  | return value |
|ap_done             | out |    1| ap_ctrl_hs |  Stage_8_8D  | return value |
|ap_idle             | out |    1| ap_ctrl_hs |  Stage_8_8D  | return value |
|ap_ready            | out |    1| ap_ctrl_hs |  Stage_8_8D  | return value |
|buf_a_address0      | out |    3|  ap_memory |     buf_a    |     array    |
|buf_a_ce0           | out |    1|  ap_memory |     buf_a    |     array    |
|buf_a_q0            |  in |   32|  ap_memory |     buf_a    |     array    |
|buf_cor_a_address0  | out |    3|  ap_memory |   buf_cor_a  |     array    |
|buf_cor_a_ce0       | out |    1|  ap_memory |   buf_cor_a  |     array    |
|buf_cor_a_we0       | out |    1|  ap_memory |   buf_cor_a  |     array    |
|buf_cor_a_d0        | out |   32|  ap_memory |   buf_cor_a  |     array    |
|buf_cor_b_address0  | out |    3|  ap_memory |   buf_cor_b  |     array    |
|buf_cor_b_ce0       | out |    1|  ap_memory |   buf_cor_b  |     array    |
|buf_cor_b_we0       | out |    1|  ap_memory |   buf_cor_b  |     array    |
|buf_cor_b_d0        | out |   32|  ap_memory |   buf_cor_b  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

