Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /mnt/nvme0n1p2/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 2df1066bf6144da0917b4aa9bee9d6a0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot clock_50mhz_behav xil_defaultlib.clock_50mhz -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavior of entity xil_defaultlib.clock_50mhz
Built simulation snapshot clock_50mhz_behav
