// Seed: 3828487580
module module_0 (
    id_1,
    id_2
);
  output tri0 id_2;
  output wire id_1;
  wire id_3;
  assign id_2 = 'b0;
endmodule
module module_0 #(
    parameter id_1 = 32'd55,
    parameter id_4 = 32'd19,
    parameter id_5 = 32'd99
) (
    _id_1,
    id_2,
    module_1,
    _id_4
);
  input wire _id_4;
  input wire id_3;
  output wire id_2;
  input wire _id_1;
  logic [id_1 : -1] _id_5;
  ;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  logic [id_4 : -1 'd0] id_6;
  assign id_6[-1] = id_5 != id_3;
  logic [1 : id_5] id_7, id_8;
endmodule
