// KBandIPsubAffine_mm_interconnect_0.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 16.1 196

`timescale 1 ps / 1 ps
module KBandIPsubAffine_mm_interconnect_0 (
		input  wire         clk_0_clk_clk,                                  //                                clk_0_clk.clk
		input  wire         mm_bridge_LW_reset_reset_bridge_in_reset_reset, // mm_bridge_LW_reset_reset_bridge_in_reset.reset
		input  wire [30:0]  KBandInput_1_mm_read_address,                   //                     KBandInput_1_mm_read.address
		output wire         KBandInput_1_mm_read_waitrequest,               //                                         .waitrequest
		input  wire         KBandInput_1_mm_read_read,                      //                                         .read
		output wire [7:0]   KBandInput_1_mm_read_readdata,                  //                                         .readdata
		output wire         KBandInput_1_mm_read_readdatavalid,             //                                         .readdatavalid
		input  wire [30:0]  KBandInput_2_mm_read_address,                   //                     KBandInput_2_mm_read.address
		output wire         KBandInput_2_mm_read_waitrequest,               //                                         .waitrequest
		input  wire         KBandInput_2_mm_read_read,                      //                                         .read
		output wire [7:0]   KBandInput_2_mm_read_readdata,                  //                                         .readdata
		output wire         KBandInput_2_mm_read_readdatavalid,             //                                         .readdatavalid
		input  wire [30:0]  KBandOutput_mm_write_address,                   //                     KBandOutput_mm_write.address
		output wire         KBandOutput_mm_write_waitrequest,               //                                         .waitrequest
		input  wire [15:0]  KBandOutput_mm_write_byteenable,                //                                         .byteenable
		input  wire         KBandOutput_mm_write_write,                     //                                         .write
		input  wire [127:0] KBandOutput_mm_write_writedata,                 //                                         .writedata
		input  wire [17:0]  mm_bridge_FPGA_Slave_m0_address,                //                  mm_bridge_FPGA_Slave_m0.address
		output wire         mm_bridge_FPGA_Slave_m0_waitrequest,            //                                         .waitrequest
		input  wire [0:0]   mm_bridge_FPGA_Slave_m0_burstcount,             //                                         .burstcount
		input  wire [7:0]   mm_bridge_FPGA_Slave_m0_byteenable,             //                                         .byteenable
		input  wire         mm_bridge_FPGA_Slave_m0_read,                   //                                         .read
		output wire [63:0]  mm_bridge_FPGA_Slave_m0_readdata,               //                                         .readdata
		output wire         mm_bridge_FPGA_Slave_m0_readdatavalid,          //                                         .readdatavalid
		input  wire         mm_bridge_FPGA_Slave_m0_write,                  //                                         .write
		input  wire [63:0]  mm_bridge_FPGA_Slave_m0_writedata,              //                                         .writedata
		input  wire         mm_bridge_FPGA_Slave_m0_debugaccess,            //                                         .debugaccess
		input  wire [16:0]  mm_bridge_LW_m0_address,                        //                          mm_bridge_LW_m0.address
		output wire         mm_bridge_LW_m0_waitrequest,                    //                                         .waitrequest
		input  wire [0:0]   mm_bridge_LW_m0_burstcount,                     //                                         .burstcount
		input  wire [3:0]   mm_bridge_LW_m0_byteenable,                     //                                         .byteenable
		input  wire         mm_bridge_LW_m0_read,                           //                                         .read
		output wire [31:0]  mm_bridge_LW_m0_readdata,                       //                                         .readdata
		output wire         mm_bridge_LW_m0_readdatavalid,                  //                                         .readdatavalid
		input  wire         mm_bridge_LW_m0_write,                          //                                         .write
		input  wire [31:0]  mm_bridge_LW_m0_writedata,                      //                                         .writedata
		input  wire         mm_bridge_LW_m0_debugaccess,                    //                                         .debugaccess
		output wire [29:0]  DDR_s0_address,                                 //                                   DDR_s0.address
		output wire         DDR_s0_write,                                   //                                         .write
		output wire         DDR_s0_read,                                    //                                         .read
		input  wire [127:0] DDR_s0_readdata,                                //                                         .readdata
		output wire [127:0] DDR_s0_writedata,                               //                                         .writedata
		output wire [4:0]   DDR_s0_burstcount,                              //                                         .burstcount
		output wire [15:0]  DDR_s0_byteenable,                              //                                         .byteenable
		input  wire         DDR_s0_readdatavalid,                           //                                         .readdatavalid
		input  wire         DDR_s0_waitrequest,                             //                                         .waitrequest
		output wire         DDR_s0_debugaccess,                             //                                         .debugaccess
		output wire [2:0]   KBandInput_1_csr_address,                       //                         KBandInput_1_csr.address
		output wire         KBandInput_1_csr_write,                         //                                         .write
		output wire         KBandInput_1_csr_read,                          //                                         .read
		input  wire [31:0]  KBandInput_1_csr_readdata,                      //                                         .readdata
		output wire [31:0]  KBandInput_1_csr_writedata,                     //                                         .writedata
		output wire [3:0]   KBandInput_1_csr_byteenable,                    //                                         .byteenable
		output wire         KBandInput_1_descriptor_slave_write,            //            KBandInput_1_descriptor_slave.write
		output wire [127:0] KBandInput_1_descriptor_slave_writedata,        //                                         .writedata
		output wire [15:0]  KBandInput_1_descriptor_slave_byteenable,       //                                         .byteenable
		input  wire         KBandInput_1_descriptor_slave_waitrequest,      //                                         .waitrequest
		output wire [2:0]   KBandInput_2_csr_address,                       //                         KBandInput_2_csr.address
		output wire         KBandInput_2_csr_write,                         //                                         .write
		output wire         KBandInput_2_csr_read,                          //                                         .read
		input  wire [31:0]  KBandInput_2_csr_readdata,                      //                                         .readdata
		output wire [31:0]  KBandInput_2_csr_writedata,                     //                                         .writedata
		output wire [3:0]   KBandInput_2_csr_byteenable,                    //                                         .byteenable
		output wire         KBandInput_2_descriptor_slave_write,            //            KBandInput_2_descriptor_slave.write
		output wire [127:0] KBandInput_2_descriptor_slave_writedata,        //                                         .writedata
		output wire [15:0]  KBandInput_2_descriptor_slave_byteenable,       //                                         .byteenable
		input  wire         KBandInput_2_descriptor_slave_waitrequest,      //                                         .waitrequest
		output wire [2:0]   KBandOutput_csr_address,                        //                          KBandOutput_csr.address
		output wire         KBandOutput_csr_write,                          //                                         .write
		output wire         KBandOutput_csr_read,                           //                                         .read
		input  wire [31:0]  KBandOutput_csr_readdata,                       //                                         .readdata
		output wire [31:0]  KBandOutput_csr_writedata,                      //                                         .writedata
		output wire [3:0]   KBandOutput_csr_byteenable,                     //                                         .byteenable
		output wire         KBandOutput_descriptor_slave_write,             //             KBandOutput_descriptor_slave.write
		output wire [127:0] KBandOutput_descriptor_slave_writedata,         //                                         .writedata
		output wire [15:0]  KBandOutput_descriptor_slave_byteenable,        //                                         .byteenable
		input  wire         KBandOutput_descriptor_slave_waitrequest,       //                                         .waitrequest
		output wire [13:0]  onchip_mem_FPGA_Slave_s1_address,               //                 onchip_mem_FPGA_Slave_s1.address
		output wire         onchip_mem_FPGA_Slave_s1_write,                 //                                         .write
		input  wire [127:0] onchip_mem_FPGA_Slave_s1_readdata,              //                                         .readdata
		output wire [127:0] onchip_mem_FPGA_Slave_s1_writedata,             //                                         .writedata
		output wire [15:0]  onchip_mem_FPGA_Slave_s1_byteenable,            //                                         .byteenable
		output wire         onchip_mem_FPGA_Slave_s1_chipselect,            //                                         .chipselect
		output wire         onchip_mem_FPGA_Slave_s1_clken,                 //                                         .clken
		output wire [12:0]  onchip_mem_LW_s1_address,                       //                         onchip_mem_LW_s1.address
		output wire         onchip_mem_LW_s1_write,                         //                                         .write
		input  wire [31:0]  onchip_mem_LW_s1_readdata,                      //                                         .readdata
		output wire [31:0]  onchip_mem_LW_s1_writedata,                     //                                         .writedata
		output wire [3:0]   onchip_mem_LW_s1_byteenable,                    //                                         .byteenable
		output wire         onchip_mem_LW_s1_chipselect,                    //                                         .chipselect
		output wire         onchip_mem_LW_s1_clken,                         //                                         .clken
		output wire [12:0]  onchip_mem_LW2_s1_address,                      //                        onchip_mem_LW2_s1.address
		output wire         onchip_mem_LW2_s1_write,                        //                                         .write
		input  wire [31:0]  onchip_mem_LW2_s1_readdata,                     //                                         .readdata
		output wire [31:0]  onchip_mem_LW2_s1_writedata,                    //                                         .writedata
		output wire [3:0]   onchip_mem_LW2_s1_byteenable,                   //                                         .byteenable
		output wire         onchip_mem_LW2_s1_chipselect,                   //                                         .chipselect
		output wire         onchip_mem_LW2_s1_clken,                        //                                         .clken
		output wire [1:0]   pio_0_s1_address,                               //                                 pio_0_s1.address
		output wire         pio_0_s1_write,                                 //                                         .write
		input  wire [31:0]  pio_0_s1_readdata,                              //                                         .readdata
		output wire [31:0]  pio_0_s1_writedata,                             //                                         .writedata
		output wire         pio_0_s1_chipselect                             //                                         .chipselect
	);

	wire          mm_bridge_lw_m0_translator_avalon_universal_master_0_waitrequest;                        // mm_bridge_LW_m0_agent:av_waitrequest -> mm_bridge_LW_m0_translator:uav_waitrequest
	wire   [31:0] mm_bridge_lw_m0_translator_avalon_universal_master_0_readdata;                           // mm_bridge_LW_m0_agent:av_readdata -> mm_bridge_LW_m0_translator:uav_readdata
	wire          mm_bridge_lw_m0_translator_avalon_universal_master_0_debugaccess;                        // mm_bridge_LW_m0_translator:uav_debugaccess -> mm_bridge_LW_m0_agent:av_debugaccess
	wire   [30:0] mm_bridge_lw_m0_translator_avalon_universal_master_0_address;                            // mm_bridge_LW_m0_translator:uav_address -> mm_bridge_LW_m0_agent:av_address
	wire          mm_bridge_lw_m0_translator_avalon_universal_master_0_read;                               // mm_bridge_LW_m0_translator:uav_read -> mm_bridge_LW_m0_agent:av_read
	wire    [3:0] mm_bridge_lw_m0_translator_avalon_universal_master_0_byteenable;                         // mm_bridge_LW_m0_translator:uav_byteenable -> mm_bridge_LW_m0_agent:av_byteenable
	wire          mm_bridge_lw_m0_translator_avalon_universal_master_0_readdatavalid;                      // mm_bridge_LW_m0_agent:av_readdatavalid -> mm_bridge_LW_m0_translator:uav_readdatavalid
	wire          mm_bridge_lw_m0_translator_avalon_universal_master_0_lock;                               // mm_bridge_LW_m0_translator:uav_lock -> mm_bridge_LW_m0_agent:av_lock
	wire          mm_bridge_lw_m0_translator_avalon_universal_master_0_write;                              // mm_bridge_LW_m0_translator:uav_write -> mm_bridge_LW_m0_agent:av_write
	wire   [31:0] mm_bridge_lw_m0_translator_avalon_universal_master_0_writedata;                          // mm_bridge_LW_m0_translator:uav_writedata -> mm_bridge_LW_m0_agent:av_writedata
	wire    [2:0] mm_bridge_lw_m0_translator_avalon_universal_master_0_burstcount;                         // mm_bridge_LW_m0_translator:uav_burstcount -> mm_bridge_LW_m0_agent:av_burstcount
	wire          kbandinput_2_mm_read_translator_avalon_universal_master_0_waitrequest;                   // KBandInput_2_mm_read_agent:av_waitrequest -> KBandInput_2_mm_read_translator:uav_waitrequest
	wire    [7:0] kbandinput_2_mm_read_translator_avalon_universal_master_0_readdata;                      // KBandInput_2_mm_read_agent:av_readdata -> KBandInput_2_mm_read_translator:uav_readdata
	wire          kbandinput_2_mm_read_translator_avalon_universal_master_0_debugaccess;                   // KBandInput_2_mm_read_translator:uav_debugaccess -> KBandInput_2_mm_read_agent:av_debugaccess
	wire   [30:0] kbandinput_2_mm_read_translator_avalon_universal_master_0_address;                       // KBandInput_2_mm_read_translator:uav_address -> KBandInput_2_mm_read_agent:av_address
	wire          kbandinput_2_mm_read_translator_avalon_universal_master_0_read;                          // KBandInput_2_mm_read_translator:uav_read -> KBandInput_2_mm_read_agent:av_read
	wire    [0:0] kbandinput_2_mm_read_translator_avalon_universal_master_0_byteenable;                    // KBandInput_2_mm_read_translator:uav_byteenable -> KBandInput_2_mm_read_agent:av_byteenable
	wire          kbandinput_2_mm_read_translator_avalon_universal_master_0_readdatavalid;                 // KBandInput_2_mm_read_agent:av_readdatavalid -> KBandInput_2_mm_read_translator:uav_readdatavalid
	wire          kbandinput_2_mm_read_translator_avalon_universal_master_0_lock;                          // KBandInput_2_mm_read_translator:uav_lock -> KBandInput_2_mm_read_agent:av_lock
	wire          kbandinput_2_mm_read_translator_avalon_universal_master_0_write;                         // KBandInput_2_mm_read_translator:uav_write -> KBandInput_2_mm_read_agent:av_write
	wire    [7:0] kbandinput_2_mm_read_translator_avalon_universal_master_0_writedata;                     // KBandInput_2_mm_read_translator:uav_writedata -> KBandInput_2_mm_read_agent:av_writedata
	wire    [0:0] kbandinput_2_mm_read_translator_avalon_universal_master_0_burstcount;                    // KBandInput_2_mm_read_translator:uav_burstcount -> KBandInput_2_mm_read_agent:av_burstcount
	wire          kbandinput_1_mm_read_translator_avalon_universal_master_0_waitrequest;                   // KBandInput_1_mm_read_agent:av_waitrequest -> KBandInput_1_mm_read_translator:uav_waitrequest
	wire    [7:0] kbandinput_1_mm_read_translator_avalon_universal_master_0_readdata;                      // KBandInput_1_mm_read_agent:av_readdata -> KBandInput_1_mm_read_translator:uav_readdata
	wire          kbandinput_1_mm_read_translator_avalon_universal_master_0_debugaccess;                   // KBandInput_1_mm_read_translator:uav_debugaccess -> KBandInput_1_mm_read_agent:av_debugaccess
	wire   [30:0] kbandinput_1_mm_read_translator_avalon_universal_master_0_address;                       // KBandInput_1_mm_read_translator:uav_address -> KBandInput_1_mm_read_agent:av_address
	wire          kbandinput_1_mm_read_translator_avalon_universal_master_0_read;                          // KBandInput_1_mm_read_translator:uav_read -> KBandInput_1_mm_read_agent:av_read
	wire    [0:0] kbandinput_1_mm_read_translator_avalon_universal_master_0_byteenable;                    // KBandInput_1_mm_read_translator:uav_byteenable -> KBandInput_1_mm_read_agent:av_byteenable
	wire          kbandinput_1_mm_read_translator_avalon_universal_master_0_readdatavalid;                 // KBandInput_1_mm_read_agent:av_readdatavalid -> KBandInput_1_mm_read_translator:uav_readdatavalid
	wire          kbandinput_1_mm_read_translator_avalon_universal_master_0_lock;                          // KBandInput_1_mm_read_translator:uav_lock -> KBandInput_1_mm_read_agent:av_lock
	wire          kbandinput_1_mm_read_translator_avalon_universal_master_0_write;                         // KBandInput_1_mm_read_translator:uav_write -> KBandInput_1_mm_read_agent:av_write
	wire    [7:0] kbandinput_1_mm_read_translator_avalon_universal_master_0_writedata;                     // KBandInput_1_mm_read_translator:uav_writedata -> KBandInput_1_mm_read_agent:av_writedata
	wire    [0:0] kbandinput_1_mm_read_translator_avalon_universal_master_0_burstcount;                    // KBandInput_1_mm_read_translator:uav_burstcount -> KBandInput_1_mm_read_agent:av_burstcount
	wire          kbandoutput_mm_write_translator_avalon_universal_master_0_waitrequest;                   // KBandOutput_mm_write_agent:av_waitrequest -> KBandOutput_mm_write_translator:uav_waitrequest
	wire  [127:0] kbandoutput_mm_write_translator_avalon_universal_master_0_readdata;                      // KBandOutput_mm_write_agent:av_readdata -> KBandOutput_mm_write_translator:uav_readdata
	wire          kbandoutput_mm_write_translator_avalon_universal_master_0_debugaccess;                   // KBandOutput_mm_write_translator:uav_debugaccess -> KBandOutput_mm_write_agent:av_debugaccess
	wire   [30:0] kbandoutput_mm_write_translator_avalon_universal_master_0_address;                       // KBandOutput_mm_write_translator:uav_address -> KBandOutput_mm_write_agent:av_address
	wire          kbandoutput_mm_write_translator_avalon_universal_master_0_read;                          // KBandOutput_mm_write_translator:uav_read -> KBandOutput_mm_write_agent:av_read
	wire   [15:0] kbandoutput_mm_write_translator_avalon_universal_master_0_byteenable;                    // KBandOutput_mm_write_translator:uav_byteenable -> KBandOutput_mm_write_agent:av_byteenable
	wire          kbandoutput_mm_write_translator_avalon_universal_master_0_readdatavalid;                 // KBandOutput_mm_write_agent:av_readdatavalid -> KBandOutput_mm_write_translator:uav_readdatavalid
	wire          kbandoutput_mm_write_translator_avalon_universal_master_0_lock;                          // KBandOutput_mm_write_translator:uav_lock -> KBandOutput_mm_write_agent:av_lock
	wire          kbandoutput_mm_write_translator_avalon_universal_master_0_write;                         // KBandOutput_mm_write_translator:uav_write -> KBandOutput_mm_write_agent:av_write
	wire  [127:0] kbandoutput_mm_write_translator_avalon_universal_master_0_writedata;                     // KBandOutput_mm_write_translator:uav_writedata -> KBandOutput_mm_write_agent:av_writedata
	wire    [4:0] kbandoutput_mm_write_translator_avalon_universal_master_0_burstcount;                    // KBandOutput_mm_write_translator:uav_burstcount -> KBandOutput_mm_write_agent:av_burstcount
	wire          rsp_mux_003_src_valid;                                                                   // rsp_mux_003:src_valid -> KBandOutput_mm_write_agent:rp_valid
	wire  [220:0] rsp_mux_003_src_data;                                                                    // rsp_mux_003:src_data -> KBandOutput_mm_write_agent:rp_data
	wire          rsp_mux_003_src_ready;                                                                   // KBandOutput_mm_write_agent:rp_ready -> rsp_mux_003:src_ready
	wire   [10:0] rsp_mux_003_src_channel;                                                                 // rsp_mux_003:src_channel -> KBandOutput_mm_write_agent:rp_channel
	wire          rsp_mux_003_src_startofpacket;                                                           // rsp_mux_003:src_startofpacket -> KBandOutput_mm_write_agent:rp_startofpacket
	wire          rsp_mux_003_src_endofpacket;                                                             // rsp_mux_003:src_endofpacket -> KBandOutput_mm_write_agent:rp_endofpacket
	wire          mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_waitrequest;                // mm_bridge_FPGA_Slave_m0_agent:av_waitrequest -> mm_bridge_FPGA_Slave_m0_translator:uav_waitrequest
	wire   [63:0] mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_readdata;                   // mm_bridge_FPGA_Slave_m0_agent:av_readdata -> mm_bridge_FPGA_Slave_m0_translator:uav_readdata
	wire          mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_debugaccess;                // mm_bridge_FPGA_Slave_m0_translator:uav_debugaccess -> mm_bridge_FPGA_Slave_m0_agent:av_debugaccess
	wire   [30:0] mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_address;                    // mm_bridge_FPGA_Slave_m0_translator:uav_address -> mm_bridge_FPGA_Slave_m0_agent:av_address
	wire          mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_read;                       // mm_bridge_FPGA_Slave_m0_translator:uav_read -> mm_bridge_FPGA_Slave_m0_agent:av_read
	wire    [7:0] mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_byteenable;                 // mm_bridge_FPGA_Slave_m0_translator:uav_byteenable -> mm_bridge_FPGA_Slave_m0_agent:av_byteenable
	wire          mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_readdatavalid;              // mm_bridge_FPGA_Slave_m0_agent:av_readdatavalid -> mm_bridge_FPGA_Slave_m0_translator:uav_readdatavalid
	wire          mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_lock;                       // mm_bridge_FPGA_Slave_m0_translator:uav_lock -> mm_bridge_FPGA_Slave_m0_agent:av_lock
	wire          mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_write;                      // mm_bridge_FPGA_Slave_m0_translator:uav_write -> mm_bridge_FPGA_Slave_m0_agent:av_write
	wire   [63:0] mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_writedata;                  // mm_bridge_FPGA_Slave_m0_translator:uav_writedata -> mm_bridge_FPGA_Slave_m0_agent:av_writedata
	wire    [3:0] mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_burstcount;                 // mm_bridge_FPGA_Slave_m0_translator:uav_burstcount -> mm_bridge_FPGA_Slave_m0_agent:av_burstcount
	wire          rsp_mux_004_src_valid;                                                                   // rsp_mux_004:src_valid -> mm_bridge_FPGA_Slave_m0_agent:rp_valid
	wire  [148:0] rsp_mux_004_src_data;                                                                    // rsp_mux_004:src_data -> mm_bridge_FPGA_Slave_m0_agent:rp_data
	wire          rsp_mux_004_src_ready;                                                                   // mm_bridge_FPGA_Slave_m0_agent:rp_ready -> rsp_mux_004:src_ready
	wire   [10:0] rsp_mux_004_src_channel;                                                                 // rsp_mux_004:src_channel -> mm_bridge_FPGA_Slave_m0_agent:rp_channel
	wire          rsp_mux_004_src_startofpacket;                                                           // rsp_mux_004:src_startofpacket -> mm_bridge_FPGA_Slave_m0_agent:rp_startofpacket
	wire          rsp_mux_004_src_endofpacket;                                                             // rsp_mux_004:src_endofpacket -> mm_bridge_FPGA_Slave_m0_agent:rp_endofpacket
	wire   [31:0] kbandoutput_csr_agent_m0_readdata;                                                       // KBandOutput_csr_translator:uav_readdata -> KBandOutput_csr_agent:m0_readdata
	wire          kbandoutput_csr_agent_m0_waitrequest;                                                    // KBandOutput_csr_translator:uav_waitrequest -> KBandOutput_csr_agent:m0_waitrequest
	wire          kbandoutput_csr_agent_m0_debugaccess;                                                    // KBandOutput_csr_agent:m0_debugaccess -> KBandOutput_csr_translator:uav_debugaccess
	wire   [30:0] kbandoutput_csr_agent_m0_address;                                                        // KBandOutput_csr_agent:m0_address -> KBandOutput_csr_translator:uav_address
	wire    [3:0] kbandoutput_csr_agent_m0_byteenable;                                                     // KBandOutput_csr_agent:m0_byteenable -> KBandOutput_csr_translator:uav_byteenable
	wire          kbandoutput_csr_agent_m0_read;                                                           // KBandOutput_csr_agent:m0_read -> KBandOutput_csr_translator:uav_read
	wire          kbandoutput_csr_agent_m0_readdatavalid;                                                  // KBandOutput_csr_translator:uav_readdatavalid -> KBandOutput_csr_agent:m0_readdatavalid
	wire          kbandoutput_csr_agent_m0_lock;                                                           // KBandOutput_csr_agent:m0_lock -> KBandOutput_csr_translator:uav_lock
	wire   [31:0] kbandoutput_csr_agent_m0_writedata;                                                      // KBandOutput_csr_agent:m0_writedata -> KBandOutput_csr_translator:uav_writedata
	wire          kbandoutput_csr_agent_m0_write;                                                          // KBandOutput_csr_agent:m0_write -> KBandOutput_csr_translator:uav_write
	wire    [2:0] kbandoutput_csr_agent_m0_burstcount;                                                     // KBandOutput_csr_agent:m0_burstcount -> KBandOutput_csr_translator:uav_burstcount
	wire          kbandoutput_csr_agent_rf_source_valid;                                                   // KBandOutput_csr_agent:rf_source_valid -> KBandOutput_csr_agent_rsp_fifo:in_valid
	wire  [113:0] kbandoutput_csr_agent_rf_source_data;                                                    // KBandOutput_csr_agent:rf_source_data -> KBandOutput_csr_agent_rsp_fifo:in_data
	wire          kbandoutput_csr_agent_rf_source_ready;                                                   // KBandOutput_csr_agent_rsp_fifo:in_ready -> KBandOutput_csr_agent:rf_source_ready
	wire          kbandoutput_csr_agent_rf_source_startofpacket;                                           // KBandOutput_csr_agent:rf_source_startofpacket -> KBandOutput_csr_agent_rsp_fifo:in_startofpacket
	wire          kbandoutput_csr_agent_rf_source_endofpacket;                                             // KBandOutput_csr_agent:rf_source_endofpacket -> KBandOutput_csr_agent_rsp_fifo:in_endofpacket
	wire          kbandoutput_csr_agent_rsp_fifo_out_valid;                                                // KBandOutput_csr_agent_rsp_fifo:out_valid -> KBandOutput_csr_agent:rf_sink_valid
	wire  [113:0] kbandoutput_csr_agent_rsp_fifo_out_data;                                                 // KBandOutput_csr_agent_rsp_fifo:out_data -> KBandOutput_csr_agent:rf_sink_data
	wire          kbandoutput_csr_agent_rsp_fifo_out_ready;                                                // KBandOutput_csr_agent:rf_sink_ready -> KBandOutput_csr_agent_rsp_fifo:out_ready
	wire          kbandoutput_csr_agent_rsp_fifo_out_startofpacket;                                        // KBandOutput_csr_agent_rsp_fifo:out_startofpacket -> KBandOutput_csr_agent:rf_sink_startofpacket
	wire          kbandoutput_csr_agent_rsp_fifo_out_endofpacket;                                          // KBandOutput_csr_agent_rsp_fifo:out_endofpacket -> KBandOutput_csr_agent:rf_sink_endofpacket
	wire          cmd_mux_src_valid;                                                                       // cmd_mux:src_valid -> KBandOutput_csr_agent:cp_valid
	wire  [112:0] cmd_mux_src_data;                                                                        // cmd_mux:src_data -> KBandOutput_csr_agent:cp_data
	wire          cmd_mux_src_ready;                                                                       // KBandOutput_csr_agent:cp_ready -> cmd_mux:src_ready
	wire   [10:0] cmd_mux_src_channel;                                                                     // cmd_mux:src_channel -> KBandOutput_csr_agent:cp_channel
	wire          cmd_mux_src_startofpacket;                                                               // cmd_mux:src_startofpacket -> KBandOutput_csr_agent:cp_startofpacket
	wire          cmd_mux_src_endofpacket;                                                                 // cmd_mux:src_endofpacket -> KBandOutput_csr_agent:cp_endofpacket
	wire   [31:0] kbandinput_1_csr_agent_m0_readdata;                                                      // KBandInput_1_csr_translator:uav_readdata -> KBandInput_1_csr_agent:m0_readdata
	wire          kbandinput_1_csr_agent_m0_waitrequest;                                                   // KBandInput_1_csr_translator:uav_waitrequest -> KBandInput_1_csr_agent:m0_waitrequest
	wire          kbandinput_1_csr_agent_m0_debugaccess;                                                   // KBandInput_1_csr_agent:m0_debugaccess -> KBandInput_1_csr_translator:uav_debugaccess
	wire   [30:0] kbandinput_1_csr_agent_m0_address;                                                       // KBandInput_1_csr_agent:m0_address -> KBandInput_1_csr_translator:uav_address
	wire    [3:0] kbandinput_1_csr_agent_m0_byteenable;                                                    // KBandInput_1_csr_agent:m0_byteenable -> KBandInput_1_csr_translator:uav_byteenable
	wire          kbandinput_1_csr_agent_m0_read;                                                          // KBandInput_1_csr_agent:m0_read -> KBandInput_1_csr_translator:uav_read
	wire          kbandinput_1_csr_agent_m0_readdatavalid;                                                 // KBandInput_1_csr_translator:uav_readdatavalid -> KBandInput_1_csr_agent:m0_readdatavalid
	wire          kbandinput_1_csr_agent_m0_lock;                                                          // KBandInput_1_csr_agent:m0_lock -> KBandInput_1_csr_translator:uav_lock
	wire   [31:0] kbandinput_1_csr_agent_m0_writedata;                                                     // KBandInput_1_csr_agent:m0_writedata -> KBandInput_1_csr_translator:uav_writedata
	wire          kbandinput_1_csr_agent_m0_write;                                                         // KBandInput_1_csr_agent:m0_write -> KBandInput_1_csr_translator:uav_write
	wire    [2:0] kbandinput_1_csr_agent_m0_burstcount;                                                    // KBandInput_1_csr_agent:m0_burstcount -> KBandInput_1_csr_translator:uav_burstcount
	wire          kbandinput_1_csr_agent_rf_source_valid;                                                  // KBandInput_1_csr_agent:rf_source_valid -> KBandInput_1_csr_agent_rsp_fifo:in_valid
	wire  [113:0] kbandinput_1_csr_agent_rf_source_data;                                                   // KBandInput_1_csr_agent:rf_source_data -> KBandInput_1_csr_agent_rsp_fifo:in_data
	wire          kbandinput_1_csr_agent_rf_source_ready;                                                  // KBandInput_1_csr_agent_rsp_fifo:in_ready -> KBandInput_1_csr_agent:rf_source_ready
	wire          kbandinput_1_csr_agent_rf_source_startofpacket;                                          // KBandInput_1_csr_agent:rf_source_startofpacket -> KBandInput_1_csr_agent_rsp_fifo:in_startofpacket
	wire          kbandinput_1_csr_agent_rf_source_endofpacket;                                            // KBandInput_1_csr_agent:rf_source_endofpacket -> KBandInput_1_csr_agent_rsp_fifo:in_endofpacket
	wire          kbandinput_1_csr_agent_rsp_fifo_out_valid;                                               // KBandInput_1_csr_agent_rsp_fifo:out_valid -> KBandInput_1_csr_agent:rf_sink_valid
	wire  [113:0] kbandinput_1_csr_agent_rsp_fifo_out_data;                                                // KBandInput_1_csr_agent_rsp_fifo:out_data -> KBandInput_1_csr_agent:rf_sink_data
	wire          kbandinput_1_csr_agent_rsp_fifo_out_ready;                                               // KBandInput_1_csr_agent:rf_sink_ready -> KBandInput_1_csr_agent_rsp_fifo:out_ready
	wire          kbandinput_1_csr_agent_rsp_fifo_out_startofpacket;                                       // KBandInput_1_csr_agent_rsp_fifo:out_startofpacket -> KBandInput_1_csr_agent:rf_sink_startofpacket
	wire          kbandinput_1_csr_agent_rsp_fifo_out_endofpacket;                                         // KBandInput_1_csr_agent_rsp_fifo:out_endofpacket -> KBandInput_1_csr_agent:rf_sink_endofpacket
	wire          cmd_mux_001_src_valid;                                                                   // cmd_mux_001:src_valid -> KBandInput_1_csr_agent:cp_valid
	wire  [112:0] cmd_mux_001_src_data;                                                                    // cmd_mux_001:src_data -> KBandInput_1_csr_agent:cp_data
	wire          cmd_mux_001_src_ready;                                                                   // KBandInput_1_csr_agent:cp_ready -> cmd_mux_001:src_ready
	wire   [10:0] cmd_mux_001_src_channel;                                                                 // cmd_mux_001:src_channel -> KBandInput_1_csr_agent:cp_channel
	wire          cmd_mux_001_src_startofpacket;                                                           // cmd_mux_001:src_startofpacket -> KBandInput_1_csr_agent:cp_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                                             // cmd_mux_001:src_endofpacket -> KBandInput_1_csr_agent:cp_endofpacket
	wire   [31:0] kbandinput_2_csr_agent_m0_readdata;                                                      // KBandInput_2_csr_translator:uav_readdata -> KBandInput_2_csr_agent:m0_readdata
	wire          kbandinput_2_csr_agent_m0_waitrequest;                                                   // KBandInput_2_csr_translator:uav_waitrequest -> KBandInput_2_csr_agent:m0_waitrequest
	wire          kbandinput_2_csr_agent_m0_debugaccess;                                                   // KBandInput_2_csr_agent:m0_debugaccess -> KBandInput_2_csr_translator:uav_debugaccess
	wire   [30:0] kbandinput_2_csr_agent_m0_address;                                                       // KBandInput_2_csr_agent:m0_address -> KBandInput_2_csr_translator:uav_address
	wire    [3:0] kbandinput_2_csr_agent_m0_byteenable;                                                    // KBandInput_2_csr_agent:m0_byteenable -> KBandInput_2_csr_translator:uav_byteenable
	wire          kbandinput_2_csr_agent_m0_read;                                                          // KBandInput_2_csr_agent:m0_read -> KBandInput_2_csr_translator:uav_read
	wire          kbandinput_2_csr_agent_m0_readdatavalid;                                                 // KBandInput_2_csr_translator:uav_readdatavalid -> KBandInput_2_csr_agent:m0_readdatavalid
	wire          kbandinput_2_csr_agent_m0_lock;                                                          // KBandInput_2_csr_agent:m0_lock -> KBandInput_2_csr_translator:uav_lock
	wire   [31:0] kbandinput_2_csr_agent_m0_writedata;                                                     // KBandInput_2_csr_agent:m0_writedata -> KBandInput_2_csr_translator:uav_writedata
	wire          kbandinput_2_csr_agent_m0_write;                                                         // KBandInput_2_csr_agent:m0_write -> KBandInput_2_csr_translator:uav_write
	wire    [2:0] kbandinput_2_csr_agent_m0_burstcount;                                                    // KBandInput_2_csr_agent:m0_burstcount -> KBandInput_2_csr_translator:uav_burstcount
	wire          kbandinput_2_csr_agent_rf_source_valid;                                                  // KBandInput_2_csr_agent:rf_source_valid -> KBandInput_2_csr_agent_rsp_fifo:in_valid
	wire  [113:0] kbandinput_2_csr_agent_rf_source_data;                                                   // KBandInput_2_csr_agent:rf_source_data -> KBandInput_2_csr_agent_rsp_fifo:in_data
	wire          kbandinput_2_csr_agent_rf_source_ready;                                                  // KBandInput_2_csr_agent_rsp_fifo:in_ready -> KBandInput_2_csr_agent:rf_source_ready
	wire          kbandinput_2_csr_agent_rf_source_startofpacket;                                          // KBandInput_2_csr_agent:rf_source_startofpacket -> KBandInput_2_csr_agent_rsp_fifo:in_startofpacket
	wire          kbandinput_2_csr_agent_rf_source_endofpacket;                                            // KBandInput_2_csr_agent:rf_source_endofpacket -> KBandInput_2_csr_agent_rsp_fifo:in_endofpacket
	wire          kbandinput_2_csr_agent_rsp_fifo_out_valid;                                               // KBandInput_2_csr_agent_rsp_fifo:out_valid -> KBandInput_2_csr_agent:rf_sink_valid
	wire  [113:0] kbandinput_2_csr_agent_rsp_fifo_out_data;                                                // KBandInput_2_csr_agent_rsp_fifo:out_data -> KBandInput_2_csr_agent:rf_sink_data
	wire          kbandinput_2_csr_agent_rsp_fifo_out_ready;                                               // KBandInput_2_csr_agent:rf_sink_ready -> KBandInput_2_csr_agent_rsp_fifo:out_ready
	wire          kbandinput_2_csr_agent_rsp_fifo_out_startofpacket;                                       // KBandInput_2_csr_agent_rsp_fifo:out_startofpacket -> KBandInput_2_csr_agent:rf_sink_startofpacket
	wire          kbandinput_2_csr_agent_rsp_fifo_out_endofpacket;                                         // KBandInput_2_csr_agent_rsp_fifo:out_endofpacket -> KBandInput_2_csr_agent:rf_sink_endofpacket
	wire          cmd_mux_002_src_valid;                                                                   // cmd_mux_002:src_valid -> KBandInput_2_csr_agent:cp_valid
	wire  [112:0] cmd_mux_002_src_data;                                                                    // cmd_mux_002:src_data -> KBandInput_2_csr_agent:cp_data
	wire          cmd_mux_002_src_ready;                                                                   // KBandInput_2_csr_agent:cp_ready -> cmd_mux_002:src_ready
	wire   [10:0] cmd_mux_002_src_channel;                                                                 // cmd_mux_002:src_channel -> KBandInput_2_csr_agent:cp_channel
	wire          cmd_mux_002_src_startofpacket;                                                           // cmd_mux_002:src_startofpacket -> KBandInput_2_csr_agent:cp_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                                             // cmd_mux_002:src_endofpacket -> KBandInput_2_csr_agent:cp_endofpacket
	wire  [127:0] kbandoutput_descriptor_slave_agent_m0_readdata;                                          // KBandOutput_descriptor_slave_translator:uav_readdata -> KBandOutput_descriptor_slave_agent:m0_readdata
	wire          kbandoutput_descriptor_slave_agent_m0_waitrequest;                                       // KBandOutput_descriptor_slave_translator:uav_waitrequest -> KBandOutput_descriptor_slave_agent:m0_waitrequest
	wire          kbandoutput_descriptor_slave_agent_m0_debugaccess;                                       // KBandOutput_descriptor_slave_agent:m0_debugaccess -> KBandOutput_descriptor_slave_translator:uav_debugaccess
	wire   [30:0] kbandoutput_descriptor_slave_agent_m0_address;                                           // KBandOutput_descriptor_slave_agent:m0_address -> KBandOutput_descriptor_slave_translator:uav_address
	wire   [15:0] kbandoutput_descriptor_slave_agent_m0_byteenable;                                        // KBandOutput_descriptor_slave_agent:m0_byteenable -> KBandOutput_descriptor_slave_translator:uav_byteenable
	wire          kbandoutput_descriptor_slave_agent_m0_read;                                              // KBandOutput_descriptor_slave_agent:m0_read -> KBandOutput_descriptor_slave_translator:uav_read
	wire          kbandoutput_descriptor_slave_agent_m0_readdatavalid;                                     // KBandOutput_descriptor_slave_translator:uav_readdatavalid -> KBandOutput_descriptor_slave_agent:m0_readdatavalid
	wire          kbandoutput_descriptor_slave_agent_m0_lock;                                              // KBandOutput_descriptor_slave_agent:m0_lock -> KBandOutput_descriptor_slave_translator:uav_lock
	wire  [127:0] kbandoutput_descriptor_slave_agent_m0_writedata;                                         // KBandOutput_descriptor_slave_agent:m0_writedata -> KBandOutput_descriptor_slave_translator:uav_writedata
	wire          kbandoutput_descriptor_slave_agent_m0_write;                                             // KBandOutput_descriptor_slave_agent:m0_write -> KBandOutput_descriptor_slave_translator:uav_write
	wire    [4:0] kbandoutput_descriptor_slave_agent_m0_burstcount;                                        // KBandOutput_descriptor_slave_agent:m0_burstcount -> KBandOutput_descriptor_slave_translator:uav_burstcount
	wire          kbandoutput_descriptor_slave_agent_rf_source_valid;                                      // KBandOutput_descriptor_slave_agent:rf_source_valid -> KBandOutput_descriptor_slave_agent_rsp_fifo:in_valid
	wire  [221:0] kbandoutput_descriptor_slave_agent_rf_source_data;                                       // KBandOutput_descriptor_slave_agent:rf_source_data -> KBandOutput_descriptor_slave_agent_rsp_fifo:in_data
	wire          kbandoutput_descriptor_slave_agent_rf_source_ready;                                      // KBandOutput_descriptor_slave_agent_rsp_fifo:in_ready -> KBandOutput_descriptor_slave_agent:rf_source_ready
	wire          kbandoutput_descriptor_slave_agent_rf_source_startofpacket;                              // KBandOutput_descriptor_slave_agent:rf_source_startofpacket -> KBandOutput_descriptor_slave_agent_rsp_fifo:in_startofpacket
	wire          kbandoutput_descriptor_slave_agent_rf_source_endofpacket;                                // KBandOutput_descriptor_slave_agent:rf_source_endofpacket -> KBandOutput_descriptor_slave_agent_rsp_fifo:in_endofpacket
	wire          kbandoutput_descriptor_slave_agent_rsp_fifo_out_valid;                                   // KBandOutput_descriptor_slave_agent_rsp_fifo:out_valid -> KBandOutput_descriptor_slave_agent:rf_sink_valid
	wire  [221:0] kbandoutput_descriptor_slave_agent_rsp_fifo_out_data;                                    // KBandOutput_descriptor_slave_agent_rsp_fifo:out_data -> KBandOutput_descriptor_slave_agent:rf_sink_data
	wire          kbandoutput_descriptor_slave_agent_rsp_fifo_out_ready;                                   // KBandOutput_descriptor_slave_agent:rf_sink_ready -> KBandOutput_descriptor_slave_agent_rsp_fifo:out_ready
	wire          kbandoutput_descriptor_slave_agent_rsp_fifo_out_startofpacket;                           // KBandOutput_descriptor_slave_agent_rsp_fifo:out_startofpacket -> KBandOutput_descriptor_slave_agent:rf_sink_startofpacket
	wire          kbandoutput_descriptor_slave_agent_rsp_fifo_out_endofpacket;                             // KBandOutput_descriptor_slave_agent_rsp_fifo:out_endofpacket -> KBandOutput_descriptor_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_003_src_valid;                                                                   // cmd_mux_003:src_valid -> KBandOutput_descriptor_slave_agent:cp_valid
	wire  [220:0] cmd_mux_003_src_data;                                                                    // cmd_mux_003:src_data -> KBandOutput_descriptor_slave_agent:cp_data
	wire          cmd_mux_003_src_ready;                                                                   // KBandOutput_descriptor_slave_agent:cp_ready -> cmd_mux_003:src_ready
	wire   [10:0] cmd_mux_003_src_channel;                                                                 // cmd_mux_003:src_channel -> KBandOutput_descriptor_slave_agent:cp_channel
	wire          cmd_mux_003_src_startofpacket;                                                           // cmd_mux_003:src_startofpacket -> KBandOutput_descriptor_slave_agent:cp_startofpacket
	wire          cmd_mux_003_src_endofpacket;                                                             // cmd_mux_003:src_endofpacket -> KBandOutput_descriptor_slave_agent:cp_endofpacket
	wire  [127:0] kbandinput_1_descriptor_slave_agent_m0_readdata;                                         // KBandInput_1_descriptor_slave_translator:uav_readdata -> KBandInput_1_descriptor_slave_agent:m0_readdata
	wire          kbandinput_1_descriptor_slave_agent_m0_waitrequest;                                      // KBandInput_1_descriptor_slave_translator:uav_waitrequest -> KBandInput_1_descriptor_slave_agent:m0_waitrequest
	wire          kbandinput_1_descriptor_slave_agent_m0_debugaccess;                                      // KBandInput_1_descriptor_slave_agent:m0_debugaccess -> KBandInput_1_descriptor_slave_translator:uav_debugaccess
	wire   [30:0] kbandinput_1_descriptor_slave_agent_m0_address;                                          // KBandInput_1_descriptor_slave_agent:m0_address -> KBandInput_1_descriptor_slave_translator:uav_address
	wire   [15:0] kbandinput_1_descriptor_slave_agent_m0_byteenable;                                       // KBandInput_1_descriptor_slave_agent:m0_byteenable -> KBandInput_1_descriptor_slave_translator:uav_byteenable
	wire          kbandinput_1_descriptor_slave_agent_m0_read;                                             // KBandInput_1_descriptor_slave_agent:m0_read -> KBandInput_1_descriptor_slave_translator:uav_read
	wire          kbandinput_1_descriptor_slave_agent_m0_readdatavalid;                                    // KBandInput_1_descriptor_slave_translator:uav_readdatavalid -> KBandInput_1_descriptor_slave_agent:m0_readdatavalid
	wire          kbandinput_1_descriptor_slave_agent_m0_lock;                                             // KBandInput_1_descriptor_slave_agent:m0_lock -> KBandInput_1_descriptor_slave_translator:uav_lock
	wire  [127:0] kbandinput_1_descriptor_slave_agent_m0_writedata;                                        // KBandInput_1_descriptor_slave_agent:m0_writedata -> KBandInput_1_descriptor_slave_translator:uav_writedata
	wire          kbandinput_1_descriptor_slave_agent_m0_write;                                            // KBandInput_1_descriptor_slave_agent:m0_write -> KBandInput_1_descriptor_slave_translator:uav_write
	wire    [4:0] kbandinput_1_descriptor_slave_agent_m0_burstcount;                                       // KBandInput_1_descriptor_slave_agent:m0_burstcount -> KBandInput_1_descriptor_slave_translator:uav_burstcount
	wire          kbandinput_1_descriptor_slave_agent_rf_source_valid;                                     // KBandInput_1_descriptor_slave_agent:rf_source_valid -> KBandInput_1_descriptor_slave_agent_rsp_fifo:in_valid
	wire  [221:0] kbandinput_1_descriptor_slave_agent_rf_source_data;                                      // KBandInput_1_descriptor_slave_agent:rf_source_data -> KBandInput_1_descriptor_slave_agent_rsp_fifo:in_data
	wire          kbandinput_1_descriptor_slave_agent_rf_source_ready;                                     // KBandInput_1_descriptor_slave_agent_rsp_fifo:in_ready -> KBandInput_1_descriptor_slave_agent:rf_source_ready
	wire          kbandinput_1_descriptor_slave_agent_rf_source_startofpacket;                             // KBandInput_1_descriptor_slave_agent:rf_source_startofpacket -> KBandInput_1_descriptor_slave_agent_rsp_fifo:in_startofpacket
	wire          kbandinput_1_descriptor_slave_agent_rf_source_endofpacket;                               // KBandInput_1_descriptor_slave_agent:rf_source_endofpacket -> KBandInput_1_descriptor_slave_agent_rsp_fifo:in_endofpacket
	wire          kbandinput_1_descriptor_slave_agent_rsp_fifo_out_valid;                                  // KBandInput_1_descriptor_slave_agent_rsp_fifo:out_valid -> KBandInput_1_descriptor_slave_agent:rf_sink_valid
	wire  [221:0] kbandinput_1_descriptor_slave_agent_rsp_fifo_out_data;                                   // KBandInput_1_descriptor_slave_agent_rsp_fifo:out_data -> KBandInput_1_descriptor_slave_agent:rf_sink_data
	wire          kbandinput_1_descriptor_slave_agent_rsp_fifo_out_ready;                                  // KBandInput_1_descriptor_slave_agent:rf_sink_ready -> KBandInput_1_descriptor_slave_agent_rsp_fifo:out_ready
	wire          kbandinput_1_descriptor_slave_agent_rsp_fifo_out_startofpacket;                          // KBandInput_1_descriptor_slave_agent_rsp_fifo:out_startofpacket -> KBandInput_1_descriptor_slave_agent:rf_sink_startofpacket
	wire          kbandinput_1_descriptor_slave_agent_rsp_fifo_out_endofpacket;                            // KBandInput_1_descriptor_slave_agent_rsp_fifo:out_endofpacket -> KBandInput_1_descriptor_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_004_src_valid;                                                                   // cmd_mux_004:src_valid -> KBandInput_1_descriptor_slave_agent:cp_valid
	wire  [220:0] cmd_mux_004_src_data;                                                                    // cmd_mux_004:src_data -> KBandInput_1_descriptor_slave_agent:cp_data
	wire          cmd_mux_004_src_ready;                                                                   // KBandInput_1_descriptor_slave_agent:cp_ready -> cmd_mux_004:src_ready
	wire   [10:0] cmd_mux_004_src_channel;                                                                 // cmd_mux_004:src_channel -> KBandInput_1_descriptor_slave_agent:cp_channel
	wire          cmd_mux_004_src_startofpacket;                                                           // cmd_mux_004:src_startofpacket -> KBandInput_1_descriptor_slave_agent:cp_startofpacket
	wire          cmd_mux_004_src_endofpacket;                                                             // cmd_mux_004:src_endofpacket -> KBandInput_1_descriptor_slave_agent:cp_endofpacket
	wire  [127:0] kbandinput_2_descriptor_slave_agent_m0_readdata;                                         // KBandInput_2_descriptor_slave_translator:uav_readdata -> KBandInput_2_descriptor_slave_agent:m0_readdata
	wire          kbandinput_2_descriptor_slave_agent_m0_waitrequest;                                      // KBandInput_2_descriptor_slave_translator:uav_waitrequest -> KBandInput_2_descriptor_slave_agent:m0_waitrequest
	wire          kbandinput_2_descriptor_slave_agent_m0_debugaccess;                                      // KBandInput_2_descriptor_slave_agent:m0_debugaccess -> KBandInput_2_descriptor_slave_translator:uav_debugaccess
	wire   [30:0] kbandinput_2_descriptor_slave_agent_m0_address;                                          // KBandInput_2_descriptor_slave_agent:m0_address -> KBandInput_2_descriptor_slave_translator:uav_address
	wire   [15:0] kbandinput_2_descriptor_slave_agent_m0_byteenable;                                       // KBandInput_2_descriptor_slave_agent:m0_byteenable -> KBandInput_2_descriptor_slave_translator:uav_byteenable
	wire          kbandinput_2_descriptor_slave_agent_m0_read;                                             // KBandInput_2_descriptor_slave_agent:m0_read -> KBandInput_2_descriptor_slave_translator:uav_read
	wire          kbandinput_2_descriptor_slave_agent_m0_readdatavalid;                                    // KBandInput_2_descriptor_slave_translator:uav_readdatavalid -> KBandInput_2_descriptor_slave_agent:m0_readdatavalid
	wire          kbandinput_2_descriptor_slave_agent_m0_lock;                                             // KBandInput_2_descriptor_slave_agent:m0_lock -> KBandInput_2_descriptor_slave_translator:uav_lock
	wire  [127:0] kbandinput_2_descriptor_slave_agent_m0_writedata;                                        // KBandInput_2_descriptor_slave_agent:m0_writedata -> KBandInput_2_descriptor_slave_translator:uav_writedata
	wire          kbandinput_2_descriptor_slave_agent_m0_write;                                            // KBandInput_2_descriptor_slave_agent:m0_write -> KBandInput_2_descriptor_slave_translator:uav_write
	wire    [4:0] kbandinput_2_descriptor_slave_agent_m0_burstcount;                                       // KBandInput_2_descriptor_slave_agent:m0_burstcount -> KBandInput_2_descriptor_slave_translator:uav_burstcount
	wire          kbandinput_2_descriptor_slave_agent_rf_source_valid;                                     // KBandInput_2_descriptor_slave_agent:rf_source_valid -> KBandInput_2_descriptor_slave_agent_rsp_fifo:in_valid
	wire  [221:0] kbandinput_2_descriptor_slave_agent_rf_source_data;                                      // KBandInput_2_descriptor_slave_agent:rf_source_data -> KBandInput_2_descriptor_slave_agent_rsp_fifo:in_data
	wire          kbandinput_2_descriptor_slave_agent_rf_source_ready;                                     // KBandInput_2_descriptor_slave_agent_rsp_fifo:in_ready -> KBandInput_2_descriptor_slave_agent:rf_source_ready
	wire          kbandinput_2_descriptor_slave_agent_rf_source_startofpacket;                             // KBandInput_2_descriptor_slave_agent:rf_source_startofpacket -> KBandInput_2_descriptor_slave_agent_rsp_fifo:in_startofpacket
	wire          kbandinput_2_descriptor_slave_agent_rf_source_endofpacket;                               // KBandInput_2_descriptor_slave_agent:rf_source_endofpacket -> KBandInput_2_descriptor_slave_agent_rsp_fifo:in_endofpacket
	wire          kbandinput_2_descriptor_slave_agent_rsp_fifo_out_valid;                                  // KBandInput_2_descriptor_slave_agent_rsp_fifo:out_valid -> KBandInput_2_descriptor_slave_agent:rf_sink_valid
	wire  [221:0] kbandinput_2_descriptor_slave_agent_rsp_fifo_out_data;                                   // KBandInput_2_descriptor_slave_agent_rsp_fifo:out_data -> KBandInput_2_descriptor_slave_agent:rf_sink_data
	wire          kbandinput_2_descriptor_slave_agent_rsp_fifo_out_ready;                                  // KBandInput_2_descriptor_slave_agent:rf_sink_ready -> KBandInput_2_descriptor_slave_agent_rsp_fifo:out_ready
	wire          kbandinput_2_descriptor_slave_agent_rsp_fifo_out_startofpacket;                          // KBandInput_2_descriptor_slave_agent_rsp_fifo:out_startofpacket -> KBandInput_2_descriptor_slave_agent:rf_sink_startofpacket
	wire          kbandinput_2_descriptor_slave_agent_rsp_fifo_out_endofpacket;                            // KBandInput_2_descriptor_slave_agent_rsp_fifo:out_endofpacket -> KBandInput_2_descriptor_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_005_src_valid;                                                                   // cmd_mux_005:src_valid -> KBandInput_2_descriptor_slave_agent:cp_valid
	wire  [220:0] cmd_mux_005_src_data;                                                                    // cmd_mux_005:src_data -> KBandInput_2_descriptor_slave_agent:cp_data
	wire          cmd_mux_005_src_ready;                                                                   // KBandInput_2_descriptor_slave_agent:cp_ready -> cmd_mux_005:src_ready
	wire   [10:0] cmd_mux_005_src_channel;                                                                 // cmd_mux_005:src_channel -> KBandInput_2_descriptor_slave_agent:cp_channel
	wire          cmd_mux_005_src_startofpacket;                                                           // cmd_mux_005:src_startofpacket -> KBandInput_2_descriptor_slave_agent:cp_startofpacket
	wire          cmd_mux_005_src_endofpacket;                                                             // cmd_mux_005:src_endofpacket -> KBandInput_2_descriptor_slave_agent:cp_endofpacket
	wire   [31:0] onchip_mem_lw_s1_agent_m0_readdata;                                                      // onchip_mem_LW_s1_translator:uav_readdata -> onchip_mem_LW_s1_agent:m0_readdata
	wire          onchip_mem_lw_s1_agent_m0_waitrequest;                                                   // onchip_mem_LW_s1_translator:uav_waitrequest -> onchip_mem_LW_s1_agent:m0_waitrequest
	wire          onchip_mem_lw_s1_agent_m0_debugaccess;                                                   // onchip_mem_LW_s1_agent:m0_debugaccess -> onchip_mem_LW_s1_translator:uav_debugaccess
	wire   [30:0] onchip_mem_lw_s1_agent_m0_address;                                                       // onchip_mem_LW_s1_agent:m0_address -> onchip_mem_LW_s1_translator:uav_address
	wire    [3:0] onchip_mem_lw_s1_agent_m0_byteenable;                                                    // onchip_mem_LW_s1_agent:m0_byteenable -> onchip_mem_LW_s1_translator:uav_byteenable
	wire          onchip_mem_lw_s1_agent_m0_read;                                                          // onchip_mem_LW_s1_agent:m0_read -> onchip_mem_LW_s1_translator:uav_read
	wire          onchip_mem_lw_s1_agent_m0_readdatavalid;                                                 // onchip_mem_LW_s1_translator:uav_readdatavalid -> onchip_mem_LW_s1_agent:m0_readdatavalid
	wire          onchip_mem_lw_s1_agent_m0_lock;                                                          // onchip_mem_LW_s1_agent:m0_lock -> onchip_mem_LW_s1_translator:uav_lock
	wire   [31:0] onchip_mem_lw_s1_agent_m0_writedata;                                                     // onchip_mem_LW_s1_agent:m0_writedata -> onchip_mem_LW_s1_translator:uav_writedata
	wire          onchip_mem_lw_s1_agent_m0_write;                                                         // onchip_mem_LW_s1_agent:m0_write -> onchip_mem_LW_s1_translator:uav_write
	wire    [2:0] onchip_mem_lw_s1_agent_m0_burstcount;                                                    // onchip_mem_LW_s1_agent:m0_burstcount -> onchip_mem_LW_s1_translator:uav_burstcount
	wire          onchip_mem_lw_s1_agent_rf_source_valid;                                                  // onchip_mem_LW_s1_agent:rf_source_valid -> onchip_mem_LW_s1_agent_rsp_fifo:in_valid
	wire  [113:0] onchip_mem_lw_s1_agent_rf_source_data;                                                   // onchip_mem_LW_s1_agent:rf_source_data -> onchip_mem_LW_s1_agent_rsp_fifo:in_data
	wire          onchip_mem_lw_s1_agent_rf_source_ready;                                                  // onchip_mem_LW_s1_agent_rsp_fifo:in_ready -> onchip_mem_LW_s1_agent:rf_source_ready
	wire          onchip_mem_lw_s1_agent_rf_source_startofpacket;                                          // onchip_mem_LW_s1_agent:rf_source_startofpacket -> onchip_mem_LW_s1_agent_rsp_fifo:in_startofpacket
	wire          onchip_mem_lw_s1_agent_rf_source_endofpacket;                                            // onchip_mem_LW_s1_agent:rf_source_endofpacket -> onchip_mem_LW_s1_agent_rsp_fifo:in_endofpacket
	wire          onchip_mem_lw_s1_agent_rsp_fifo_out_valid;                                               // onchip_mem_LW_s1_agent_rsp_fifo:out_valid -> onchip_mem_LW_s1_agent:rf_sink_valid
	wire  [113:0] onchip_mem_lw_s1_agent_rsp_fifo_out_data;                                                // onchip_mem_LW_s1_agent_rsp_fifo:out_data -> onchip_mem_LW_s1_agent:rf_sink_data
	wire          onchip_mem_lw_s1_agent_rsp_fifo_out_ready;                                               // onchip_mem_LW_s1_agent:rf_sink_ready -> onchip_mem_LW_s1_agent_rsp_fifo:out_ready
	wire          onchip_mem_lw_s1_agent_rsp_fifo_out_startofpacket;                                       // onchip_mem_LW_s1_agent_rsp_fifo:out_startofpacket -> onchip_mem_LW_s1_agent:rf_sink_startofpacket
	wire          onchip_mem_lw_s1_agent_rsp_fifo_out_endofpacket;                                         // onchip_mem_LW_s1_agent_rsp_fifo:out_endofpacket -> onchip_mem_LW_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_006_src_valid;                                                                   // cmd_mux_006:src_valid -> onchip_mem_LW_s1_agent:cp_valid
	wire  [112:0] cmd_mux_006_src_data;                                                                    // cmd_mux_006:src_data -> onchip_mem_LW_s1_agent:cp_data
	wire          cmd_mux_006_src_ready;                                                                   // onchip_mem_LW_s1_agent:cp_ready -> cmd_mux_006:src_ready
	wire   [10:0] cmd_mux_006_src_channel;                                                                 // cmd_mux_006:src_channel -> onchip_mem_LW_s1_agent:cp_channel
	wire          cmd_mux_006_src_startofpacket;                                                           // cmd_mux_006:src_startofpacket -> onchip_mem_LW_s1_agent:cp_startofpacket
	wire          cmd_mux_006_src_endofpacket;                                                             // cmd_mux_006:src_endofpacket -> onchip_mem_LW_s1_agent:cp_endofpacket
	wire   [31:0] pio_0_s1_agent_m0_readdata;                                                              // pio_0_s1_translator:uav_readdata -> pio_0_s1_agent:m0_readdata
	wire          pio_0_s1_agent_m0_waitrequest;                                                           // pio_0_s1_translator:uav_waitrequest -> pio_0_s1_agent:m0_waitrequest
	wire          pio_0_s1_agent_m0_debugaccess;                                                           // pio_0_s1_agent:m0_debugaccess -> pio_0_s1_translator:uav_debugaccess
	wire   [30:0] pio_0_s1_agent_m0_address;                                                               // pio_0_s1_agent:m0_address -> pio_0_s1_translator:uav_address
	wire    [3:0] pio_0_s1_agent_m0_byteenable;                                                            // pio_0_s1_agent:m0_byteenable -> pio_0_s1_translator:uav_byteenable
	wire          pio_0_s1_agent_m0_read;                                                                  // pio_0_s1_agent:m0_read -> pio_0_s1_translator:uav_read
	wire          pio_0_s1_agent_m0_readdatavalid;                                                         // pio_0_s1_translator:uav_readdatavalid -> pio_0_s1_agent:m0_readdatavalid
	wire          pio_0_s1_agent_m0_lock;                                                                  // pio_0_s1_agent:m0_lock -> pio_0_s1_translator:uav_lock
	wire   [31:0] pio_0_s1_agent_m0_writedata;                                                             // pio_0_s1_agent:m0_writedata -> pio_0_s1_translator:uav_writedata
	wire          pio_0_s1_agent_m0_write;                                                                 // pio_0_s1_agent:m0_write -> pio_0_s1_translator:uav_write
	wire    [2:0] pio_0_s1_agent_m0_burstcount;                                                            // pio_0_s1_agent:m0_burstcount -> pio_0_s1_translator:uav_burstcount
	wire          pio_0_s1_agent_rf_source_valid;                                                          // pio_0_s1_agent:rf_source_valid -> pio_0_s1_agent_rsp_fifo:in_valid
	wire  [113:0] pio_0_s1_agent_rf_source_data;                                                           // pio_0_s1_agent:rf_source_data -> pio_0_s1_agent_rsp_fifo:in_data
	wire          pio_0_s1_agent_rf_source_ready;                                                          // pio_0_s1_agent_rsp_fifo:in_ready -> pio_0_s1_agent:rf_source_ready
	wire          pio_0_s1_agent_rf_source_startofpacket;                                                  // pio_0_s1_agent:rf_source_startofpacket -> pio_0_s1_agent_rsp_fifo:in_startofpacket
	wire          pio_0_s1_agent_rf_source_endofpacket;                                                    // pio_0_s1_agent:rf_source_endofpacket -> pio_0_s1_agent_rsp_fifo:in_endofpacket
	wire          pio_0_s1_agent_rsp_fifo_out_valid;                                                       // pio_0_s1_agent_rsp_fifo:out_valid -> pio_0_s1_agent:rf_sink_valid
	wire  [113:0] pio_0_s1_agent_rsp_fifo_out_data;                                                        // pio_0_s1_agent_rsp_fifo:out_data -> pio_0_s1_agent:rf_sink_data
	wire          pio_0_s1_agent_rsp_fifo_out_ready;                                                       // pio_0_s1_agent:rf_sink_ready -> pio_0_s1_agent_rsp_fifo:out_ready
	wire          pio_0_s1_agent_rsp_fifo_out_startofpacket;                                               // pio_0_s1_agent_rsp_fifo:out_startofpacket -> pio_0_s1_agent:rf_sink_startofpacket
	wire          pio_0_s1_agent_rsp_fifo_out_endofpacket;                                                 // pio_0_s1_agent_rsp_fifo:out_endofpacket -> pio_0_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_007_src_valid;                                                                   // cmd_mux_007:src_valid -> pio_0_s1_agent:cp_valid
	wire  [112:0] cmd_mux_007_src_data;                                                                    // cmd_mux_007:src_data -> pio_0_s1_agent:cp_data
	wire          cmd_mux_007_src_ready;                                                                   // pio_0_s1_agent:cp_ready -> cmd_mux_007:src_ready
	wire   [10:0] cmd_mux_007_src_channel;                                                                 // cmd_mux_007:src_channel -> pio_0_s1_agent:cp_channel
	wire          cmd_mux_007_src_startofpacket;                                                           // cmd_mux_007:src_startofpacket -> pio_0_s1_agent:cp_startofpacket
	wire          cmd_mux_007_src_endofpacket;                                                             // cmd_mux_007:src_endofpacket -> pio_0_s1_agent:cp_endofpacket
	wire   [31:0] onchip_mem_lw2_s1_agent_m0_readdata;                                                     // onchip_mem_LW2_s1_translator:uav_readdata -> onchip_mem_LW2_s1_agent:m0_readdata
	wire          onchip_mem_lw2_s1_agent_m0_waitrequest;                                                  // onchip_mem_LW2_s1_translator:uav_waitrequest -> onchip_mem_LW2_s1_agent:m0_waitrequest
	wire          onchip_mem_lw2_s1_agent_m0_debugaccess;                                                  // onchip_mem_LW2_s1_agent:m0_debugaccess -> onchip_mem_LW2_s1_translator:uav_debugaccess
	wire   [30:0] onchip_mem_lw2_s1_agent_m0_address;                                                      // onchip_mem_LW2_s1_agent:m0_address -> onchip_mem_LW2_s1_translator:uav_address
	wire    [3:0] onchip_mem_lw2_s1_agent_m0_byteenable;                                                   // onchip_mem_LW2_s1_agent:m0_byteenable -> onchip_mem_LW2_s1_translator:uav_byteenable
	wire          onchip_mem_lw2_s1_agent_m0_read;                                                         // onchip_mem_LW2_s1_agent:m0_read -> onchip_mem_LW2_s1_translator:uav_read
	wire          onchip_mem_lw2_s1_agent_m0_readdatavalid;                                                // onchip_mem_LW2_s1_translator:uav_readdatavalid -> onchip_mem_LW2_s1_agent:m0_readdatavalid
	wire          onchip_mem_lw2_s1_agent_m0_lock;                                                         // onchip_mem_LW2_s1_agent:m0_lock -> onchip_mem_LW2_s1_translator:uav_lock
	wire   [31:0] onchip_mem_lw2_s1_agent_m0_writedata;                                                    // onchip_mem_LW2_s1_agent:m0_writedata -> onchip_mem_LW2_s1_translator:uav_writedata
	wire          onchip_mem_lw2_s1_agent_m0_write;                                                        // onchip_mem_LW2_s1_agent:m0_write -> onchip_mem_LW2_s1_translator:uav_write
	wire    [2:0] onchip_mem_lw2_s1_agent_m0_burstcount;                                                   // onchip_mem_LW2_s1_agent:m0_burstcount -> onchip_mem_LW2_s1_translator:uav_burstcount
	wire          onchip_mem_lw2_s1_agent_rf_source_valid;                                                 // onchip_mem_LW2_s1_agent:rf_source_valid -> onchip_mem_LW2_s1_agent_rsp_fifo:in_valid
	wire  [113:0] onchip_mem_lw2_s1_agent_rf_source_data;                                                  // onchip_mem_LW2_s1_agent:rf_source_data -> onchip_mem_LW2_s1_agent_rsp_fifo:in_data
	wire          onchip_mem_lw2_s1_agent_rf_source_ready;                                                 // onchip_mem_LW2_s1_agent_rsp_fifo:in_ready -> onchip_mem_LW2_s1_agent:rf_source_ready
	wire          onchip_mem_lw2_s1_agent_rf_source_startofpacket;                                         // onchip_mem_LW2_s1_agent:rf_source_startofpacket -> onchip_mem_LW2_s1_agent_rsp_fifo:in_startofpacket
	wire          onchip_mem_lw2_s1_agent_rf_source_endofpacket;                                           // onchip_mem_LW2_s1_agent:rf_source_endofpacket -> onchip_mem_LW2_s1_agent_rsp_fifo:in_endofpacket
	wire          onchip_mem_lw2_s1_agent_rsp_fifo_out_valid;                                              // onchip_mem_LW2_s1_agent_rsp_fifo:out_valid -> onchip_mem_LW2_s1_agent:rf_sink_valid
	wire  [113:0] onchip_mem_lw2_s1_agent_rsp_fifo_out_data;                                               // onchip_mem_LW2_s1_agent_rsp_fifo:out_data -> onchip_mem_LW2_s1_agent:rf_sink_data
	wire          onchip_mem_lw2_s1_agent_rsp_fifo_out_ready;                                              // onchip_mem_LW2_s1_agent:rf_sink_ready -> onchip_mem_LW2_s1_agent_rsp_fifo:out_ready
	wire          onchip_mem_lw2_s1_agent_rsp_fifo_out_startofpacket;                                      // onchip_mem_LW2_s1_agent_rsp_fifo:out_startofpacket -> onchip_mem_LW2_s1_agent:rf_sink_startofpacket
	wire          onchip_mem_lw2_s1_agent_rsp_fifo_out_endofpacket;                                        // onchip_mem_LW2_s1_agent_rsp_fifo:out_endofpacket -> onchip_mem_LW2_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_008_src_valid;                                                                   // cmd_mux_008:src_valid -> onchip_mem_LW2_s1_agent:cp_valid
	wire  [112:0] cmd_mux_008_src_data;                                                                    // cmd_mux_008:src_data -> onchip_mem_LW2_s1_agent:cp_data
	wire          cmd_mux_008_src_ready;                                                                   // onchip_mem_LW2_s1_agent:cp_ready -> cmd_mux_008:src_ready
	wire   [10:0] cmd_mux_008_src_channel;                                                                 // cmd_mux_008:src_channel -> onchip_mem_LW2_s1_agent:cp_channel
	wire          cmd_mux_008_src_startofpacket;                                                           // cmd_mux_008:src_startofpacket -> onchip_mem_LW2_s1_agent:cp_startofpacket
	wire          cmd_mux_008_src_endofpacket;                                                             // cmd_mux_008:src_endofpacket -> onchip_mem_LW2_s1_agent:cp_endofpacket
	wire  [127:0] ddr_s0_agent_m0_readdata;                                                                // DDR_s0_translator:uav_readdata -> DDR_s0_agent:m0_readdata
	wire          ddr_s0_agent_m0_waitrequest;                                                             // DDR_s0_translator:uav_waitrequest -> DDR_s0_agent:m0_waitrequest
	wire          ddr_s0_agent_m0_debugaccess;                                                             // DDR_s0_agent:m0_debugaccess -> DDR_s0_translator:uav_debugaccess
	wire   [30:0] ddr_s0_agent_m0_address;                                                                 // DDR_s0_agent:m0_address -> DDR_s0_translator:uav_address
	wire   [15:0] ddr_s0_agent_m0_byteenable;                                                              // DDR_s0_agent:m0_byteenable -> DDR_s0_translator:uav_byteenable
	wire          ddr_s0_agent_m0_read;                                                                    // DDR_s0_agent:m0_read -> DDR_s0_translator:uav_read
	wire          ddr_s0_agent_m0_readdatavalid;                                                           // DDR_s0_translator:uav_readdatavalid -> DDR_s0_agent:m0_readdatavalid
	wire          ddr_s0_agent_m0_lock;                                                                    // DDR_s0_agent:m0_lock -> DDR_s0_translator:uav_lock
	wire  [127:0] ddr_s0_agent_m0_writedata;                                                               // DDR_s0_agent:m0_writedata -> DDR_s0_translator:uav_writedata
	wire          ddr_s0_agent_m0_write;                                                                   // DDR_s0_agent:m0_write -> DDR_s0_translator:uav_write
	wire    [8:0] ddr_s0_agent_m0_burstcount;                                                              // DDR_s0_agent:m0_burstcount -> DDR_s0_translator:uav_burstcount
	wire          ddr_s0_agent_rf_source_valid;                                                            // DDR_s0_agent:rf_source_valid -> DDR_s0_agent_rsp_fifo:in_valid
	wire  [221:0] ddr_s0_agent_rf_source_data;                                                             // DDR_s0_agent:rf_source_data -> DDR_s0_agent_rsp_fifo:in_data
	wire          ddr_s0_agent_rf_source_ready;                                                            // DDR_s0_agent_rsp_fifo:in_ready -> DDR_s0_agent:rf_source_ready
	wire          ddr_s0_agent_rf_source_startofpacket;                                                    // DDR_s0_agent:rf_source_startofpacket -> DDR_s0_agent_rsp_fifo:in_startofpacket
	wire          ddr_s0_agent_rf_source_endofpacket;                                                      // DDR_s0_agent:rf_source_endofpacket -> DDR_s0_agent_rsp_fifo:in_endofpacket
	wire          ddr_s0_agent_rsp_fifo_out_valid;                                                         // DDR_s0_agent_rsp_fifo:out_valid -> DDR_s0_agent:rf_sink_valid
	wire  [221:0] ddr_s0_agent_rsp_fifo_out_data;                                                          // DDR_s0_agent_rsp_fifo:out_data -> DDR_s0_agent:rf_sink_data
	wire          ddr_s0_agent_rsp_fifo_out_ready;                                                         // DDR_s0_agent:rf_sink_ready -> DDR_s0_agent_rsp_fifo:out_ready
	wire          ddr_s0_agent_rsp_fifo_out_startofpacket;                                                 // DDR_s0_agent_rsp_fifo:out_startofpacket -> DDR_s0_agent:rf_sink_startofpacket
	wire          ddr_s0_agent_rsp_fifo_out_endofpacket;                                                   // DDR_s0_agent_rsp_fifo:out_endofpacket -> DDR_s0_agent:rf_sink_endofpacket
	wire          cmd_mux_009_src_valid;                                                                   // cmd_mux_009:src_valid -> DDR_s0_agent:cp_valid
	wire  [220:0] cmd_mux_009_src_data;                                                                    // cmd_mux_009:src_data -> DDR_s0_agent:cp_data
	wire          cmd_mux_009_src_ready;                                                                   // DDR_s0_agent:cp_ready -> cmd_mux_009:src_ready
	wire   [10:0] cmd_mux_009_src_channel;                                                                 // cmd_mux_009:src_channel -> DDR_s0_agent:cp_channel
	wire          cmd_mux_009_src_startofpacket;                                                           // cmd_mux_009:src_startofpacket -> DDR_s0_agent:cp_startofpacket
	wire          cmd_mux_009_src_endofpacket;                                                             // cmd_mux_009:src_endofpacket -> DDR_s0_agent:cp_endofpacket
	wire  [127:0] onchip_mem_fpga_slave_s1_agent_m0_readdata;                                              // onchip_mem_FPGA_Slave_s1_translator:uav_readdata -> onchip_mem_FPGA_Slave_s1_agent:m0_readdata
	wire          onchip_mem_fpga_slave_s1_agent_m0_waitrequest;                                           // onchip_mem_FPGA_Slave_s1_translator:uav_waitrequest -> onchip_mem_FPGA_Slave_s1_agent:m0_waitrequest
	wire          onchip_mem_fpga_slave_s1_agent_m0_debugaccess;                                           // onchip_mem_FPGA_Slave_s1_agent:m0_debugaccess -> onchip_mem_FPGA_Slave_s1_translator:uav_debugaccess
	wire   [30:0] onchip_mem_fpga_slave_s1_agent_m0_address;                                               // onchip_mem_FPGA_Slave_s1_agent:m0_address -> onchip_mem_FPGA_Slave_s1_translator:uav_address
	wire   [15:0] onchip_mem_fpga_slave_s1_agent_m0_byteenable;                                            // onchip_mem_FPGA_Slave_s1_agent:m0_byteenable -> onchip_mem_FPGA_Slave_s1_translator:uav_byteenable
	wire          onchip_mem_fpga_slave_s1_agent_m0_read;                                                  // onchip_mem_FPGA_Slave_s1_agent:m0_read -> onchip_mem_FPGA_Slave_s1_translator:uav_read
	wire          onchip_mem_fpga_slave_s1_agent_m0_readdatavalid;                                         // onchip_mem_FPGA_Slave_s1_translator:uav_readdatavalid -> onchip_mem_FPGA_Slave_s1_agent:m0_readdatavalid
	wire          onchip_mem_fpga_slave_s1_agent_m0_lock;                                                  // onchip_mem_FPGA_Slave_s1_agent:m0_lock -> onchip_mem_FPGA_Slave_s1_translator:uav_lock
	wire  [127:0] onchip_mem_fpga_slave_s1_agent_m0_writedata;                                             // onchip_mem_FPGA_Slave_s1_agent:m0_writedata -> onchip_mem_FPGA_Slave_s1_translator:uav_writedata
	wire          onchip_mem_fpga_slave_s1_agent_m0_write;                                                 // onchip_mem_FPGA_Slave_s1_agent:m0_write -> onchip_mem_FPGA_Slave_s1_translator:uav_write
	wire    [4:0] onchip_mem_fpga_slave_s1_agent_m0_burstcount;                                            // onchip_mem_FPGA_Slave_s1_agent:m0_burstcount -> onchip_mem_FPGA_Slave_s1_translator:uav_burstcount
	wire          onchip_mem_fpga_slave_s1_agent_rf_source_valid;                                          // onchip_mem_FPGA_Slave_s1_agent:rf_source_valid -> onchip_mem_FPGA_Slave_s1_agent_rsp_fifo:in_valid
	wire  [221:0] onchip_mem_fpga_slave_s1_agent_rf_source_data;                                           // onchip_mem_FPGA_Slave_s1_agent:rf_source_data -> onchip_mem_FPGA_Slave_s1_agent_rsp_fifo:in_data
	wire          onchip_mem_fpga_slave_s1_agent_rf_source_ready;                                          // onchip_mem_FPGA_Slave_s1_agent_rsp_fifo:in_ready -> onchip_mem_FPGA_Slave_s1_agent:rf_source_ready
	wire          onchip_mem_fpga_slave_s1_agent_rf_source_startofpacket;                                  // onchip_mem_FPGA_Slave_s1_agent:rf_source_startofpacket -> onchip_mem_FPGA_Slave_s1_agent_rsp_fifo:in_startofpacket
	wire          onchip_mem_fpga_slave_s1_agent_rf_source_endofpacket;                                    // onchip_mem_FPGA_Slave_s1_agent:rf_source_endofpacket -> onchip_mem_FPGA_Slave_s1_agent_rsp_fifo:in_endofpacket
	wire          onchip_mem_fpga_slave_s1_agent_rsp_fifo_out_valid;                                       // onchip_mem_FPGA_Slave_s1_agent_rsp_fifo:out_valid -> onchip_mem_FPGA_Slave_s1_agent:rf_sink_valid
	wire  [221:0] onchip_mem_fpga_slave_s1_agent_rsp_fifo_out_data;                                        // onchip_mem_FPGA_Slave_s1_agent_rsp_fifo:out_data -> onchip_mem_FPGA_Slave_s1_agent:rf_sink_data
	wire          onchip_mem_fpga_slave_s1_agent_rsp_fifo_out_ready;                                       // onchip_mem_FPGA_Slave_s1_agent:rf_sink_ready -> onchip_mem_FPGA_Slave_s1_agent_rsp_fifo:out_ready
	wire          onchip_mem_fpga_slave_s1_agent_rsp_fifo_out_startofpacket;                               // onchip_mem_FPGA_Slave_s1_agent_rsp_fifo:out_startofpacket -> onchip_mem_FPGA_Slave_s1_agent:rf_sink_startofpacket
	wire          onchip_mem_fpga_slave_s1_agent_rsp_fifo_out_endofpacket;                                 // onchip_mem_FPGA_Slave_s1_agent_rsp_fifo:out_endofpacket -> onchip_mem_FPGA_Slave_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_010_src_valid;                                                                   // cmd_mux_010:src_valid -> onchip_mem_FPGA_Slave_s1_agent:cp_valid
	wire  [220:0] cmd_mux_010_src_data;                                                                    // cmd_mux_010:src_data -> onchip_mem_FPGA_Slave_s1_agent:cp_data
	wire          cmd_mux_010_src_ready;                                                                   // onchip_mem_FPGA_Slave_s1_agent:cp_ready -> cmd_mux_010:src_ready
	wire   [10:0] cmd_mux_010_src_channel;                                                                 // cmd_mux_010:src_channel -> onchip_mem_FPGA_Slave_s1_agent:cp_channel
	wire          cmd_mux_010_src_startofpacket;                                                           // cmd_mux_010:src_startofpacket -> onchip_mem_FPGA_Slave_s1_agent:cp_startofpacket
	wire          cmd_mux_010_src_endofpacket;                                                             // cmd_mux_010:src_endofpacket -> onchip_mem_FPGA_Slave_s1_agent:cp_endofpacket
	wire          mm_bridge_lw_m0_agent_cp_valid;                                                          // mm_bridge_LW_m0_agent:cp_valid -> router:sink_valid
	wire  [112:0] mm_bridge_lw_m0_agent_cp_data;                                                           // mm_bridge_LW_m0_agent:cp_data -> router:sink_data
	wire          mm_bridge_lw_m0_agent_cp_ready;                                                          // router:sink_ready -> mm_bridge_LW_m0_agent:cp_ready
	wire          mm_bridge_lw_m0_agent_cp_startofpacket;                                                  // mm_bridge_LW_m0_agent:cp_startofpacket -> router:sink_startofpacket
	wire          mm_bridge_lw_m0_agent_cp_endofpacket;                                                    // mm_bridge_LW_m0_agent:cp_endofpacket -> router:sink_endofpacket
	wire          kbandinput_2_mm_read_agent_cp_valid;                                                     // KBandInput_2_mm_read_agent:cp_valid -> router_001:sink_valid
	wire   [85:0] kbandinput_2_mm_read_agent_cp_data;                                                      // KBandInput_2_mm_read_agent:cp_data -> router_001:sink_data
	wire          kbandinput_2_mm_read_agent_cp_ready;                                                     // router_001:sink_ready -> KBandInput_2_mm_read_agent:cp_ready
	wire          kbandinput_2_mm_read_agent_cp_startofpacket;                                             // KBandInput_2_mm_read_agent:cp_startofpacket -> router_001:sink_startofpacket
	wire          kbandinput_2_mm_read_agent_cp_endofpacket;                                               // KBandInput_2_mm_read_agent:cp_endofpacket -> router_001:sink_endofpacket
	wire          kbandinput_1_mm_read_agent_cp_valid;                                                     // KBandInput_1_mm_read_agent:cp_valid -> router_002:sink_valid
	wire   [85:0] kbandinput_1_mm_read_agent_cp_data;                                                      // KBandInput_1_mm_read_agent:cp_data -> router_002:sink_data
	wire          kbandinput_1_mm_read_agent_cp_ready;                                                     // router_002:sink_ready -> KBandInput_1_mm_read_agent:cp_ready
	wire          kbandinput_1_mm_read_agent_cp_startofpacket;                                             // KBandInput_1_mm_read_agent:cp_startofpacket -> router_002:sink_startofpacket
	wire          kbandinput_1_mm_read_agent_cp_endofpacket;                                               // KBandInput_1_mm_read_agent:cp_endofpacket -> router_002:sink_endofpacket
	wire          kbandoutput_mm_write_agent_cp_valid;                                                     // KBandOutput_mm_write_agent:cp_valid -> router_003:sink_valid
	wire  [220:0] kbandoutput_mm_write_agent_cp_data;                                                      // KBandOutput_mm_write_agent:cp_data -> router_003:sink_data
	wire          kbandoutput_mm_write_agent_cp_ready;                                                     // router_003:sink_ready -> KBandOutput_mm_write_agent:cp_ready
	wire          kbandoutput_mm_write_agent_cp_startofpacket;                                             // KBandOutput_mm_write_agent:cp_startofpacket -> router_003:sink_startofpacket
	wire          kbandoutput_mm_write_agent_cp_endofpacket;                                               // KBandOutput_mm_write_agent:cp_endofpacket -> router_003:sink_endofpacket
	wire          router_003_src_valid;                                                                    // router_003:src_valid -> cmd_demux_003:sink_valid
	wire  [220:0] router_003_src_data;                                                                     // router_003:src_data -> cmd_demux_003:sink_data
	wire          router_003_src_ready;                                                                    // cmd_demux_003:sink_ready -> router_003:src_ready
	wire   [10:0] router_003_src_channel;                                                                  // router_003:src_channel -> cmd_demux_003:sink_channel
	wire          router_003_src_startofpacket;                                                            // router_003:src_startofpacket -> cmd_demux_003:sink_startofpacket
	wire          router_003_src_endofpacket;                                                              // router_003:src_endofpacket -> cmd_demux_003:sink_endofpacket
	wire          mm_bridge_fpga_slave_m0_agent_cp_valid;                                                  // mm_bridge_FPGA_Slave_m0_agent:cp_valid -> router_004:sink_valid
	wire  [148:0] mm_bridge_fpga_slave_m0_agent_cp_data;                                                   // mm_bridge_FPGA_Slave_m0_agent:cp_data -> router_004:sink_data
	wire          mm_bridge_fpga_slave_m0_agent_cp_ready;                                                  // router_004:sink_ready -> mm_bridge_FPGA_Slave_m0_agent:cp_ready
	wire          mm_bridge_fpga_slave_m0_agent_cp_startofpacket;                                          // mm_bridge_FPGA_Slave_m0_agent:cp_startofpacket -> router_004:sink_startofpacket
	wire          mm_bridge_fpga_slave_m0_agent_cp_endofpacket;                                            // mm_bridge_FPGA_Slave_m0_agent:cp_endofpacket -> router_004:sink_endofpacket
	wire          router_004_src_valid;                                                                    // router_004:src_valid -> cmd_demux_004:sink_valid
	wire  [148:0] router_004_src_data;                                                                     // router_004:src_data -> cmd_demux_004:sink_data
	wire          router_004_src_ready;                                                                    // cmd_demux_004:sink_ready -> router_004:src_ready
	wire   [10:0] router_004_src_channel;                                                                  // router_004:src_channel -> cmd_demux_004:sink_channel
	wire          router_004_src_startofpacket;                                                            // router_004:src_startofpacket -> cmd_demux_004:sink_startofpacket
	wire          router_004_src_endofpacket;                                                              // router_004:src_endofpacket -> cmd_demux_004:sink_endofpacket
	wire          kbandoutput_csr_agent_rp_valid;                                                          // KBandOutput_csr_agent:rp_valid -> router_005:sink_valid
	wire  [112:0] kbandoutput_csr_agent_rp_data;                                                           // KBandOutput_csr_agent:rp_data -> router_005:sink_data
	wire          kbandoutput_csr_agent_rp_ready;                                                          // router_005:sink_ready -> KBandOutput_csr_agent:rp_ready
	wire          kbandoutput_csr_agent_rp_startofpacket;                                                  // KBandOutput_csr_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire          kbandoutput_csr_agent_rp_endofpacket;                                                    // KBandOutput_csr_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire          router_005_src_valid;                                                                    // router_005:src_valid -> rsp_demux:sink_valid
	wire  [112:0] router_005_src_data;                                                                     // router_005:src_data -> rsp_demux:sink_data
	wire          router_005_src_ready;                                                                    // rsp_demux:sink_ready -> router_005:src_ready
	wire   [10:0] router_005_src_channel;                                                                  // router_005:src_channel -> rsp_demux:sink_channel
	wire          router_005_src_startofpacket;                                                            // router_005:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_005_src_endofpacket;                                                              // router_005:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          kbandinput_1_csr_agent_rp_valid;                                                         // KBandInput_1_csr_agent:rp_valid -> router_006:sink_valid
	wire  [112:0] kbandinput_1_csr_agent_rp_data;                                                          // KBandInput_1_csr_agent:rp_data -> router_006:sink_data
	wire          kbandinput_1_csr_agent_rp_ready;                                                         // router_006:sink_ready -> KBandInput_1_csr_agent:rp_ready
	wire          kbandinput_1_csr_agent_rp_startofpacket;                                                 // KBandInput_1_csr_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire          kbandinput_1_csr_agent_rp_endofpacket;                                                   // KBandInput_1_csr_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire          router_006_src_valid;                                                                    // router_006:src_valid -> rsp_demux_001:sink_valid
	wire  [112:0] router_006_src_data;                                                                     // router_006:src_data -> rsp_demux_001:sink_data
	wire          router_006_src_ready;                                                                    // rsp_demux_001:sink_ready -> router_006:src_ready
	wire   [10:0] router_006_src_channel;                                                                  // router_006:src_channel -> rsp_demux_001:sink_channel
	wire          router_006_src_startofpacket;                                                            // router_006:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_006_src_endofpacket;                                                              // router_006:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          kbandinput_2_csr_agent_rp_valid;                                                         // KBandInput_2_csr_agent:rp_valid -> router_007:sink_valid
	wire  [112:0] kbandinput_2_csr_agent_rp_data;                                                          // KBandInput_2_csr_agent:rp_data -> router_007:sink_data
	wire          kbandinput_2_csr_agent_rp_ready;                                                         // router_007:sink_ready -> KBandInput_2_csr_agent:rp_ready
	wire          kbandinput_2_csr_agent_rp_startofpacket;                                                 // KBandInput_2_csr_agent:rp_startofpacket -> router_007:sink_startofpacket
	wire          kbandinput_2_csr_agent_rp_endofpacket;                                                   // KBandInput_2_csr_agent:rp_endofpacket -> router_007:sink_endofpacket
	wire          router_007_src_valid;                                                                    // router_007:src_valid -> rsp_demux_002:sink_valid
	wire  [112:0] router_007_src_data;                                                                     // router_007:src_data -> rsp_demux_002:sink_data
	wire          router_007_src_ready;                                                                    // rsp_demux_002:sink_ready -> router_007:src_ready
	wire   [10:0] router_007_src_channel;                                                                  // router_007:src_channel -> rsp_demux_002:sink_channel
	wire          router_007_src_startofpacket;                                                            // router_007:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_007_src_endofpacket;                                                              // router_007:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          kbandoutput_descriptor_slave_agent_rp_valid;                                             // KBandOutput_descriptor_slave_agent:rp_valid -> router_008:sink_valid
	wire  [220:0] kbandoutput_descriptor_slave_agent_rp_data;                                              // KBandOutput_descriptor_slave_agent:rp_data -> router_008:sink_data
	wire          kbandoutput_descriptor_slave_agent_rp_ready;                                             // router_008:sink_ready -> KBandOutput_descriptor_slave_agent:rp_ready
	wire          kbandoutput_descriptor_slave_agent_rp_startofpacket;                                     // KBandOutput_descriptor_slave_agent:rp_startofpacket -> router_008:sink_startofpacket
	wire          kbandoutput_descriptor_slave_agent_rp_endofpacket;                                       // KBandOutput_descriptor_slave_agent:rp_endofpacket -> router_008:sink_endofpacket
	wire          router_008_src_valid;                                                                    // router_008:src_valid -> rsp_demux_003:sink_valid
	wire  [220:0] router_008_src_data;                                                                     // router_008:src_data -> rsp_demux_003:sink_data
	wire          router_008_src_ready;                                                                    // rsp_demux_003:sink_ready -> router_008:src_ready
	wire   [10:0] router_008_src_channel;                                                                  // router_008:src_channel -> rsp_demux_003:sink_channel
	wire          router_008_src_startofpacket;                                                            // router_008:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          router_008_src_endofpacket;                                                              // router_008:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          kbandinput_1_descriptor_slave_agent_rp_valid;                                            // KBandInput_1_descriptor_slave_agent:rp_valid -> router_009:sink_valid
	wire  [220:0] kbandinput_1_descriptor_slave_agent_rp_data;                                             // KBandInput_1_descriptor_slave_agent:rp_data -> router_009:sink_data
	wire          kbandinput_1_descriptor_slave_agent_rp_ready;                                            // router_009:sink_ready -> KBandInput_1_descriptor_slave_agent:rp_ready
	wire          kbandinput_1_descriptor_slave_agent_rp_startofpacket;                                    // KBandInput_1_descriptor_slave_agent:rp_startofpacket -> router_009:sink_startofpacket
	wire          kbandinput_1_descriptor_slave_agent_rp_endofpacket;                                      // KBandInput_1_descriptor_slave_agent:rp_endofpacket -> router_009:sink_endofpacket
	wire          router_009_src_valid;                                                                    // router_009:src_valid -> rsp_demux_004:sink_valid
	wire  [220:0] router_009_src_data;                                                                     // router_009:src_data -> rsp_demux_004:sink_data
	wire          router_009_src_ready;                                                                    // rsp_demux_004:sink_ready -> router_009:src_ready
	wire   [10:0] router_009_src_channel;                                                                  // router_009:src_channel -> rsp_demux_004:sink_channel
	wire          router_009_src_startofpacket;                                                            // router_009:src_startofpacket -> rsp_demux_004:sink_startofpacket
	wire          router_009_src_endofpacket;                                                              // router_009:src_endofpacket -> rsp_demux_004:sink_endofpacket
	wire          kbandinput_2_descriptor_slave_agent_rp_valid;                                            // KBandInput_2_descriptor_slave_agent:rp_valid -> router_010:sink_valid
	wire  [220:0] kbandinput_2_descriptor_slave_agent_rp_data;                                             // KBandInput_2_descriptor_slave_agent:rp_data -> router_010:sink_data
	wire          kbandinput_2_descriptor_slave_agent_rp_ready;                                            // router_010:sink_ready -> KBandInput_2_descriptor_slave_agent:rp_ready
	wire          kbandinput_2_descriptor_slave_agent_rp_startofpacket;                                    // KBandInput_2_descriptor_slave_agent:rp_startofpacket -> router_010:sink_startofpacket
	wire          kbandinput_2_descriptor_slave_agent_rp_endofpacket;                                      // KBandInput_2_descriptor_slave_agent:rp_endofpacket -> router_010:sink_endofpacket
	wire          router_010_src_valid;                                                                    // router_010:src_valid -> rsp_demux_005:sink_valid
	wire  [220:0] router_010_src_data;                                                                     // router_010:src_data -> rsp_demux_005:sink_data
	wire          router_010_src_ready;                                                                    // rsp_demux_005:sink_ready -> router_010:src_ready
	wire   [10:0] router_010_src_channel;                                                                  // router_010:src_channel -> rsp_demux_005:sink_channel
	wire          router_010_src_startofpacket;                                                            // router_010:src_startofpacket -> rsp_demux_005:sink_startofpacket
	wire          router_010_src_endofpacket;                                                              // router_010:src_endofpacket -> rsp_demux_005:sink_endofpacket
	wire          onchip_mem_lw_s1_agent_rp_valid;                                                         // onchip_mem_LW_s1_agent:rp_valid -> router_011:sink_valid
	wire  [112:0] onchip_mem_lw_s1_agent_rp_data;                                                          // onchip_mem_LW_s1_agent:rp_data -> router_011:sink_data
	wire          onchip_mem_lw_s1_agent_rp_ready;                                                         // router_011:sink_ready -> onchip_mem_LW_s1_agent:rp_ready
	wire          onchip_mem_lw_s1_agent_rp_startofpacket;                                                 // onchip_mem_LW_s1_agent:rp_startofpacket -> router_011:sink_startofpacket
	wire          onchip_mem_lw_s1_agent_rp_endofpacket;                                                   // onchip_mem_LW_s1_agent:rp_endofpacket -> router_011:sink_endofpacket
	wire          router_011_src_valid;                                                                    // router_011:src_valid -> rsp_demux_006:sink_valid
	wire  [112:0] router_011_src_data;                                                                     // router_011:src_data -> rsp_demux_006:sink_data
	wire          router_011_src_ready;                                                                    // rsp_demux_006:sink_ready -> router_011:src_ready
	wire   [10:0] router_011_src_channel;                                                                  // router_011:src_channel -> rsp_demux_006:sink_channel
	wire          router_011_src_startofpacket;                                                            // router_011:src_startofpacket -> rsp_demux_006:sink_startofpacket
	wire          router_011_src_endofpacket;                                                              // router_011:src_endofpacket -> rsp_demux_006:sink_endofpacket
	wire          pio_0_s1_agent_rp_valid;                                                                 // pio_0_s1_agent:rp_valid -> router_012:sink_valid
	wire  [112:0] pio_0_s1_agent_rp_data;                                                                  // pio_0_s1_agent:rp_data -> router_012:sink_data
	wire          pio_0_s1_agent_rp_ready;                                                                 // router_012:sink_ready -> pio_0_s1_agent:rp_ready
	wire          pio_0_s1_agent_rp_startofpacket;                                                         // pio_0_s1_agent:rp_startofpacket -> router_012:sink_startofpacket
	wire          pio_0_s1_agent_rp_endofpacket;                                                           // pio_0_s1_agent:rp_endofpacket -> router_012:sink_endofpacket
	wire          router_012_src_valid;                                                                    // router_012:src_valid -> rsp_demux_007:sink_valid
	wire  [112:0] router_012_src_data;                                                                     // router_012:src_data -> rsp_demux_007:sink_data
	wire          router_012_src_ready;                                                                    // rsp_demux_007:sink_ready -> router_012:src_ready
	wire   [10:0] router_012_src_channel;                                                                  // router_012:src_channel -> rsp_demux_007:sink_channel
	wire          router_012_src_startofpacket;                                                            // router_012:src_startofpacket -> rsp_demux_007:sink_startofpacket
	wire          router_012_src_endofpacket;                                                              // router_012:src_endofpacket -> rsp_demux_007:sink_endofpacket
	wire          onchip_mem_lw2_s1_agent_rp_valid;                                                        // onchip_mem_LW2_s1_agent:rp_valid -> router_013:sink_valid
	wire  [112:0] onchip_mem_lw2_s1_agent_rp_data;                                                         // onchip_mem_LW2_s1_agent:rp_data -> router_013:sink_data
	wire          onchip_mem_lw2_s1_agent_rp_ready;                                                        // router_013:sink_ready -> onchip_mem_LW2_s1_agent:rp_ready
	wire          onchip_mem_lw2_s1_agent_rp_startofpacket;                                                // onchip_mem_LW2_s1_agent:rp_startofpacket -> router_013:sink_startofpacket
	wire          onchip_mem_lw2_s1_agent_rp_endofpacket;                                                  // onchip_mem_LW2_s1_agent:rp_endofpacket -> router_013:sink_endofpacket
	wire          router_013_src_valid;                                                                    // router_013:src_valid -> rsp_demux_008:sink_valid
	wire  [112:0] router_013_src_data;                                                                     // router_013:src_data -> rsp_demux_008:sink_data
	wire          router_013_src_ready;                                                                    // rsp_demux_008:sink_ready -> router_013:src_ready
	wire   [10:0] router_013_src_channel;                                                                  // router_013:src_channel -> rsp_demux_008:sink_channel
	wire          router_013_src_startofpacket;                                                            // router_013:src_startofpacket -> rsp_demux_008:sink_startofpacket
	wire          router_013_src_endofpacket;                                                              // router_013:src_endofpacket -> rsp_demux_008:sink_endofpacket
	wire          ddr_s0_agent_rp_valid;                                                                   // DDR_s0_agent:rp_valid -> router_014:sink_valid
	wire  [220:0] ddr_s0_agent_rp_data;                                                                    // DDR_s0_agent:rp_data -> router_014:sink_data
	wire          ddr_s0_agent_rp_ready;                                                                   // router_014:sink_ready -> DDR_s0_agent:rp_ready
	wire          ddr_s0_agent_rp_startofpacket;                                                           // DDR_s0_agent:rp_startofpacket -> router_014:sink_startofpacket
	wire          ddr_s0_agent_rp_endofpacket;                                                             // DDR_s0_agent:rp_endofpacket -> router_014:sink_endofpacket
	wire          router_014_src_valid;                                                                    // router_014:src_valid -> rsp_demux_009:sink_valid
	wire  [220:0] router_014_src_data;                                                                     // router_014:src_data -> rsp_demux_009:sink_data
	wire          router_014_src_ready;                                                                    // rsp_demux_009:sink_ready -> router_014:src_ready
	wire   [10:0] router_014_src_channel;                                                                  // router_014:src_channel -> rsp_demux_009:sink_channel
	wire          router_014_src_startofpacket;                                                            // router_014:src_startofpacket -> rsp_demux_009:sink_startofpacket
	wire          router_014_src_endofpacket;                                                              // router_014:src_endofpacket -> rsp_demux_009:sink_endofpacket
	wire          onchip_mem_fpga_slave_s1_agent_rp_valid;                                                 // onchip_mem_FPGA_Slave_s1_agent:rp_valid -> router_015:sink_valid
	wire  [220:0] onchip_mem_fpga_slave_s1_agent_rp_data;                                                  // onchip_mem_FPGA_Slave_s1_agent:rp_data -> router_015:sink_data
	wire          onchip_mem_fpga_slave_s1_agent_rp_ready;                                                 // router_015:sink_ready -> onchip_mem_FPGA_Slave_s1_agent:rp_ready
	wire          onchip_mem_fpga_slave_s1_agent_rp_startofpacket;                                         // onchip_mem_FPGA_Slave_s1_agent:rp_startofpacket -> router_015:sink_startofpacket
	wire          onchip_mem_fpga_slave_s1_agent_rp_endofpacket;                                           // onchip_mem_FPGA_Slave_s1_agent:rp_endofpacket -> router_015:sink_endofpacket
	wire          router_015_src_valid;                                                                    // router_015:src_valid -> rsp_demux_010:sink_valid
	wire  [220:0] router_015_src_data;                                                                     // router_015:src_data -> rsp_demux_010:sink_data
	wire          router_015_src_ready;                                                                    // rsp_demux_010:sink_ready -> router_015:src_ready
	wire   [10:0] router_015_src_channel;                                                                  // router_015:src_channel -> rsp_demux_010:sink_channel
	wire          router_015_src_startofpacket;                                                            // router_015:src_startofpacket -> rsp_demux_010:sink_startofpacket
	wire          router_015_src_endofpacket;                                                              // router_015:src_endofpacket -> rsp_demux_010:sink_endofpacket
	wire          router_src_valid;                                                                        // router:src_valid -> mm_bridge_LW_m0_limiter:cmd_sink_valid
	wire  [112:0] router_src_data;                                                                         // router:src_data -> mm_bridge_LW_m0_limiter:cmd_sink_data
	wire          router_src_ready;                                                                        // mm_bridge_LW_m0_limiter:cmd_sink_ready -> router:src_ready
	wire   [10:0] router_src_channel;                                                                      // router:src_channel -> mm_bridge_LW_m0_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                                                // router:src_startofpacket -> mm_bridge_LW_m0_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                                                  // router:src_endofpacket -> mm_bridge_LW_m0_limiter:cmd_sink_endofpacket
	wire  [112:0] mm_bridge_lw_m0_limiter_cmd_src_data;                                                    // mm_bridge_LW_m0_limiter:cmd_src_data -> cmd_demux:sink_data
	wire          mm_bridge_lw_m0_limiter_cmd_src_ready;                                                   // cmd_demux:sink_ready -> mm_bridge_LW_m0_limiter:cmd_src_ready
	wire   [10:0] mm_bridge_lw_m0_limiter_cmd_src_channel;                                                 // mm_bridge_LW_m0_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire          mm_bridge_lw_m0_limiter_cmd_src_startofpacket;                                           // mm_bridge_LW_m0_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire          mm_bridge_lw_m0_limiter_cmd_src_endofpacket;                                             // mm_bridge_LW_m0_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                                                       // rsp_mux:src_valid -> mm_bridge_LW_m0_limiter:rsp_sink_valid
	wire  [112:0] rsp_mux_src_data;                                                                        // rsp_mux:src_data -> mm_bridge_LW_m0_limiter:rsp_sink_data
	wire          rsp_mux_src_ready;                                                                       // mm_bridge_LW_m0_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire   [10:0] rsp_mux_src_channel;                                                                     // rsp_mux:src_channel -> mm_bridge_LW_m0_limiter:rsp_sink_channel
	wire          rsp_mux_src_startofpacket;                                                               // rsp_mux:src_startofpacket -> mm_bridge_LW_m0_limiter:rsp_sink_startofpacket
	wire          rsp_mux_src_endofpacket;                                                                 // rsp_mux:src_endofpacket -> mm_bridge_LW_m0_limiter:rsp_sink_endofpacket
	wire          mm_bridge_lw_m0_limiter_rsp_src_valid;                                                   // mm_bridge_LW_m0_limiter:rsp_src_valid -> mm_bridge_LW_m0_agent:rp_valid
	wire  [112:0] mm_bridge_lw_m0_limiter_rsp_src_data;                                                    // mm_bridge_LW_m0_limiter:rsp_src_data -> mm_bridge_LW_m0_agent:rp_data
	wire          mm_bridge_lw_m0_limiter_rsp_src_ready;                                                   // mm_bridge_LW_m0_agent:rp_ready -> mm_bridge_LW_m0_limiter:rsp_src_ready
	wire   [10:0] mm_bridge_lw_m0_limiter_rsp_src_channel;                                                 // mm_bridge_LW_m0_limiter:rsp_src_channel -> mm_bridge_LW_m0_agent:rp_channel
	wire          mm_bridge_lw_m0_limiter_rsp_src_startofpacket;                                           // mm_bridge_LW_m0_limiter:rsp_src_startofpacket -> mm_bridge_LW_m0_agent:rp_startofpacket
	wire          mm_bridge_lw_m0_limiter_rsp_src_endofpacket;                                             // mm_bridge_LW_m0_limiter:rsp_src_endofpacket -> mm_bridge_LW_m0_agent:rp_endofpacket
	wire          router_001_src_valid;                                                                    // router_001:src_valid -> KBandInput_2_mm_read_limiter:cmd_sink_valid
	wire   [85:0] router_001_src_data;                                                                     // router_001:src_data -> KBandInput_2_mm_read_limiter:cmd_sink_data
	wire          router_001_src_ready;                                                                    // KBandInput_2_mm_read_limiter:cmd_sink_ready -> router_001:src_ready
	wire   [10:0] router_001_src_channel;                                                                  // router_001:src_channel -> KBandInput_2_mm_read_limiter:cmd_sink_channel
	wire          router_001_src_startofpacket;                                                            // router_001:src_startofpacket -> KBandInput_2_mm_read_limiter:cmd_sink_startofpacket
	wire          router_001_src_endofpacket;                                                              // router_001:src_endofpacket -> KBandInput_2_mm_read_limiter:cmd_sink_endofpacket
	wire   [85:0] kbandinput_2_mm_read_limiter_cmd_src_data;                                               // KBandInput_2_mm_read_limiter:cmd_src_data -> cmd_demux_001:sink_data
	wire          kbandinput_2_mm_read_limiter_cmd_src_ready;                                              // cmd_demux_001:sink_ready -> KBandInput_2_mm_read_limiter:cmd_src_ready
	wire   [10:0] kbandinput_2_mm_read_limiter_cmd_src_channel;                                            // KBandInput_2_mm_read_limiter:cmd_src_channel -> cmd_demux_001:sink_channel
	wire          kbandinput_2_mm_read_limiter_cmd_src_startofpacket;                                      // KBandInput_2_mm_read_limiter:cmd_src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          kbandinput_2_mm_read_limiter_cmd_src_endofpacket;                                        // KBandInput_2_mm_read_limiter:cmd_src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          rsp_mux_001_src_valid;                                                                   // rsp_mux_001:src_valid -> KBandInput_2_mm_read_limiter:rsp_sink_valid
	wire   [85:0] rsp_mux_001_src_data;                                                                    // rsp_mux_001:src_data -> KBandInput_2_mm_read_limiter:rsp_sink_data
	wire          rsp_mux_001_src_ready;                                                                   // KBandInput_2_mm_read_limiter:rsp_sink_ready -> rsp_mux_001:src_ready
	wire   [10:0] rsp_mux_001_src_channel;                                                                 // rsp_mux_001:src_channel -> KBandInput_2_mm_read_limiter:rsp_sink_channel
	wire          rsp_mux_001_src_startofpacket;                                                           // rsp_mux_001:src_startofpacket -> KBandInput_2_mm_read_limiter:rsp_sink_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                                             // rsp_mux_001:src_endofpacket -> KBandInput_2_mm_read_limiter:rsp_sink_endofpacket
	wire          kbandinput_2_mm_read_limiter_rsp_src_valid;                                              // KBandInput_2_mm_read_limiter:rsp_src_valid -> KBandInput_2_mm_read_agent:rp_valid
	wire   [85:0] kbandinput_2_mm_read_limiter_rsp_src_data;                                               // KBandInput_2_mm_read_limiter:rsp_src_data -> KBandInput_2_mm_read_agent:rp_data
	wire          kbandinput_2_mm_read_limiter_rsp_src_ready;                                              // KBandInput_2_mm_read_agent:rp_ready -> KBandInput_2_mm_read_limiter:rsp_src_ready
	wire   [10:0] kbandinput_2_mm_read_limiter_rsp_src_channel;                                            // KBandInput_2_mm_read_limiter:rsp_src_channel -> KBandInput_2_mm_read_agent:rp_channel
	wire          kbandinput_2_mm_read_limiter_rsp_src_startofpacket;                                      // KBandInput_2_mm_read_limiter:rsp_src_startofpacket -> KBandInput_2_mm_read_agent:rp_startofpacket
	wire          kbandinput_2_mm_read_limiter_rsp_src_endofpacket;                                        // KBandInput_2_mm_read_limiter:rsp_src_endofpacket -> KBandInput_2_mm_read_agent:rp_endofpacket
	wire          router_002_src_valid;                                                                    // router_002:src_valid -> KBandInput_1_mm_read_limiter:cmd_sink_valid
	wire   [85:0] router_002_src_data;                                                                     // router_002:src_data -> KBandInput_1_mm_read_limiter:cmd_sink_data
	wire          router_002_src_ready;                                                                    // KBandInput_1_mm_read_limiter:cmd_sink_ready -> router_002:src_ready
	wire   [10:0] router_002_src_channel;                                                                  // router_002:src_channel -> KBandInput_1_mm_read_limiter:cmd_sink_channel
	wire          router_002_src_startofpacket;                                                            // router_002:src_startofpacket -> KBandInput_1_mm_read_limiter:cmd_sink_startofpacket
	wire          router_002_src_endofpacket;                                                              // router_002:src_endofpacket -> KBandInput_1_mm_read_limiter:cmd_sink_endofpacket
	wire   [85:0] kbandinput_1_mm_read_limiter_cmd_src_data;                                               // KBandInput_1_mm_read_limiter:cmd_src_data -> cmd_demux_002:sink_data
	wire          kbandinput_1_mm_read_limiter_cmd_src_ready;                                              // cmd_demux_002:sink_ready -> KBandInput_1_mm_read_limiter:cmd_src_ready
	wire   [10:0] kbandinput_1_mm_read_limiter_cmd_src_channel;                                            // KBandInput_1_mm_read_limiter:cmd_src_channel -> cmd_demux_002:sink_channel
	wire          kbandinput_1_mm_read_limiter_cmd_src_startofpacket;                                      // KBandInput_1_mm_read_limiter:cmd_src_startofpacket -> cmd_demux_002:sink_startofpacket
	wire          kbandinput_1_mm_read_limiter_cmd_src_endofpacket;                                        // KBandInput_1_mm_read_limiter:cmd_src_endofpacket -> cmd_demux_002:sink_endofpacket
	wire          rsp_mux_002_src_valid;                                                                   // rsp_mux_002:src_valid -> KBandInput_1_mm_read_limiter:rsp_sink_valid
	wire   [85:0] rsp_mux_002_src_data;                                                                    // rsp_mux_002:src_data -> KBandInput_1_mm_read_limiter:rsp_sink_data
	wire          rsp_mux_002_src_ready;                                                                   // KBandInput_1_mm_read_limiter:rsp_sink_ready -> rsp_mux_002:src_ready
	wire   [10:0] rsp_mux_002_src_channel;                                                                 // rsp_mux_002:src_channel -> KBandInput_1_mm_read_limiter:rsp_sink_channel
	wire          rsp_mux_002_src_startofpacket;                                                           // rsp_mux_002:src_startofpacket -> KBandInput_1_mm_read_limiter:rsp_sink_startofpacket
	wire          rsp_mux_002_src_endofpacket;                                                             // rsp_mux_002:src_endofpacket -> KBandInput_1_mm_read_limiter:rsp_sink_endofpacket
	wire          kbandinput_1_mm_read_limiter_rsp_src_valid;                                              // KBandInput_1_mm_read_limiter:rsp_src_valid -> KBandInput_1_mm_read_agent:rp_valid
	wire   [85:0] kbandinput_1_mm_read_limiter_rsp_src_data;                                               // KBandInput_1_mm_read_limiter:rsp_src_data -> KBandInput_1_mm_read_agent:rp_data
	wire          kbandinput_1_mm_read_limiter_rsp_src_ready;                                              // KBandInput_1_mm_read_agent:rp_ready -> KBandInput_1_mm_read_limiter:rsp_src_ready
	wire   [10:0] kbandinput_1_mm_read_limiter_rsp_src_channel;                                            // KBandInput_1_mm_read_limiter:rsp_src_channel -> KBandInput_1_mm_read_agent:rp_channel
	wire          kbandinput_1_mm_read_limiter_rsp_src_startofpacket;                                      // KBandInput_1_mm_read_limiter:rsp_src_startofpacket -> KBandInput_1_mm_read_agent:rp_startofpacket
	wire          kbandinput_1_mm_read_limiter_rsp_src_endofpacket;                                        // KBandInput_1_mm_read_limiter:rsp_src_endofpacket -> KBandInput_1_mm_read_agent:rp_endofpacket
	wire          cmd_demux_src0_valid;                                                                    // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [112:0] cmd_demux_src0_data;                                                                     // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                                                    // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire   [10:0] cmd_demux_src0_channel;                                                                  // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                                            // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                              // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                                                    // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire  [112:0] cmd_demux_src1_data;                                                                     // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_src1_ready;                                                                    // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire   [10:0] cmd_demux_src1_channel;                                                                  // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_src1_startofpacket;                                                            // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_src1_endofpacket;                                                              // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_src2_valid;                                                                    // cmd_demux:src2_valid -> cmd_mux_002:sink0_valid
	wire  [112:0] cmd_demux_src2_data;                                                                     // cmd_demux:src2_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_src2_ready;                                                                    // cmd_mux_002:sink0_ready -> cmd_demux:src2_ready
	wire   [10:0] cmd_demux_src2_channel;                                                                  // cmd_demux:src2_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_src2_startofpacket;                                                            // cmd_demux:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_src2_endofpacket;                                                              // cmd_demux:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          cmd_demux_src6_valid;                                                                    // cmd_demux:src6_valid -> cmd_mux_006:sink0_valid
	wire  [112:0] cmd_demux_src6_data;                                                                     // cmd_demux:src6_data -> cmd_mux_006:sink0_data
	wire          cmd_demux_src6_ready;                                                                    // cmd_mux_006:sink0_ready -> cmd_demux:src6_ready
	wire   [10:0] cmd_demux_src6_channel;                                                                  // cmd_demux:src6_channel -> cmd_mux_006:sink0_channel
	wire          cmd_demux_src6_startofpacket;                                                            // cmd_demux:src6_startofpacket -> cmd_mux_006:sink0_startofpacket
	wire          cmd_demux_src6_endofpacket;                                                              // cmd_demux:src6_endofpacket -> cmd_mux_006:sink0_endofpacket
	wire          cmd_demux_src7_valid;                                                                    // cmd_demux:src7_valid -> cmd_mux_007:sink0_valid
	wire  [112:0] cmd_demux_src7_data;                                                                     // cmd_demux:src7_data -> cmd_mux_007:sink0_data
	wire          cmd_demux_src7_ready;                                                                    // cmd_mux_007:sink0_ready -> cmd_demux:src7_ready
	wire   [10:0] cmd_demux_src7_channel;                                                                  // cmd_demux:src7_channel -> cmd_mux_007:sink0_channel
	wire          cmd_demux_src7_startofpacket;                                                            // cmd_demux:src7_startofpacket -> cmd_mux_007:sink0_startofpacket
	wire          cmd_demux_src7_endofpacket;                                                              // cmd_demux:src7_endofpacket -> cmd_mux_007:sink0_endofpacket
	wire          cmd_demux_src8_valid;                                                                    // cmd_demux:src8_valid -> cmd_mux_008:sink0_valid
	wire  [112:0] cmd_demux_src8_data;                                                                     // cmd_demux:src8_data -> cmd_mux_008:sink0_data
	wire          cmd_demux_src8_ready;                                                                    // cmd_mux_008:sink0_ready -> cmd_demux:src8_ready
	wire   [10:0] cmd_demux_src8_channel;                                                                  // cmd_demux:src8_channel -> cmd_mux_008:sink0_channel
	wire          cmd_demux_src8_startofpacket;                                                            // cmd_demux:src8_startofpacket -> cmd_mux_008:sink0_startofpacket
	wire          cmd_demux_src8_endofpacket;                                                              // cmd_demux:src8_endofpacket -> cmd_mux_008:sink0_endofpacket
	wire          cmd_demux_003_src0_valid;                                                                // cmd_demux_003:src0_valid -> cmd_mux_009:sink2_valid
	wire  [220:0] cmd_demux_003_src0_data;                                                                 // cmd_demux_003:src0_data -> cmd_mux_009:sink2_data
	wire          cmd_demux_003_src0_ready;                                                                // cmd_mux_009:sink2_ready -> cmd_demux_003:src0_ready
	wire   [10:0] cmd_demux_003_src0_channel;                                                              // cmd_demux_003:src0_channel -> cmd_mux_009:sink2_channel
	wire          cmd_demux_003_src0_startofpacket;                                                        // cmd_demux_003:src0_startofpacket -> cmd_mux_009:sink2_startofpacket
	wire          cmd_demux_003_src0_endofpacket;                                                          // cmd_demux_003:src0_endofpacket -> cmd_mux_009:sink2_endofpacket
	wire          cmd_demux_003_src1_valid;                                                                // cmd_demux_003:src1_valid -> cmd_mux_010:sink0_valid
	wire  [220:0] cmd_demux_003_src1_data;                                                                 // cmd_demux_003:src1_data -> cmd_mux_010:sink0_data
	wire          cmd_demux_003_src1_ready;                                                                // cmd_mux_010:sink0_ready -> cmd_demux_003:src1_ready
	wire   [10:0] cmd_demux_003_src1_channel;                                                              // cmd_demux_003:src1_channel -> cmd_mux_010:sink0_channel
	wire          cmd_demux_003_src1_startofpacket;                                                        // cmd_demux_003:src1_startofpacket -> cmd_mux_010:sink0_startofpacket
	wire          cmd_demux_003_src1_endofpacket;                                                          // cmd_demux_003:src1_endofpacket -> cmd_mux_010:sink0_endofpacket
	wire          rsp_demux_src0_valid;                                                                    // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [112:0] rsp_demux_src0_data;                                                                     // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                                                    // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire   [10:0] rsp_demux_src0_channel;                                                                  // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                                            // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                              // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                                                // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire  [112:0] rsp_demux_001_src0_data;                                                                 // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire          rsp_demux_001_src0_ready;                                                                // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire   [10:0] rsp_demux_001_src0_channel;                                                              // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                                                        // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                                          // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire          rsp_demux_002_src0_valid;                                                                // rsp_demux_002:src0_valid -> rsp_mux:sink2_valid
	wire  [112:0] rsp_demux_002_src0_data;                                                                 // rsp_demux_002:src0_data -> rsp_mux:sink2_data
	wire          rsp_demux_002_src0_ready;                                                                // rsp_mux:sink2_ready -> rsp_demux_002:src0_ready
	wire   [10:0] rsp_demux_002_src0_channel;                                                              // rsp_demux_002:src0_channel -> rsp_mux:sink2_channel
	wire          rsp_demux_002_src0_startofpacket;                                                        // rsp_demux_002:src0_startofpacket -> rsp_mux:sink2_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                                          // rsp_demux_002:src0_endofpacket -> rsp_mux:sink2_endofpacket
	wire          rsp_demux_006_src0_valid;                                                                // rsp_demux_006:src0_valid -> rsp_mux:sink6_valid
	wire  [112:0] rsp_demux_006_src0_data;                                                                 // rsp_demux_006:src0_data -> rsp_mux:sink6_data
	wire          rsp_demux_006_src0_ready;                                                                // rsp_mux:sink6_ready -> rsp_demux_006:src0_ready
	wire   [10:0] rsp_demux_006_src0_channel;                                                              // rsp_demux_006:src0_channel -> rsp_mux:sink6_channel
	wire          rsp_demux_006_src0_startofpacket;                                                        // rsp_demux_006:src0_startofpacket -> rsp_mux:sink6_startofpacket
	wire          rsp_demux_006_src0_endofpacket;                                                          // rsp_demux_006:src0_endofpacket -> rsp_mux:sink6_endofpacket
	wire          rsp_demux_007_src0_valid;                                                                // rsp_demux_007:src0_valid -> rsp_mux:sink7_valid
	wire  [112:0] rsp_demux_007_src0_data;                                                                 // rsp_demux_007:src0_data -> rsp_mux:sink7_data
	wire          rsp_demux_007_src0_ready;                                                                // rsp_mux:sink7_ready -> rsp_demux_007:src0_ready
	wire   [10:0] rsp_demux_007_src0_channel;                                                              // rsp_demux_007:src0_channel -> rsp_mux:sink7_channel
	wire          rsp_demux_007_src0_startofpacket;                                                        // rsp_demux_007:src0_startofpacket -> rsp_mux:sink7_startofpacket
	wire          rsp_demux_007_src0_endofpacket;                                                          // rsp_demux_007:src0_endofpacket -> rsp_mux:sink7_endofpacket
	wire          rsp_demux_008_src0_valid;                                                                // rsp_demux_008:src0_valid -> rsp_mux:sink8_valid
	wire  [112:0] rsp_demux_008_src0_data;                                                                 // rsp_demux_008:src0_data -> rsp_mux:sink8_data
	wire          rsp_demux_008_src0_ready;                                                                // rsp_mux:sink8_ready -> rsp_demux_008:src0_ready
	wire   [10:0] rsp_demux_008_src0_channel;                                                              // rsp_demux_008:src0_channel -> rsp_mux:sink8_channel
	wire          rsp_demux_008_src0_startofpacket;                                                        // rsp_demux_008:src0_startofpacket -> rsp_mux:sink8_startofpacket
	wire          rsp_demux_008_src0_endofpacket;                                                          // rsp_demux_008:src0_endofpacket -> rsp_mux:sink8_endofpacket
	wire          rsp_demux_009_src2_valid;                                                                // rsp_demux_009:src2_valid -> rsp_mux_003:sink0_valid
	wire  [220:0] rsp_demux_009_src2_data;                                                                 // rsp_demux_009:src2_data -> rsp_mux_003:sink0_data
	wire          rsp_demux_009_src2_ready;                                                                // rsp_mux_003:sink0_ready -> rsp_demux_009:src2_ready
	wire   [10:0] rsp_demux_009_src2_channel;                                                              // rsp_demux_009:src2_channel -> rsp_mux_003:sink0_channel
	wire          rsp_demux_009_src2_startofpacket;                                                        // rsp_demux_009:src2_startofpacket -> rsp_mux_003:sink0_startofpacket
	wire          rsp_demux_009_src2_endofpacket;                                                          // rsp_demux_009:src2_endofpacket -> rsp_mux_003:sink0_endofpacket
	wire          rsp_demux_010_src0_valid;                                                                // rsp_demux_010:src0_valid -> rsp_mux_003:sink1_valid
	wire  [220:0] rsp_demux_010_src0_data;                                                                 // rsp_demux_010:src0_data -> rsp_mux_003:sink1_data
	wire          rsp_demux_010_src0_ready;                                                                // rsp_mux_003:sink1_ready -> rsp_demux_010:src0_ready
	wire   [10:0] rsp_demux_010_src0_channel;                                                              // rsp_demux_010:src0_channel -> rsp_mux_003:sink1_channel
	wire          rsp_demux_010_src0_startofpacket;                                                        // rsp_demux_010:src0_startofpacket -> rsp_mux_003:sink1_startofpacket
	wire          rsp_demux_010_src0_endofpacket;                                                          // rsp_demux_010:src0_endofpacket -> rsp_mux_003:sink1_endofpacket
	wire          cmd_demux_src3_valid;                                                                    // cmd_demux:src3_valid -> mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter:in_valid
	wire  [112:0] cmd_demux_src3_data;                                                                     // cmd_demux:src3_data -> mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter:in_data
	wire          cmd_demux_src3_ready;                                                                    // mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter:in_ready -> cmd_demux:src3_ready
	wire   [10:0] cmd_demux_src3_channel;                                                                  // cmd_demux:src3_channel -> mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter:in_channel
	wire          cmd_demux_src3_startofpacket;                                                            // cmd_demux:src3_startofpacket -> mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_src3_endofpacket;                                                              // cmd_demux:src3_endofpacket -> mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter:in_endofpacket
	wire          mm_bridge_lw_m0_to_kbandoutput_descriptor_slave_cmd_width_adapter_src_valid;             // mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter:out_valid -> cmd_mux_003:sink0_valid
	wire  [220:0] mm_bridge_lw_m0_to_kbandoutput_descriptor_slave_cmd_width_adapter_src_data;              // mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter:out_data -> cmd_mux_003:sink0_data
	wire          mm_bridge_lw_m0_to_kbandoutput_descriptor_slave_cmd_width_adapter_src_ready;             // cmd_mux_003:sink0_ready -> mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter:out_ready
	wire   [10:0] mm_bridge_lw_m0_to_kbandoutput_descriptor_slave_cmd_width_adapter_src_channel;           // mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter:out_channel -> cmd_mux_003:sink0_channel
	wire          mm_bridge_lw_m0_to_kbandoutput_descriptor_slave_cmd_width_adapter_src_startofpacket;     // mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter:out_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          mm_bridge_lw_m0_to_kbandoutput_descriptor_slave_cmd_width_adapter_src_endofpacket;       // mm_bridge_LW_m0_to_KBandOutput_descriptor_slave_cmd_width_adapter:out_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          cmd_demux_src4_valid;                                                                    // cmd_demux:src4_valid -> mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter:in_valid
	wire  [112:0] cmd_demux_src4_data;                                                                     // cmd_demux:src4_data -> mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter:in_data
	wire          cmd_demux_src4_ready;                                                                    // mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter:in_ready -> cmd_demux:src4_ready
	wire   [10:0] cmd_demux_src4_channel;                                                                  // cmd_demux:src4_channel -> mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter:in_channel
	wire          cmd_demux_src4_startofpacket;                                                            // cmd_demux:src4_startofpacket -> mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_src4_endofpacket;                                                              // cmd_demux:src4_endofpacket -> mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter:in_endofpacket
	wire          mm_bridge_lw_m0_to_kbandinput_1_descriptor_slave_cmd_width_adapter_src_valid;            // mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter:out_valid -> cmd_mux_004:sink0_valid
	wire  [220:0] mm_bridge_lw_m0_to_kbandinput_1_descriptor_slave_cmd_width_adapter_src_data;             // mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter:out_data -> cmd_mux_004:sink0_data
	wire          mm_bridge_lw_m0_to_kbandinput_1_descriptor_slave_cmd_width_adapter_src_ready;            // cmd_mux_004:sink0_ready -> mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter:out_ready
	wire   [10:0] mm_bridge_lw_m0_to_kbandinput_1_descriptor_slave_cmd_width_adapter_src_channel;          // mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter:out_channel -> cmd_mux_004:sink0_channel
	wire          mm_bridge_lw_m0_to_kbandinput_1_descriptor_slave_cmd_width_adapter_src_startofpacket;    // mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter:out_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire          mm_bridge_lw_m0_to_kbandinput_1_descriptor_slave_cmd_width_adapter_src_endofpacket;      // mm_bridge_LW_m0_to_KBandInput_1_descriptor_slave_cmd_width_adapter:out_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire          cmd_demux_src5_valid;                                                                    // cmd_demux:src5_valid -> mm_bridge_LW_m0_to_KBandInput_2_descriptor_slave_cmd_width_adapter:in_valid
	wire  [112:0] cmd_demux_src5_data;                                                                     // cmd_demux:src5_data -> mm_bridge_LW_m0_to_KBandInput_2_descriptor_slave_cmd_width_adapter:in_data
	wire          cmd_demux_src5_ready;                                                                    // mm_bridge_LW_m0_to_KBandInput_2_descriptor_slave_cmd_width_adapter:in_ready -> cmd_demux:src5_ready
	wire   [10:0] cmd_demux_src5_channel;                                                                  // cmd_demux:src5_channel -> mm_bridge_LW_m0_to_KBandInput_2_descriptor_slave_cmd_width_adapter:in_channel
	wire          cmd_demux_src5_startofpacket;                                                            // cmd_demux:src5_startofpacket -> mm_bridge_LW_m0_to_KBandInput_2_descriptor_slave_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_src5_endofpacket;                                                              // cmd_demux:src5_endofpacket -> mm_bridge_LW_m0_to_KBandInput_2_descriptor_slave_cmd_width_adapter:in_endofpacket
	wire          mm_bridge_lw_m0_to_kbandinput_2_descriptor_slave_cmd_width_adapter_src_valid;            // mm_bridge_LW_m0_to_KBandInput_2_descriptor_slave_cmd_width_adapter:out_valid -> cmd_mux_005:sink0_valid
	wire  [220:0] mm_bridge_lw_m0_to_kbandinput_2_descriptor_slave_cmd_width_adapter_src_data;             // mm_bridge_LW_m0_to_KBandInput_2_descriptor_slave_cmd_width_adapter:out_data -> cmd_mux_005:sink0_data
	wire          mm_bridge_lw_m0_to_kbandinput_2_descriptor_slave_cmd_width_adapter_src_ready;            // cmd_mux_005:sink0_ready -> mm_bridge_LW_m0_to_KBandInput_2_descriptor_slave_cmd_width_adapter:out_ready
	wire   [10:0] mm_bridge_lw_m0_to_kbandinput_2_descriptor_slave_cmd_width_adapter_src_channel;          // mm_bridge_LW_m0_to_KBandInput_2_descriptor_slave_cmd_width_adapter:out_channel -> cmd_mux_005:sink0_channel
	wire          mm_bridge_lw_m0_to_kbandinput_2_descriptor_slave_cmd_width_adapter_src_startofpacket;    // mm_bridge_LW_m0_to_KBandInput_2_descriptor_slave_cmd_width_adapter:out_startofpacket -> cmd_mux_005:sink0_startofpacket
	wire          mm_bridge_lw_m0_to_kbandinput_2_descriptor_slave_cmd_width_adapter_src_endofpacket;      // mm_bridge_LW_m0_to_KBandInput_2_descriptor_slave_cmd_width_adapter:out_endofpacket -> cmd_mux_005:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                                                // cmd_demux_001:src0_valid -> KBandInput_2_mm_read_to_onchip_mem_LW2_s1_cmd_width_adapter:in_valid
	wire   [85:0] cmd_demux_001_src0_data;                                                                 // cmd_demux_001:src0_data -> KBandInput_2_mm_read_to_onchip_mem_LW2_s1_cmd_width_adapter:in_data
	wire          cmd_demux_001_src0_ready;                                                                // KBandInput_2_mm_read_to_onchip_mem_LW2_s1_cmd_width_adapter:in_ready -> cmd_demux_001:src0_ready
	wire   [10:0] cmd_demux_001_src0_channel;                                                              // cmd_demux_001:src0_channel -> KBandInput_2_mm_read_to_onchip_mem_LW2_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_001_src0_startofpacket;                                                        // cmd_demux_001:src0_startofpacket -> KBandInput_2_mm_read_to_onchip_mem_LW2_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                                          // cmd_demux_001:src0_endofpacket -> KBandInput_2_mm_read_to_onchip_mem_LW2_s1_cmd_width_adapter:in_endofpacket
	wire          kbandinput_2_mm_read_to_onchip_mem_lw2_s1_cmd_width_adapter_src_valid;                   // KBandInput_2_mm_read_to_onchip_mem_LW2_s1_cmd_width_adapter:out_valid -> cmd_mux_008:sink1_valid
	wire  [112:0] kbandinput_2_mm_read_to_onchip_mem_lw2_s1_cmd_width_adapter_src_data;                    // KBandInput_2_mm_read_to_onchip_mem_LW2_s1_cmd_width_adapter:out_data -> cmd_mux_008:sink1_data
	wire          kbandinput_2_mm_read_to_onchip_mem_lw2_s1_cmd_width_adapter_src_ready;                   // cmd_mux_008:sink1_ready -> KBandInput_2_mm_read_to_onchip_mem_LW2_s1_cmd_width_adapter:out_ready
	wire   [10:0] kbandinput_2_mm_read_to_onchip_mem_lw2_s1_cmd_width_adapter_src_channel;                 // KBandInput_2_mm_read_to_onchip_mem_LW2_s1_cmd_width_adapter:out_channel -> cmd_mux_008:sink1_channel
	wire          kbandinput_2_mm_read_to_onchip_mem_lw2_s1_cmd_width_adapter_src_startofpacket;           // KBandInput_2_mm_read_to_onchip_mem_LW2_s1_cmd_width_adapter:out_startofpacket -> cmd_mux_008:sink1_startofpacket
	wire          kbandinput_2_mm_read_to_onchip_mem_lw2_s1_cmd_width_adapter_src_endofpacket;             // KBandInput_2_mm_read_to_onchip_mem_LW2_s1_cmd_width_adapter:out_endofpacket -> cmd_mux_008:sink1_endofpacket
	wire          cmd_demux_001_src1_valid;                                                                // cmd_demux_001:src1_valid -> KBandInput_2_mm_read_to_DDR_s0_cmd_width_adapter:in_valid
	wire   [85:0] cmd_demux_001_src1_data;                                                                 // cmd_demux_001:src1_data -> KBandInput_2_mm_read_to_DDR_s0_cmd_width_adapter:in_data
	wire          cmd_demux_001_src1_ready;                                                                // KBandInput_2_mm_read_to_DDR_s0_cmd_width_adapter:in_ready -> cmd_demux_001:src1_ready
	wire   [10:0] cmd_demux_001_src1_channel;                                                              // cmd_demux_001:src1_channel -> KBandInput_2_mm_read_to_DDR_s0_cmd_width_adapter:in_channel
	wire          cmd_demux_001_src1_startofpacket;                                                        // cmd_demux_001:src1_startofpacket -> KBandInput_2_mm_read_to_DDR_s0_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_001_src1_endofpacket;                                                          // cmd_demux_001:src1_endofpacket -> KBandInput_2_mm_read_to_DDR_s0_cmd_width_adapter:in_endofpacket
	wire          kbandinput_2_mm_read_to_ddr_s0_cmd_width_adapter_src_valid;                              // KBandInput_2_mm_read_to_DDR_s0_cmd_width_adapter:out_valid -> cmd_mux_009:sink0_valid
	wire  [220:0] kbandinput_2_mm_read_to_ddr_s0_cmd_width_adapter_src_data;                               // KBandInput_2_mm_read_to_DDR_s0_cmd_width_adapter:out_data -> cmd_mux_009:sink0_data
	wire          kbandinput_2_mm_read_to_ddr_s0_cmd_width_adapter_src_ready;                              // cmd_mux_009:sink0_ready -> KBandInput_2_mm_read_to_DDR_s0_cmd_width_adapter:out_ready
	wire   [10:0] kbandinput_2_mm_read_to_ddr_s0_cmd_width_adapter_src_channel;                            // KBandInput_2_mm_read_to_DDR_s0_cmd_width_adapter:out_channel -> cmd_mux_009:sink0_channel
	wire          kbandinput_2_mm_read_to_ddr_s0_cmd_width_adapter_src_startofpacket;                      // KBandInput_2_mm_read_to_DDR_s0_cmd_width_adapter:out_startofpacket -> cmd_mux_009:sink0_startofpacket
	wire          kbandinput_2_mm_read_to_ddr_s0_cmd_width_adapter_src_endofpacket;                        // KBandInput_2_mm_read_to_DDR_s0_cmd_width_adapter:out_endofpacket -> cmd_mux_009:sink0_endofpacket
	wire          cmd_demux_002_src0_valid;                                                                // cmd_demux_002:src0_valid -> KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter:in_valid
	wire   [85:0] cmd_demux_002_src0_data;                                                                 // cmd_demux_002:src0_data -> KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter:in_data
	wire          cmd_demux_002_src0_ready;                                                                // KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter:in_ready -> cmd_demux_002:src0_ready
	wire   [10:0] cmd_demux_002_src0_channel;                                                              // cmd_demux_002:src0_channel -> KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_002_src0_startofpacket;                                                        // cmd_demux_002:src0_startofpacket -> KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_002_src0_endofpacket;                                                          // cmd_demux_002:src0_endofpacket -> KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter:in_endofpacket
	wire          kbandinput_1_mm_read_to_onchip_mem_lw_s1_cmd_width_adapter_src_valid;                    // KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter:out_valid -> cmd_mux_006:sink1_valid
	wire  [112:0] kbandinput_1_mm_read_to_onchip_mem_lw_s1_cmd_width_adapter_src_data;                     // KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter:out_data -> cmd_mux_006:sink1_data
	wire          kbandinput_1_mm_read_to_onchip_mem_lw_s1_cmd_width_adapter_src_ready;                    // cmd_mux_006:sink1_ready -> KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter:out_ready
	wire   [10:0] kbandinput_1_mm_read_to_onchip_mem_lw_s1_cmd_width_adapter_src_channel;                  // KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter:out_channel -> cmd_mux_006:sink1_channel
	wire          kbandinput_1_mm_read_to_onchip_mem_lw_s1_cmd_width_adapter_src_startofpacket;            // KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter:out_startofpacket -> cmd_mux_006:sink1_startofpacket
	wire          kbandinput_1_mm_read_to_onchip_mem_lw_s1_cmd_width_adapter_src_endofpacket;              // KBandInput_1_mm_read_to_onchip_mem_LW_s1_cmd_width_adapter:out_endofpacket -> cmd_mux_006:sink1_endofpacket
	wire          cmd_demux_002_src1_valid;                                                                // cmd_demux_002:src1_valid -> KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter:in_valid
	wire   [85:0] cmd_demux_002_src1_data;                                                                 // cmd_demux_002:src1_data -> KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter:in_data
	wire          cmd_demux_002_src1_ready;                                                                // KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter:in_ready -> cmd_demux_002:src1_ready
	wire   [10:0] cmd_demux_002_src1_channel;                                                              // cmd_demux_002:src1_channel -> KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter:in_channel
	wire          cmd_demux_002_src1_startofpacket;                                                        // cmd_demux_002:src1_startofpacket -> KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_002_src1_endofpacket;                                                          // cmd_demux_002:src1_endofpacket -> KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter:in_endofpacket
	wire          kbandinput_1_mm_read_to_ddr_s0_cmd_width_adapter_src_valid;                              // KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter:out_valid -> cmd_mux_009:sink1_valid
	wire  [220:0] kbandinput_1_mm_read_to_ddr_s0_cmd_width_adapter_src_data;                               // KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter:out_data -> cmd_mux_009:sink1_data
	wire          kbandinput_1_mm_read_to_ddr_s0_cmd_width_adapter_src_ready;                              // cmd_mux_009:sink1_ready -> KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter:out_ready
	wire   [10:0] kbandinput_1_mm_read_to_ddr_s0_cmd_width_adapter_src_channel;                            // KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter:out_channel -> cmd_mux_009:sink1_channel
	wire          kbandinput_1_mm_read_to_ddr_s0_cmd_width_adapter_src_startofpacket;                      // KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter:out_startofpacket -> cmd_mux_009:sink1_startofpacket
	wire          kbandinput_1_mm_read_to_ddr_s0_cmd_width_adapter_src_endofpacket;                        // KBandInput_1_mm_read_to_DDR_s0_cmd_width_adapter:out_endofpacket -> cmd_mux_009:sink1_endofpacket
	wire          cmd_demux_004_src0_valid;                                                                // cmd_demux_004:src0_valid -> mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter:in_valid
	wire  [148:0] cmd_demux_004_src0_data;                                                                 // cmd_demux_004:src0_data -> mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter:in_data
	wire          cmd_demux_004_src0_ready;                                                                // mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter:in_ready -> cmd_demux_004:src0_ready
	wire   [10:0] cmd_demux_004_src0_channel;                                                              // cmd_demux_004:src0_channel -> mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_004_src0_startofpacket;                                                        // cmd_demux_004:src0_startofpacket -> mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_004_src0_endofpacket;                                                          // cmd_demux_004:src0_endofpacket -> mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter:in_endofpacket
	wire          mm_bridge_fpga_slave_m0_to_onchip_mem_fpga_slave_s1_cmd_width_adapter_src_valid;         // mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter:out_valid -> cmd_mux_010:sink1_valid
	wire  [220:0] mm_bridge_fpga_slave_m0_to_onchip_mem_fpga_slave_s1_cmd_width_adapter_src_data;          // mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter:out_data -> cmd_mux_010:sink1_data
	wire          mm_bridge_fpga_slave_m0_to_onchip_mem_fpga_slave_s1_cmd_width_adapter_src_ready;         // cmd_mux_010:sink1_ready -> mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter:out_ready
	wire   [10:0] mm_bridge_fpga_slave_m0_to_onchip_mem_fpga_slave_s1_cmd_width_adapter_src_channel;       // mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter:out_channel -> cmd_mux_010:sink1_channel
	wire          mm_bridge_fpga_slave_m0_to_onchip_mem_fpga_slave_s1_cmd_width_adapter_src_startofpacket; // mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter:out_startofpacket -> cmd_mux_010:sink1_startofpacket
	wire          mm_bridge_fpga_slave_m0_to_onchip_mem_fpga_slave_s1_cmd_width_adapter_src_endofpacket;   // mm_bridge_FPGA_Slave_m0_to_onchip_mem_FPGA_Slave_s1_cmd_width_adapter:out_endofpacket -> cmd_mux_010:sink1_endofpacket
	wire          rsp_demux_003_src0_valid;                                                                // rsp_demux_003:src0_valid -> KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:in_valid
	wire  [220:0] rsp_demux_003_src0_data;                                                                 // rsp_demux_003:src0_data -> KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:in_data
	wire          rsp_demux_003_src0_ready;                                                                // KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:in_ready -> rsp_demux_003:src0_ready
	wire   [10:0] rsp_demux_003_src0_channel;                                                              // rsp_demux_003:src0_channel -> KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:in_channel
	wire          rsp_demux_003_src0_startofpacket;                                                        // rsp_demux_003:src0_startofpacket -> KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                                                          // rsp_demux_003:src0_endofpacket -> KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:in_endofpacket
	wire          kbandoutput_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_valid;             // KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:out_valid -> rsp_mux:sink3_valid
	wire  [112:0] kbandoutput_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_data;              // KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:out_data -> rsp_mux:sink3_data
	wire          kbandoutput_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_ready;             // rsp_mux:sink3_ready -> KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:out_ready
	wire   [10:0] kbandoutput_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_channel;           // KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:out_channel -> rsp_mux:sink3_channel
	wire          kbandoutput_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_startofpacket;     // KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:out_startofpacket -> rsp_mux:sink3_startofpacket
	wire          kbandoutput_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_endofpacket;       // KBandOutput_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:out_endofpacket -> rsp_mux:sink3_endofpacket
	wire          rsp_demux_004_src0_valid;                                                                // rsp_demux_004:src0_valid -> KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:in_valid
	wire  [220:0] rsp_demux_004_src0_data;                                                                 // rsp_demux_004:src0_data -> KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:in_data
	wire          rsp_demux_004_src0_ready;                                                                // KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:in_ready -> rsp_demux_004:src0_ready
	wire   [10:0] rsp_demux_004_src0_channel;                                                              // rsp_demux_004:src0_channel -> KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:in_channel
	wire          rsp_demux_004_src0_startofpacket;                                                        // rsp_demux_004:src0_startofpacket -> KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_004_src0_endofpacket;                                                          // rsp_demux_004:src0_endofpacket -> KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:in_endofpacket
	wire          kbandinput_1_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_valid;            // KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:out_valid -> rsp_mux:sink4_valid
	wire  [112:0] kbandinput_1_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_data;             // KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:out_data -> rsp_mux:sink4_data
	wire          kbandinput_1_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_ready;            // rsp_mux:sink4_ready -> KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:out_ready
	wire   [10:0] kbandinput_1_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_channel;          // KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:out_channel -> rsp_mux:sink4_channel
	wire          kbandinput_1_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_startofpacket;    // KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:out_startofpacket -> rsp_mux:sink4_startofpacket
	wire          kbandinput_1_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_endofpacket;      // KBandInput_1_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:out_endofpacket -> rsp_mux:sink4_endofpacket
	wire          rsp_demux_005_src0_valid;                                                                // rsp_demux_005:src0_valid -> KBandInput_2_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:in_valid
	wire  [220:0] rsp_demux_005_src0_data;                                                                 // rsp_demux_005:src0_data -> KBandInput_2_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:in_data
	wire          rsp_demux_005_src0_ready;                                                                // KBandInput_2_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:in_ready -> rsp_demux_005:src0_ready
	wire   [10:0] rsp_demux_005_src0_channel;                                                              // rsp_demux_005:src0_channel -> KBandInput_2_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:in_channel
	wire          rsp_demux_005_src0_startofpacket;                                                        // rsp_demux_005:src0_startofpacket -> KBandInput_2_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_005_src0_endofpacket;                                                          // rsp_demux_005:src0_endofpacket -> KBandInput_2_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:in_endofpacket
	wire          kbandinput_2_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_valid;            // KBandInput_2_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:out_valid -> rsp_mux:sink5_valid
	wire  [112:0] kbandinput_2_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_data;             // KBandInput_2_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:out_data -> rsp_mux:sink5_data
	wire          kbandinput_2_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_ready;            // rsp_mux:sink5_ready -> KBandInput_2_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:out_ready
	wire   [10:0] kbandinput_2_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_channel;          // KBandInput_2_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:out_channel -> rsp_mux:sink5_channel
	wire          kbandinput_2_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_startofpacket;    // KBandInput_2_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:out_startofpacket -> rsp_mux:sink5_startofpacket
	wire          kbandinput_2_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_endofpacket;      // KBandInput_2_descriptor_slave_to_mm_bridge_LW_m0_rsp_width_adapter:out_endofpacket -> rsp_mux:sink5_endofpacket
	wire          rsp_demux_006_src1_valid;                                                                // rsp_demux_006:src1_valid -> onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter:in_valid
	wire  [112:0] rsp_demux_006_src1_data;                                                                 // rsp_demux_006:src1_data -> onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter:in_data
	wire          rsp_demux_006_src1_ready;                                                                // onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter:in_ready -> rsp_demux_006:src1_ready
	wire   [10:0] rsp_demux_006_src1_channel;                                                              // rsp_demux_006:src1_channel -> onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter:in_channel
	wire          rsp_demux_006_src1_startofpacket;                                                        // rsp_demux_006:src1_startofpacket -> onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_006_src1_endofpacket;                                                          // rsp_demux_006:src1_endofpacket -> onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter:in_endofpacket
	wire          onchip_mem_lw_s1_to_kbandinput_1_mm_read_rsp_width_adapter_src_valid;                    // onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter:out_valid -> rsp_mux_002:sink0_valid
	wire   [85:0] onchip_mem_lw_s1_to_kbandinput_1_mm_read_rsp_width_adapter_src_data;                     // onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter:out_data -> rsp_mux_002:sink0_data
	wire          onchip_mem_lw_s1_to_kbandinput_1_mm_read_rsp_width_adapter_src_ready;                    // rsp_mux_002:sink0_ready -> onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter:out_ready
	wire   [10:0] onchip_mem_lw_s1_to_kbandinput_1_mm_read_rsp_width_adapter_src_channel;                  // onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter:out_channel -> rsp_mux_002:sink0_channel
	wire          onchip_mem_lw_s1_to_kbandinput_1_mm_read_rsp_width_adapter_src_startofpacket;            // onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter:out_startofpacket -> rsp_mux_002:sink0_startofpacket
	wire          onchip_mem_lw_s1_to_kbandinput_1_mm_read_rsp_width_adapter_src_endofpacket;              // onchip_mem_LW_s1_to_KBandInput_1_mm_read_rsp_width_adapter:out_endofpacket -> rsp_mux_002:sink0_endofpacket
	wire          rsp_demux_008_src1_valid;                                                                // rsp_demux_008:src1_valid -> onchip_mem_LW2_s1_to_KBandInput_2_mm_read_rsp_width_adapter:in_valid
	wire  [112:0] rsp_demux_008_src1_data;                                                                 // rsp_demux_008:src1_data -> onchip_mem_LW2_s1_to_KBandInput_2_mm_read_rsp_width_adapter:in_data
	wire          rsp_demux_008_src1_ready;                                                                // onchip_mem_LW2_s1_to_KBandInput_2_mm_read_rsp_width_adapter:in_ready -> rsp_demux_008:src1_ready
	wire   [10:0] rsp_demux_008_src1_channel;                                                              // rsp_demux_008:src1_channel -> onchip_mem_LW2_s1_to_KBandInput_2_mm_read_rsp_width_adapter:in_channel
	wire          rsp_demux_008_src1_startofpacket;                                                        // rsp_demux_008:src1_startofpacket -> onchip_mem_LW2_s1_to_KBandInput_2_mm_read_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_008_src1_endofpacket;                                                          // rsp_demux_008:src1_endofpacket -> onchip_mem_LW2_s1_to_KBandInput_2_mm_read_rsp_width_adapter:in_endofpacket
	wire          onchip_mem_lw2_s1_to_kbandinput_2_mm_read_rsp_width_adapter_src_valid;                   // onchip_mem_LW2_s1_to_KBandInput_2_mm_read_rsp_width_adapter:out_valid -> rsp_mux_001:sink0_valid
	wire   [85:0] onchip_mem_lw2_s1_to_kbandinput_2_mm_read_rsp_width_adapter_src_data;                    // onchip_mem_LW2_s1_to_KBandInput_2_mm_read_rsp_width_adapter:out_data -> rsp_mux_001:sink0_data
	wire          onchip_mem_lw2_s1_to_kbandinput_2_mm_read_rsp_width_adapter_src_ready;                   // rsp_mux_001:sink0_ready -> onchip_mem_LW2_s1_to_KBandInput_2_mm_read_rsp_width_adapter:out_ready
	wire   [10:0] onchip_mem_lw2_s1_to_kbandinput_2_mm_read_rsp_width_adapter_src_channel;                 // onchip_mem_LW2_s1_to_KBandInput_2_mm_read_rsp_width_adapter:out_channel -> rsp_mux_001:sink0_channel
	wire          onchip_mem_lw2_s1_to_kbandinput_2_mm_read_rsp_width_adapter_src_startofpacket;           // onchip_mem_LW2_s1_to_KBandInput_2_mm_read_rsp_width_adapter:out_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          onchip_mem_lw2_s1_to_kbandinput_2_mm_read_rsp_width_adapter_src_endofpacket;             // onchip_mem_LW2_s1_to_KBandInput_2_mm_read_rsp_width_adapter:out_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_009_src0_valid;                                                                // rsp_demux_009:src0_valid -> DDR_s0_to_KBandInput_2_mm_read_rsp_width_adapter:in_valid
	wire  [220:0] rsp_demux_009_src0_data;                                                                 // rsp_demux_009:src0_data -> DDR_s0_to_KBandInput_2_mm_read_rsp_width_adapter:in_data
	wire          rsp_demux_009_src0_ready;                                                                // DDR_s0_to_KBandInput_2_mm_read_rsp_width_adapter:in_ready -> rsp_demux_009:src0_ready
	wire   [10:0] rsp_demux_009_src0_channel;                                                              // rsp_demux_009:src0_channel -> DDR_s0_to_KBandInput_2_mm_read_rsp_width_adapter:in_channel
	wire          rsp_demux_009_src0_startofpacket;                                                        // rsp_demux_009:src0_startofpacket -> DDR_s0_to_KBandInput_2_mm_read_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_009_src0_endofpacket;                                                          // rsp_demux_009:src0_endofpacket -> DDR_s0_to_KBandInput_2_mm_read_rsp_width_adapter:in_endofpacket
	wire          ddr_s0_to_kbandinput_2_mm_read_rsp_width_adapter_src_valid;                              // DDR_s0_to_KBandInput_2_mm_read_rsp_width_adapter:out_valid -> rsp_mux_001:sink1_valid
	wire   [85:0] ddr_s0_to_kbandinput_2_mm_read_rsp_width_adapter_src_data;                               // DDR_s0_to_KBandInput_2_mm_read_rsp_width_adapter:out_data -> rsp_mux_001:sink1_data
	wire          ddr_s0_to_kbandinput_2_mm_read_rsp_width_adapter_src_ready;                              // rsp_mux_001:sink1_ready -> DDR_s0_to_KBandInput_2_mm_read_rsp_width_adapter:out_ready
	wire   [10:0] ddr_s0_to_kbandinput_2_mm_read_rsp_width_adapter_src_channel;                            // DDR_s0_to_KBandInput_2_mm_read_rsp_width_adapter:out_channel -> rsp_mux_001:sink1_channel
	wire          ddr_s0_to_kbandinput_2_mm_read_rsp_width_adapter_src_startofpacket;                      // DDR_s0_to_KBandInput_2_mm_read_rsp_width_adapter:out_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire          ddr_s0_to_kbandinput_2_mm_read_rsp_width_adapter_src_endofpacket;                        // DDR_s0_to_KBandInput_2_mm_read_rsp_width_adapter:out_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire          rsp_demux_009_src1_valid;                                                                // rsp_demux_009:src1_valid -> DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter:in_valid
	wire  [220:0] rsp_demux_009_src1_data;                                                                 // rsp_demux_009:src1_data -> DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter:in_data
	wire          rsp_demux_009_src1_ready;                                                                // DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter:in_ready -> rsp_demux_009:src1_ready
	wire   [10:0] rsp_demux_009_src1_channel;                                                              // rsp_demux_009:src1_channel -> DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter:in_channel
	wire          rsp_demux_009_src1_startofpacket;                                                        // rsp_demux_009:src1_startofpacket -> DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_009_src1_endofpacket;                                                          // rsp_demux_009:src1_endofpacket -> DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter:in_endofpacket
	wire          ddr_s0_to_kbandinput_1_mm_read_rsp_width_adapter_src_valid;                              // DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter:out_valid -> rsp_mux_002:sink1_valid
	wire   [85:0] ddr_s0_to_kbandinput_1_mm_read_rsp_width_adapter_src_data;                               // DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter:out_data -> rsp_mux_002:sink1_data
	wire          ddr_s0_to_kbandinput_1_mm_read_rsp_width_adapter_src_ready;                              // rsp_mux_002:sink1_ready -> DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter:out_ready
	wire   [10:0] ddr_s0_to_kbandinput_1_mm_read_rsp_width_adapter_src_channel;                            // DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter:out_channel -> rsp_mux_002:sink1_channel
	wire          ddr_s0_to_kbandinput_1_mm_read_rsp_width_adapter_src_startofpacket;                      // DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter:out_startofpacket -> rsp_mux_002:sink1_startofpacket
	wire          ddr_s0_to_kbandinput_1_mm_read_rsp_width_adapter_src_endofpacket;                        // DDR_s0_to_KBandInput_1_mm_read_rsp_width_adapter:out_endofpacket -> rsp_mux_002:sink1_endofpacket
	wire          rsp_demux_010_src1_valid;                                                                // rsp_demux_010:src1_valid -> onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter:in_valid
	wire  [220:0] rsp_demux_010_src1_data;                                                                 // rsp_demux_010:src1_data -> onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter:in_data
	wire          rsp_demux_010_src1_ready;                                                                // onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter:in_ready -> rsp_demux_010:src1_ready
	wire   [10:0] rsp_demux_010_src1_channel;                                                              // rsp_demux_010:src1_channel -> onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter:in_channel
	wire          rsp_demux_010_src1_startofpacket;                                                        // rsp_demux_010:src1_startofpacket -> onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_010_src1_endofpacket;                                                          // rsp_demux_010:src1_endofpacket -> onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter:in_endofpacket
	wire          onchip_mem_fpga_slave_s1_to_mm_bridge_fpga_slave_m0_rsp_width_adapter_src_valid;         // onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter:out_valid -> rsp_mux_004:sink0_valid
	wire  [148:0] onchip_mem_fpga_slave_s1_to_mm_bridge_fpga_slave_m0_rsp_width_adapter_src_data;          // onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter:out_data -> rsp_mux_004:sink0_data
	wire          onchip_mem_fpga_slave_s1_to_mm_bridge_fpga_slave_m0_rsp_width_adapter_src_ready;         // rsp_mux_004:sink0_ready -> onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter:out_ready
	wire   [10:0] onchip_mem_fpga_slave_s1_to_mm_bridge_fpga_slave_m0_rsp_width_adapter_src_channel;       // onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter:out_channel -> rsp_mux_004:sink0_channel
	wire          onchip_mem_fpga_slave_s1_to_mm_bridge_fpga_slave_m0_rsp_width_adapter_src_startofpacket; // onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter:out_startofpacket -> rsp_mux_004:sink0_startofpacket
	wire          onchip_mem_fpga_slave_s1_to_mm_bridge_fpga_slave_m0_rsp_width_adapter_src_endofpacket;   // onchip_mem_FPGA_Slave_s1_to_mm_bridge_FPGA_Slave_m0_rsp_width_adapter:out_endofpacket -> rsp_mux_004:sink0_endofpacket
	wire   [10:0] mm_bridge_lw_m0_limiter_cmd_valid_data;                                                  // mm_bridge_LW_m0_limiter:cmd_src_valid -> cmd_demux:sink_valid
	wire   [10:0] kbandinput_2_mm_read_limiter_cmd_valid_data;                                             // KBandInput_2_mm_read_limiter:cmd_src_valid -> cmd_demux_001:sink_valid
	wire   [10:0] kbandinput_1_mm_read_limiter_cmd_valid_data;                                             // KBandInput_1_mm_read_limiter:cmd_src_valid -> cmd_demux_002:sink_valid
	wire          kbandoutput_csr_agent_rdata_fifo_src_valid;                                              // KBandOutput_csr_agent:rdata_fifo_src_valid -> avalon_st_adapter:in_0_valid
	wire   [33:0] kbandoutput_csr_agent_rdata_fifo_src_data;                                               // KBandOutput_csr_agent:rdata_fifo_src_data -> avalon_st_adapter:in_0_data
	wire          kbandoutput_csr_agent_rdata_fifo_src_ready;                                              // avalon_st_adapter:in_0_ready -> KBandOutput_csr_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_out_0_valid;                                                           // avalon_st_adapter:out_0_valid -> KBandOutput_csr_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_out_0_data;                                                            // avalon_st_adapter:out_0_data -> KBandOutput_csr_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_out_0_ready;                                                           // KBandOutput_csr_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire    [0:0] avalon_st_adapter_out_0_error;                                                           // avalon_st_adapter:out_0_error -> KBandOutput_csr_agent:rdata_fifo_sink_error
	wire          kbandinput_1_csr_agent_rdata_fifo_src_valid;                                             // KBandInput_1_csr_agent:rdata_fifo_src_valid -> avalon_st_adapter_001:in_0_valid
	wire   [33:0] kbandinput_1_csr_agent_rdata_fifo_src_data;                                              // KBandInput_1_csr_agent:rdata_fifo_src_data -> avalon_st_adapter_001:in_0_data
	wire          kbandinput_1_csr_agent_rdata_fifo_src_ready;                                             // avalon_st_adapter_001:in_0_ready -> KBandInput_1_csr_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_001_out_0_valid;                                                       // avalon_st_adapter_001:out_0_valid -> KBandInput_1_csr_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_001_out_0_data;                                                        // avalon_st_adapter_001:out_0_data -> KBandInput_1_csr_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_001_out_0_ready;                                                       // KBandInput_1_csr_agent:rdata_fifo_sink_ready -> avalon_st_adapter_001:out_0_ready
	wire    [0:0] avalon_st_adapter_001_out_0_error;                                                       // avalon_st_adapter_001:out_0_error -> KBandInput_1_csr_agent:rdata_fifo_sink_error
	wire          kbandinput_2_csr_agent_rdata_fifo_src_valid;                                             // KBandInput_2_csr_agent:rdata_fifo_src_valid -> avalon_st_adapter_002:in_0_valid
	wire   [33:0] kbandinput_2_csr_agent_rdata_fifo_src_data;                                              // KBandInput_2_csr_agent:rdata_fifo_src_data -> avalon_st_adapter_002:in_0_data
	wire          kbandinput_2_csr_agent_rdata_fifo_src_ready;                                             // avalon_st_adapter_002:in_0_ready -> KBandInput_2_csr_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_002_out_0_valid;                                                       // avalon_st_adapter_002:out_0_valid -> KBandInput_2_csr_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_002_out_0_data;                                                        // avalon_st_adapter_002:out_0_data -> KBandInput_2_csr_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_002_out_0_ready;                                                       // KBandInput_2_csr_agent:rdata_fifo_sink_ready -> avalon_st_adapter_002:out_0_ready
	wire    [0:0] avalon_st_adapter_002_out_0_error;                                                       // avalon_st_adapter_002:out_0_error -> KBandInput_2_csr_agent:rdata_fifo_sink_error
	wire          kbandoutput_descriptor_slave_agent_rdata_fifo_src_valid;                                 // KBandOutput_descriptor_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_003:in_0_valid
	wire  [129:0] kbandoutput_descriptor_slave_agent_rdata_fifo_src_data;                                  // KBandOutput_descriptor_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_003:in_0_data
	wire          kbandoutput_descriptor_slave_agent_rdata_fifo_src_ready;                                 // avalon_st_adapter_003:in_0_ready -> KBandOutput_descriptor_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_003_out_0_valid;                                                       // avalon_st_adapter_003:out_0_valid -> KBandOutput_descriptor_slave_agent:rdata_fifo_sink_valid
	wire  [129:0] avalon_st_adapter_003_out_0_data;                                                        // avalon_st_adapter_003:out_0_data -> KBandOutput_descriptor_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_003_out_0_ready;                                                       // KBandOutput_descriptor_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_003:out_0_ready
	wire    [0:0] avalon_st_adapter_003_out_0_error;                                                       // avalon_st_adapter_003:out_0_error -> KBandOutput_descriptor_slave_agent:rdata_fifo_sink_error
	wire          kbandinput_1_descriptor_slave_agent_rdata_fifo_src_valid;                                // KBandInput_1_descriptor_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_004:in_0_valid
	wire  [129:0] kbandinput_1_descriptor_slave_agent_rdata_fifo_src_data;                                 // KBandInput_1_descriptor_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_004:in_0_data
	wire          kbandinput_1_descriptor_slave_agent_rdata_fifo_src_ready;                                // avalon_st_adapter_004:in_0_ready -> KBandInput_1_descriptor_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_004_out_0_valid;                                                       // avalon_st_adapter_004:out_0_valid -> KBandInput_1_descriptor_slave_agent:rdata_fifo_sink_valid
	wire  [129:0] avalon_st_adapter_004_out_0_data;                                                        // avalon_st_adapter_004:out_0_data -> KBandInput_1_descriptor_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_004_out_0_ready;                                                       // KBandInput_1_descriptor_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_004:out_0_ready
	wire    [0:0] avalon_st_adapter_004_out_0_error;                                                       // avalon_st_adapter_004:out_0_error -> KBandInput_1_descriptor_slave_agent:rdata_fifo_sink_error
	wire          kbandinput_2_descriptor_slave_agent_rdata_fifo_src_valid;                                // KBandInput_2_descriptor_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_005:in_0_valid
	wire  [129:0] kbandinput_2_descriptor_slave_agent_rdata_fifo_src_data;                                 // KBandInput_2_descriptor_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_005:in_0_data
	wire          kbandinput_2_descriptor_slave_agent_rdata_fifo_src_ready;                                // avalon_st_adapter_005:in_0_ready -> KBandInput_2_descriptor_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_005_out_0_valid;                                                       // avalon_st_adapter_005:out_0_valid -> KBandInput_2_descriptor_slave_agent:rdata_fifo_sink_valid
	wire  [129:0] avalon_st_adapter_005_out_0_data;                                                        // avalon_st_adapter_005:out_0_data -> KBandInput_2_descriptor_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_005_out_0_ready;                                                       // KBandInput_2_descriptor_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_005:out_0_ready
	wire    [0:0] avalon_st_adapter_005_out_0_error;                                                       // avalon_st_adapter_005:out_0_error -> KBandInput_2_descriptor_slave_agent:rdata_fifo_sink_error
	wire          onchip_mem_lw_s1_agent_rdata_fifo_src_valid;                                             // onchip_mem_LW_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_006:in_0_valid
	wire   [33:0] onchip_mem_lw_s1_agent_rdata_fifo_src_data;                                              // onchip_mem_LW_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_006:in_0_data
	wire          onchip_mem_lw_s1_agent_rdata_fifo_src_ready;                                             // avalon_st_adapter_006:in_0_ready -> onchip_mem_LW_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_006_out_0_valid;                                                       // avalon_st_adapter_006:out_0_valid -> onchip_mem_LW_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_006_out_0_data;                                                        // avalon_st_adapter_006:out_0_data -> onchip_mem_LW_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_006_out_0_ready;                                                       // onchip_mem_LW_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_006:out_0_ready
	wire    [0:0] avalon_st_adapter_006_out_0_error;                                                       // avalon_st_adapter_006:out_0_error -> onchip_mem_LW_s1_agent:rdata_fifo_sink_error
	wire          pio_0_s1_agent_rdata_fifo_src_valid;                                                     // pio_0_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_007:in_0_valid
	wire   [33:0] pio_0_s1_agent_rdata_fifo_src_data;                                                      // pio_0_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_007:in_0_data
	wire          pio_0_s1_agent_rdata_fifo_src_ready;                                                     // avalon_st_adapter_007:in_0_ready -> pio_0_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_007_out_0_valid;                                                       // avalon_st_adapter_007:out_0_valid -> pio_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_007_out_0_data;                                                        // avalon_st_adapter_007:out_0_data -> pio_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_007_out_0_ready;                                                       // pio_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_007:out_0_ready
	wire    [0:0] avalon_st_adapter_007_out_0_error;                                                       // avalon_st_adapter_007:out_0_error -> pio_0_s1_agent:rdata_fifo_sink_error
	wire          onchip_mem_lw2_s1_agent_rdata_fifo_src_valid;                                            // onchip_mem_LW2_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_008:in_0_valid
	wire   [33:0] onchip_mem_lw2_s1_agent_rdata_fifo_src_data;                                             // onchip_mem_LW2_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_008:in_0_data
	wire          onchip_mem_lw2_s1_agent_rdata_fifo_src_ready;                                            // avalon_st_adapter_008:in_0_ready -> onchip_mem_LW2_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_008_out_0_valid;                                                       // avalon_st_adapter_008:out_0_valid -> onchip_mem_LW2_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_008_out_0_data;                                                        // avalon_st_adapter_008:out_0_data -> onchip_mem_LW2_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_008_out_0_ready;                                                       // onchip_mem_LW2_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_008:out_0_ready
	wire    [0:0] avalon_st_adapter_008_out_0_error;                                                       // avalon_st_adapter_008:out_0_error -> onchip_mem_LW2_s1_agent:rdata_fifo_sink_error
	wire          ddr_s0_agent_rdata_fifo_src_valid;                                                       // DDR_s0_agent:rdata_fifo_src_valid -> avalon_st_adapter_009:in_0_valid
	wire  [129:0] ddr_s0_agent_rdata_fifo_src_data;                                                        // DDR_s0_agent:rdata_fifo_src_data -> avalon_st_adapter_009:in_0_data
	wire          ddr_s0_agent_rdata_fifo_src_ready;                                                       // avalon_st_adapter_009:in_0_ready -> DDR_s0_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_009_out_0_valid;                                                       // avalon_st_adapter_009:out_0_valid -> DDR_s0_agent:rdata_fifo_sink_valid
	wire  [129:0] avalon_st_adapter_009_out_0_data;                                                        // avalon_st_adapter_009:out_0_data -> DDR_s0_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_009_out_0_ready;                                                       // DDR_s0_agent:rdata_fifo_sink_ready -> avalon_st_adapter_009:out_0_ready
	wire    [0:0] avalon_st_adapter_009_out_0_error;                                                       // avalon_st_adapter_009:out_0_error -> DDR_s0_agent:rdata_fifo_sink_error
	wire          onchip_mem_fpga_slave_s1_agent_rdata_fifo_src_valid;                                     // onchip_mem_FPGA_Slave_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_010:in_0_valid
	wire  [129:0] onchip_mem_fpga_slave_s1_agent_rdata_fifo_src_data;                                      // onchip_mem_FPGA_Slave_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_010:in_0_data
	wire          onchip_mem_fpga_slave_s1_agent_rdata_fifo_src_ready;                                     // avalon_st_adapter_010:in_0_ready -> onchip_mem_FPGA_Slave_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_010_out_0_valid;                                                       // avalon_st_adapter_010:out_0_valid -> onchip_mem_FPGA_Slave_s1_agent:rdata_fifo_sink_valid
	wire  [129:0] avalon_st_adapter_010_out_0_data;                                                        // avalon_st_adapter_010:out_0_data -> onchip_mem_FPGA_Slave_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_010_out_0_ready;                                                       // onchip_mem_FPGA_Slave_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_010:out_0_ready
	wire    [0:0] avalon_st_adapter_010_out_0_error;                                                       // avalon_st_adapter_010:out_0_error -> onchip_mem_FPGA_Slave_s1_agent:rdata_fifo_sink_error

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (17),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (31),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) mm_bridge_lw_m0_translator (
		.clk                    (clk_0_clk_clk),                                                      //                       clk.clk
		.reset                  (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                     //                     reset.reset
		.uav_address            (mm_bridge_lw_m0_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (mm_bridge_lw_m0_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (mm_bridge_lw_m0_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (mm_bridge_lw_m0_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (mm_bridge_lw_m0_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (mm_bridge_lw_m0_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (mm_bridge_lw_m0_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (mm_bridge_lw_m0_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (mm_bridge_lw_m0_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (mm_bridge_lw_m0_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (mm_bridge_lw_m0_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (mm_bridge_LW_m0_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (mm_bridge_LW_m0_waitrequest),                                        //                          .waitrequest
		.av_burstcount          (mm_bridge_LW_m0_burstcount),                                         //                          .burstcount
		.av_byteenable          (mm_bridge_LW_m0_byteenable),                                         //                          .byteenable
		.av_read                (mm_bridge_LW_m0_read),                                               //                          .read
		.av_readdata            (mm_bridge_LW_m0_readdata),                                           //                          .readdata
		.av_readdatavalid       (mm_bridge_LW_m0_readdatavalid),                                      //                          .readdatavalid
		.av_write               (mm_bridge_LW_m0_write),                                              //                          .write
		.av_writedata           (mm_bridge_LW_m0_writedata),                                          //                          .writedata
		.av_debugaccess         (mm_bridge_LW_m0_debugaccess),                                        //                          .debugaccess
		.av_beginbursttransfer  (1'b0),                                                               //               (terminated)
		.av_begintransfer       (1'b0),                                                               //               (terminated)
		.av_chipselect          (1'b0),                                                               //               (terminated)
		.av_lock                (1'b0),                                                               //               (terminated)
		.uav_clken              (),                                                                   //               (terminated)
		.av_clken               (1'b1),                                                               //               (terminated)
		.uav_response           (2'b00),                                                              //               (terminated)
		.av_response            (),                                                                   //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                               //               (terminated)
		.av_writeresponsevalid  ()                                                                    //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (31),
		.AV_DATA_W                   (8),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (1),
		.UAV_ADDRESS_W               (31),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (1),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) kbandinput_2_mm_read_translator (
		.clk                    (clk_0_clk_clk),                                                           //                       clk.clk
		.reset                  (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                          //                     reset.reset
		.uav_address            (kbandinput_2_mm_read_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (kbandinput_2_mm_read_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (kbandinput_2_mm_read_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (kbandinput_2_mm_read_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (kbandinput_2_mm_read_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (kbandinput_2_mm_read_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (kbandinput_2_mm_read_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (kbandinput_2_mm_read_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (kbandinput_2_mm_read_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (kbandinput_2_mm_read_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (kbandinput_2_mm_read_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (KBandInput_2_mm_read_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (KBandInput_2_mm_read_waitrequest),                                        //                          .waitrequest
		.av_read                (KBandInput_2_mm_read_read),                                               //                          .read
		.av_readdata            (KBandInput_2_mm_read_readdata),                                           //                          .readdata
		.av_readdatavalid       (KBandInput_2_mm_read_readdatavalid),                                      //                          .readdatavalid
		.av_burstcount          (1'b1),                                                                    //               (terminated)
		.av_byteenable          (1'b1),                                                                    //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                    //               (terminated)
		.av_begintransfer       (1'b0),                                                                    //               (terminated)
		.av_chipselect          (1'b0),                                                                    //               (terminated)
		.av_write               (1'b0),                                                                    //               (terminated)
		.av_writedata           (8'b00000000),                                                             //               (terminated)
		.av_lock                (1'b0),                                                                    //               (terminated)
		.av_debugaccess         (1'b0),                                                                    //               (terminated)
		.uav_clken              (),                                                                        //               (terminated)
		.av_clken               (1'b1),                                                                    //               (terminated)
		.uav_response           (2'b00),                                                                   //               (terminated)
		.av_response            (),                                                                        //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                    //               (terminated)
		.av_writeresponsevalid  ()                                                                         //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (31),
		.AV_DATA_W                   (8),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (1),
		.UAV_ADDRESS_W               (31),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (1),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) kbandinput_1_mm_read_translator (
		.clk                    (clk_0_clk_clk),                                                           //                       clk.clk
		.reset                  (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                          //                     reset.reset
		.uav_address            (kbandinput_1_mm_read_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (kbandinput_1_mm_read_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (kbandinput_1_mm_read_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (kbandinput_1_mm_read_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (kbandinput_1_mm_read_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (kbandinput_1_mm_read_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (kbandinput_1_mm_read_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (kbandinput_1_mm_read_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (kbandinput_1_mm_read_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (kbandinput_1_mm_read_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (kbandinput_1_mm_read_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (KBandInput_1_mm_read_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (KBandInput_1_mm_read_waitrequest),                                        //                          .waitrequest
		.av_read                (KBandInput_1_mm_read_read),                                               //                          .read
		.av_readdata            (KBandInput_1_mm_read_readdata),                                           //                          .readdata
		.av_readdatavalid       (KBandInput_1_mm_read_readdatavalid),                                      //                          .readdatavalid
		.av_burstcount          (1'b1),                                                                    //               (terminated)
		.av_byteenable          (1'b1),                                                                    //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                    //               (terminated)
		.av_begintransfer       (1'b0),                                                                    //               (terminated)
		.av_chipselect          (1'b0),                                                                    //               (terminated)
		.av_write               (1'b0),                                                                    //               (terminated)
		.av_writedata           (8'b00000000),                                                             //               (terminated)
		.av_lock                (1'b0),                                                                    //               (terminated)
		.av_debugaccess         (1'b0),                                                                    //               (terminated)
		.uav_clken              (),                                                                        //               (terminated)
		.av_clken               (1'b1),                                                                    //               (terminated)
		.uav_response           (2'b00),                                                                   //               (terminated)
		.av_response            (),                                                                        //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                    //               (terminated)
		.av_writeresponsevalid  ()                                                                         //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (31),
		.AV_DATA_W                   (128),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (16),
		.UAV_ADDRESS_W               (31),
		.UAV_BURSTCOUNT_W            (5),
		.USE_READ                    (0),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (16),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) kbandoutput_mm_write_translator (
		.clk                    (clk_0_clk_clk),                                                           //                       clk.clk
		.reset                  (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                          //                     reset.reset
		.uav_address            (kbandoutput_mm_write_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (kbandoutput_mm_write_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (kbandoutput_mm_write_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (kbandoutput_mm_write_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (kbandoutput_mm_write_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (kbandoutput_mm_write_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (kbandoutput_mm_write_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (kbandoutput_mm_write_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (kbandoutput_mm_write_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (kbandoutput_mm_write_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (kbandoutput_mm_write_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (KBandOutput_mm_write_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (KBandOutput_mm_write_waitrequest),                                        //                          .waitrequest
		.av_byteenable          (KBandOutput_mm_write_byteenable),                                         //                          .byteenable
		.av_write               (KBandOutput_mm_write_write),                                              //                          .write
		.av_writedata           (KBandOutput_mm_write_writedata),                                          //                          .writedata
		.av_burstcount          (1'b1),                                                                    //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                    //               (terminated)
		.av_begintransfer       (1'b0),                                                                    //               (terminated)
		.av_chipselect          (1'b0),                                                                    //               (terminated)
		.av_read                (1'b0),                                                                    //               (terminated)
		.av_readdata            (),                                                                        //               (terminated)
		.av_readdatavalid       (),                                                                        //               (terminated)
		.av_lock                (1'b0),                                                                    //               (terminated)
		.av_debugaccess         (1'b0),                                                                    //               (terminated)
		.uav_clken              (),                                                                        //               (terminated)
		.av_clken               (1'b1),                                                                    //               (terminated)
		.uav_response           (2'b00),                                                                   //               (terminated)
		.av_response            (),                                                                        //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                    //               (terminated)
		.av_writeresponsevalid  ()                                                                         //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (18),
		.AV_DATA_W                   (64),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (8),
		.UAV_ADDRESS_W               (31),
		.UAV_BURSTCOUNT_W            (4),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (8),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) mm_bridge_fpga_slave_m0_translator (
		.clk                    (clk_0_clk_clk),                                                              //                       clk.clk
		.reset                  (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                             //                     reset.reset
		.uav_address            (mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (mm_bridge_FPGA_Slave_m0_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (mm_bridge_FPGA_Slave_m0_waitrequest),                                        //                          .waitrequest
		.av_burstcount          (mm_bridge_FPGA_Slave_m0_burstcount),                                         //                          .burstcount
		.av_byteenable          (mm_bridge_FPGA_Slave_m0_byteenable),                                         //                          .byteenable
		.av_read                (mm_bridge_FPGA_Slave_m0_read),                                               //                          .read
		.av_readdata            (mm_bridge_FPGA_Slave_m0_readdata),                                           //                          .readdata
		.av_readdatavalid       (mm_bridge_FPGA_Slave_m0_readdatavalid),                                      //                          .readdatavalid
		.av_write               (mm_bridge_FPGA_Slave_m0_write),                                              //                          .write
		.av_writedata           (mm_bridge_FPGA_Slave_m0_writedata),                                          //                          .writedata
		.av_debugaccess         (mm_bridge_FPGA_Slave_m0_debugaccess),                                        //                          .debugaccess
		.av_beginbursttransfer  (1'b0),                                                                       //               (terminated)
		.av_begintransfer       (1'b0),                                                                       //               (terminated)
		.av_chipselect          (1'b0),                                                                       //               (terminated)
		.av_lock                (1'b0),                                                                       //               (terminated)
		.uav_clken              (),                                                                           //               (terminated)
		.av_clken               (1'b1),                                                                       //               (terminated)
		.uav_response           (2'b00),                                                                      //               (terminated)
		.av_response            (),                                                                           //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                       //               (terminated)
		.av_writeresponsevalid  ()                                                                            //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (31),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) kbandoutput_csr_translator (
		.clk                    (clk_0_clk_clk),                                  //                      clk.clk
		.reset                  (mm_bridge_LW_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (kbandoutput_csr_agent_m0_address),               // avalon_universal_slave_0.address
		.uav_burstcount         (kbandoutput_csr_agent_m0_burstcount),            //                         .burstcount
		.uav_read               (kbandoutput_csr_agent_m0_read),                  //                         .read
		.uav_write              (kbandoutput_csr_agent_m0_write),                 //                         .write
		.uav_waitrequest        (kbandoutput_csr_agent_m0_waitrequest),           //                         .waitrequest
		.uav_readdatavalid      (kbandoutput_csr_agent_m0_readdatavalid),         //                         .readdatavalid
		.uav_byteenable         (kbandoutput_csr_agent_m0_byteenable),            //                         .byteenable
		.uav_readdata           (kbandoutput_csr_agent_m0_readdata),              //                         .readdata
		.uav_writedata          (kbandoutput_csr_agent_m0_writedata),             //                         .writedata
		.uav_lock               (kbandoutput_csr_agent_m0_lock),                  //                         .lock
		.uav_debugaccess        (kbandoutput_csr_agent_m0_debugaccess),           //                         .debugaccess
		.av_address             (KBandOutput_csr_address),                        //      avalon_anti_slave_0.address
		.av_write               (KBandOutput_csr_write),                          //                         .write
		.av_read                (KBandOutput_csr_read),                           //                         .read
		.av_readdata            (KBandOutput_csr_readdata),                       //                         .readdata
		.av_writedata           (KBandOutput_csr_writedata),                      //                         .writedata
		.av_byteenable          (KBandOutput_csr_byteenable),                     //                         .byteenable
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.av_chipselect          (),                                               //              (terminated)
		.av_clken               (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (31),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) kbandinput_1_csr_translator (
		.clk                    (clk_0_clk_clk),                                  //                      clk.clk
		.reset                  (mm_bridge_LW_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (kbandinput_1_csr_agent_m0_address),              // avalon_universal_slave_0.address
		.uav_burstcount         (kbandinput_1_csr_agent_m0_burstcount),           //                         .burstcount
		.uav_read               (kbandinput_1_csr_agent_m0_read),                 //                         .read
		.uav_write              (kbandinput_1_csr_agent_m0_write),                //                         .write
		.uav_waitrequest        (kbandinput_1_csr_agent_m0_waitrequest),          //                         .waitrequest
		.uav_readdatavalid      (kbandinput_1_csr_agent_m0_readdatavalid),        //                         .readdatavalid
		.uav_byteenable         (kbandinput_1_csr_agent_m0_byteenable),           //                         .byteenable
		.uav_readdata           (kbandinput_1_csr_agent_m0_readdata),             //                         .readdata
		.uav_writedata          (kbandinput_1_csr_agent_m0_writedata),            //                         .writedata
		.uav_lock               (kbandinput_1_csr_agent_m0_lock),                 //                         .lock
		.uav_debugaccess        (kbandinput_1_csr_agent_m0_debugaccess),          //                         .debugaccess
		.av_address             (KBandInput_1_csr_address),                       //      avalon_anti_slave_0.address
		.av_write               (KBandInput_1_csr_write),                         //                         .write
		.av_read                (KBandInput_1_csr_read),                          //                         .read
		.av_readdata            (KBandInput_1_csr_readdata),                      //                         .readdata
		.av_writedata           (KBandInput_1_csr_writedata),                     //                         .writedata
		.av_byteenable          (KBandInput_1_csr_byteenable),                    //                         .byteenable
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.av_chipselect          (),                                               //              (terminated)
		.av_clken               (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (31),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) kbandinput_2_csr_translator (
		.clk                    (clk_0_clk_clk),                                  //                      clk.clk
		.reset                  (mm_bridge_LW_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (kbandinput_2_csr_agent_m0_address),              // avalon_universal_slave_0.address
		.uav_burstcount         (kbandinput_2_csr_agent_m0_burstcount),           //                         .burstcount
		.uav_read               (kbandinput_2_csr_agent_m0_read),                 //                         .read
		.uav_write              (kbandinput_2_csr_agent_m0_write),                //                         .write
		.uav_waitrequest        (kbandinput_2_csr_agent_m0_waitrequest),          //                         .waitrequest
		.uav_readdatavalid      (kbandinput_2_csr_agent_m0_readdatavalid),        //                         .readdatavalid
		.uav_byteenable         (kbandinput_2_csr_agent_m0_byteenable),           //                         .byteenable
		.uav_readdata           (kbandinput_2_csr_agent_m0_readdata),             //                         .readdata
		.uav_writedata          (kbandinput_2_csr_agent_m0_writedata),            //                         .writedata
		.uav_lock               (kbandinput_2_csr_agent_m0_lock),                 //                         .lock
		.uav_debugaccess        (kbandinput_2_csr_agent_m0_debugaccess),          //                         .debugaccess
		.av_address             (KBandInput_2_csr_address),                       //      avalon_anti_slave_0.address
		.av_write               (KBandInput_2_csr_write),                         //                         .write
		.av_read                (KBandInput_2_csr_read),                          //                         .read
		.av_readdata            (KBandInput_2_csr_readdata),                      //                         .readdata
		.av_writedata           (KBandInput_2_csr_writedata),                     //                         .writedata
		.av_byteenable          (KBandInput_2_csr_byteenable),                    //                         .byteenable
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.av_chipselect          (),                                               //              (terminated)
		.av_clken               (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (128),
		.UAV_DATA_W                     (128),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (16),
		.UAV_BYTEENABLE_W               (16),
		.UAV_ADDRESS_W                  (31),
		.UAV_BURSTCOUNT_W               (5),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (16),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) kbandoutput_descriptor_slave_translator (
		.clk                    (clk_0_clk_clk),                                                                                                                         //                      clk.clk
		.reset                  (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                                                                                        //                    reset.reset
		.uav_address            (kbandoutput_descriptor_slave_agent_m0_address),                                                                                         // avalon_universal_slave_0.address
		.uav_burstcount         (kbandoutput_descriptor_slave_agent_m0_burstcount),                                                                                      //                         .burstcount
		.uav_read               (kbandoutput_descriptor_slave_agent_m0_read),                                                                                            //                         .read
		.uav_write              (kbandoutput_descriptor_slave_agent_m0_write),                                                                                           //                         .write
		.uav_waitrequest        (kbandoutput_descriptor_slave_agent_m0_waitrequest),                                                                                     //                         .waitrequest
		.uav_readdatavalid      (kbandoutput_descriptor_slave_agent_m0_readdatavalid),                                                                                   //                         .readdatavalid
		.uav_byteenable         (kbandoutput_descriptor_slave_agent_m0_byteenable),                                                                                      //                         .byteenable
		.uav_readdata           (kbandoutput_descriptor_slave_agent_m0_readdata),                                                                                        //                         .readdata
		.uav_writedata          (kbandoutput_descriptor_slave_agent_m0_writedata),                                                                                       //                         .writedata
		.uav_lock               (kbandoutput_descriptor_slave_agent_m0_lock),                                                                                            //                         .lock
		.uav_debugaccess        (kbandoutput_descriptor_slave_agent_m0_debugaccess),                                                                                     //                         .debugaccess
		.av_write               (KBandOutput_descriptor_slave_write),                                                                                                    //      avalon_anti_slave_0.write
		.av_writedata           (KBandOutput_descriptor_slave_writedata),                                                                                                //                         .writedata
		.av_byteenable          (KBandOutput_descriptor_slave_byteenable),                                                                                               //                         .byteenable
		.av_waitrequest         (KBandOutput_descriptor_slave_waitrequest),                                                                                              //                         .waitrequest
		.av_address             (),                                                                                                                                      //              (terminated)
		.av_read                (),                                                                                                                                      //              (terminated)
		.av_readdata            (128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011110101011011101111010101101), //              (terminated)
		.av_begintransfer       (),                                                                                                                                      //              (terminated)
		.av_beginbursttransfer  (),                                                                                                                                      //              (terminated)
		.av_burstcount          (),                                                                                                                                      //              (terminated)
		.av_readdatavalid       (1'b0),                                                                                                                                  //              (terminated)
		.av_writebyteenable     (),                                                                                                                                      //              (terminated)
		.av_lock                (),                                                                                                                                      //              (terminated)
		.av_chipselect          (),                                                                                                                                      //              (terminated)
		.av_clken               (),                                                                                                                                      //              (terminated)
		.uav_clken              (1'b0),                                                                                                                                  //              (terminated)
		.av_debugaccess         (),                                                                                                                                      //              (terminated)
		.av_outputenable        (),                                                                                                                                      //              (terminated)
		.uav_response           (),                                                                                                                                      //              (terminated)
		.av_response            (2'b00),                                                                                                                                 //              (terminated)
		.uav_writeresponsevalid (),                                                                                                                                      //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                                                                                                   //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (128),
		.UAV_DATA_W                     (128),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (16),
		.UAV_BYTEENABLE_W               (16),
		.UAV_ADDRESS_W                  (31),
		.UAV_BURSTCOUNT_W               (5),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (16),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) kbandinput_1_descriptor_slave_translator (
		.clk                    (clk_0_clk_clk),                                                                                                                         //                      clk.clk
		.reset                  (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                                                                                        //                    reset.reset
		.uav_address            (kbandinput_1_descriptor_slave_agent_m0_address),                                                                                        // avalon_universal_slave_0.address
		.uav_burstcount         (kbandinput_1_descriptor_slave_agent_m0_burstcount),                                                                                     //                         .burstcount
		.uav_read               (kbandinput_1_descriptor_slave_agent_m0_read),                                                                                           //                         .read
		.uav_write              (kbandinput_1_descriptor_slave_agent_m0_write),                                                                                          //                         .write
		.uav_waitrequest        (kbandinput_1_descriptor_slave_agent_m0_waitrequest),                                                                                    //                         .waitrequest
		.uav_readdatavalid      (kbandinput_1_descriptor_slave_agent_m0_readdatavalid),                                                                                  //                         .readdatavalid
		.uav_byteenable         (kbandinput_1_descriptor_slave_agent_m0_byteenable),                                                                                     //                         .byteenable
		.uav_readdata           (kbandinput_1_descriptor_slave_agent_m0_readdata),                                                                                       //                         .readdata
		.uav_writedata          (kbandinput_1_descriptor_slave_agent_m0_writedata),                                                                                      //                         .writedata
		.uav_lock               (kbandinput_1_descriptor_slave_agent_m0_lock),                                                                                           //                         .lock
		.uav_debugaccess        (kbandinput_1_descriptor_slave_agent_m0_debugaccess),                                                                                    //                         .debugaccess
		.av_write               (KBandInput_1_descriptor_slave_write),                                                                                                   //      avalon_anti_slave_0.write
		.av_writedata           (KBandInput_1_descriptor_slave_writedata),                                                                                               //                         .writedata
		.av_byteenable          (KBandInput_1_descriptor_slave_byteenable),                                                                                              //                         .byteenable
		.av_waitrequest         (KBandInput_1_descriptor_slave_waitrequest),                                                                                             //                         .waitrequest
		.av_address             (),                                                                                                                                      //              (terminated)
		.av_read                (),                                                                                                                                      //              (terminated)
		.av_readdata            (128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011110101011011101111010101101), //              (terminated)
		.av_begintransfer       (),                                                                                                                                      //              (terminated)
		.av_beginbursttransfer  (),                                                                                                                                      //              (terminated)
		.av_burstcount          (),                                                                                                                                      //              (terminated)
		.av_readdatavalid       (1'b0),                                                                                                                                  //              (terminated)
		.av_writebyteenable     (),                                                                                                                                      //              (terminated)
		.av_lock                (),                                                                                                                                      //              (terminated)
		.av_chipselect          (),                                                                                                                                      //              (terminated)
		.av_clken               (),                                                                                                                                      //              (terminated)
		.uav_clken              (1'b0),                                                                                                                                  //              (terminated)
		.av_debugaccess         (),                                                                                                                                      //              (terminated)
		.av_outputenable        (),                                                                                                                                      //              (terminated)
		.uav_response           (),                                                                                                                                      //              (terminated)
		.av_response            (2'b00),                                                                                                                                 //              (terminated)
		.uav_writeresponsevalid (),                                                                                                                                      //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                                                                                                   //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (128),
		.UAV_DATA_W                     (128),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (16),
		.UAV_BYTEENABLE_W               (16),
		.UAV_ADDRESS_W                  (31),
		.UAV_BURSTCOUNT_W               (5),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (16),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) kbandinput_2_descriptor_slave_translator (
		.clk                    (clk_0_clk_clk),                                                                                                                         //                      clk.clk
		.reset                  (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                                                                                        //                    reset.reset
		.uav_address            (kbandinput_2_descriptor_slave_agent_m0_address),                                                                                        // avalon_universal_slave_0.address
		.uav_burstcount         (kbandinput_2_descriptor_slave_agent_m0_burstcount),                                                                                     //                         .burstcount
		.uav_read               (kbandinput_2_descriptor_slave_agent_m0_read),                                                                                           //                         .read
		.uav_write              (kbandinput_2_descriptor_slave_agent_m0_write),                                                                                          //                         .write
		.uav_waitrequest        (kbandinput_2_descriptor_slave_agent_m0_waitrequest),                                                                                    //                         .waitrequest
		.uav_readdatavalid      (kbandinput_2_descriptor_slave_agent_m0_readdatavalid),                                                                                  //                         .readdatavalid
		.uav_byteenable         (kbandinput_2_descriptor_slave_agent_m0_byteenable),                                                                                     //                         .byteenable
		.uav_readdata           (kbandinput_2_descriptor_slave_agent_m0_readdata),                                                                                       //                         .readdata
		.uav_writedata          (kbandinput_2_descriptor_slave_agent_m0_writedata),                                                                                      //                         .writedata
		.uav_lock               (kbandinput_2_descriptor_slave_agent_m0_lock),                                                                                           //                         .lock
		.uav_debugaccess        (kbandinput_2_descriptor_slave_agent_m0_debugaccess),                                                                                    //                         .debugaccess
		.av_write               (KBandInput_2_descriptor_slave_write),                                                                                                   //      avalon_anti_slave_0.write
		.av_writedata           (KBandInput_2_descriptor_slave_writedata),                                                                                               //                         .writedata
		.av_byteenable          (KBandInput_2_descriptor_slave_byteenable),                                                                                              //                         .byteenable
		.av_waitrequest         (KBandInput_2_descriptor_slave_waitrequest),                                                                                             //                         .waitrequest
		.av_address             (),                                                                                                                                      //              (terminated)
		.av_read                (),                                                                                                                                      //              (terminated)
		.av_readdata            (128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011110101011011101111010101101), //              (terminated)
		.av_begintransfer       (),                                                                                                                                      //              (terminated)
		.av_beginbursttransfer  (),                                                                                                                                      //              (terminated)
		.av_burstcount          (),                                                                                                                                      //              (terminated)
		.av_readdatavalid       (1'b0),                                                                                                                                  //              (terminated)
		.av_writebyteenable     (),                                                                                                                                      //              (terminated)
		.av_lock                (),                                                                                                                                      //              (terminated)
		.av_chipselect          (),                                                                                                                                      //              (terminated)
		.av_clken               (),                                                                                                                                      //              (terminated)
		.uav_clken              (1'b0),                                                                                                                                  //              (terminated)
		.av_debugaccess         (),                                                                                                                                      //              (terminated)
		.av_outputenable        (),                                                                                                                                      //              (terminated)
		.uav_response           (),                                                                                                                                      //              (terminated)
		.av_response            (2'b00),                                                                                                                                 //              (terminated)
		.uav_writeresponsevalid (),                                                                                                                                      //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                                                                                                   //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (13),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (31),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) onchip_mem_lw_s1_translator (
		.clk                    (clk_0_clk_clk),                                  //                      clk.clk
		.reset                  (mm_bridge_LW_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (onchip_mem_lw_s1_agent_m0_address),              // avalon_universal_slave_0.address
		.uav_burstcount         (onchip_mem_lw_s1_agent_m0_burstcount),           //                         .burstcount
		.uav_read               (onchip_mem_lw_s1_agent_m0_read),                 //                         .read
		.uav_write              (onchip_mem_lw_s1_agent_m0_write),                //                         .write
		.uav_waitrequest        (onchip_mem_lw_s1_agent_m0_waitrequest),          //                         .waitrequest
		.uav_readdatavalid      (onchip_mem_lw_s1_agent_m0_readdatavalid),        //                         .readdatavalid
		.uav_byteenable         (onchip_mem_lw_s1_agent_m0_byteenable),           //                         .byteenable
		.uav_readdata           (onchip_mem_lw_s1_agent_m0_readdata),             //                         .readdata
		.uav_writedata          (onchip_mem_lw_s1_agent_m0_writedata),            //                         .writedata
		.uav_lock               (onchip_mem_lw_s1_agent_m0_lock),                 //                         .lock
		.uav_debugaccess        (onchip_mem_lw_s1_agent_m0_debugaccess),          //                         .debugaccess
		.av_address             (onchip_mem_LW_s1_address),                       //      avalon_anti_slave_0.address
		.av_write               (onchip_mem_LW_s1_write),                         //                         .write
		.av_readdata            (onchip_mem_LW_s1_readdata),                      //                         .readdata
		.av_writedata           (onchip_mem_LW_s1_writedata),                     //                         .writedata
		.av_byteenable          (onchip_mem_LW_s1_byteenable),                    //                         .byteenable
		.av_chipselect          (onchip_mem_LW_s1_chipselect),                    //                         .chipselect
		.av_clken               (onchip_mem_LW_s1_clken),                         //                         .clken
		.av_read                (),                                               //              (terminated)
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (31),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pio_0_s1_translator (
		.clk                    (clk_0_clk_clk),                                  //                      clk.clk
		.reset                  (mm_bridge_LW_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (pio_0_s1_agent_m0_address),                      // avalon_universal_slave_0.address
		.uav_burstcount         (pio_0_s1_agent_m0_burstcount),                   //                         .burstcount
		.uav_read               (pio_0_s1_agent_m0_read),                         //                         .read
		.uav_write              (pio_0_s1_agent_m0_write),                        //                         .write
		.uav_waitrequest        (pio_0_s1_agent_m0_waitrequest),                  //                         .waitrequest
		.uav_readdatavalid      (pio_0_s1_agent_m0_readdatavalid),                //                         .readdatavalid
		.uav_byteenable         (pio_0_s1_agent_m0_byteenable),                   //                         .byteenable
		.uav_readdata           (pio_0_s1_agent_m0_readdata),                     //                         .readdata
		.uav_writedata          (pio_0_s1_agent_m0_writedata),                    //                         .writedata
		.uav_lock               (pio_0_s1_agent_m0_lock),                         //                         .lock
		.uav_debugaccess        (pio_0_s1_agent_m0_debugaccess),                  //                         .debugaccess
		.av_address             (pio_0_s1_address),                               //      avalon_anti_slave_0.address
		.av_write               (pio_0_s1_write),                                 //                         .write
		.av_readdata            (pio_0_s1_readdata),                              //                         .readdata
		.av_writedata           (pio_0_s1_writedata),                             //                         .writedata
		.av_chipselect          (pio_0_s1_chipselect),                            //                         .chipselect
		.av_read                (),                                               //              (terminated)
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_byteenable          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.av_clken               (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (13),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (31),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) onchip_mem_lw2_s1_translator (
		.clk                    (clk_0_clk_clk),                                  //                      clk.clk
		.reset                  (mm_bridge_LW_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (onchip_mem_lw2_s1_agent_m0_address),             // avalon_universal_slave_0.address
		.uav_burstcount         (onchip_mem_lw2_s1_agent_m0_burstcount),          //                         .burstcount
		.uav_read               (onchip_mem_lw2_s1_agent_m0_read),                //                         .read
		.uav_write              (onchip_mem_lw2_s1_agent_m0_write),               //                         .write
		.uav_waitrequest        (onchip_mem_lw2_s1_agent_m0_waitrequest),         //                         .waitrequest
		.uav_readdatavalid      (onchip_mem_lw2_s1_agent_m0_readdatavalid),       //                         .readdatavalid
		.uav_byteenable         (onchip_mem_lw2_s1_agent_m0_byteenable),          //                         .byteenable
		.uav_readdata           (onchip_mem_lw2_s1_agent_m0_readdata),            //                         .readdata
		.uav_writedata          (onchip_mem_lw2_s1_agent_m0_writedata),           //                         .writedata
		.uav_lock               (onchip_mem_lw2_s1_agent_m0_lock),                //                         .lock
		.uav_debugaccess        (onchip_mem_lw2_s1_agent_m0_debugaccess),         //                         .debugaccess
		.av_address             (onchip_mem_LW2_s1_address),                      //      avalon_anti_slave_0.address
		.av_write               (onchip_mem_LW2_s1_write),                        //                         .write
		.av_readdata            (onchip_mem_LW2_s1_readdata),                     //                         .readdata
		.av_writedata           (onchip_mem_LW2_s1_writedata),                    //                         .writedata
		.av_byteenable          (onchip_mem_LW2_s1_byteenable),                   //                         .byteenable
		.av_chipselect          (onchip_mem_LW2_s1_chipselect),                   //                         .chipselect
		.av_clken               (onchip_mem_LW2_s1_clken),                        //                         .clken
		.av_read                (),                                               //              (terminated)
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (30),
		.AV_DATA_W                      (128),
		.UAV_DATA_W                     (128),
		.AV_BURSTCOUNT_W                (5),
		.AV_BYTEENABLE_W                (16),
		.UAV_BYTEENABLE_W               (16),
		.UAV_ADDRESS_W                  (31),
		.UAV_BURSTCOUNT_W               (9),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (16),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) ddr_s0_translator (
		.clk                    (clk_0_clk_clk),                                  //                      clk.clk
		.reset                  (mm_bridge_LW_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (ddr_s0_agent_m0_address),                        // avalon_universal_slave_0.address
		.uav_burstcount         (ddr_s0_agent_m0_burstcount),                     //                         .burstcount
		.uav_read               (ddr_s0_agent_m0_read),                           //                         .read
		.uav_write              (ddr_s0_agent_m0_write),                          //                         .write
		.uav_waitrequest        (ddr_s0_agent_m0_waitrequest),                    //                         .waitrequest
		.uav_readdatavalid      (ddr_s0_agent_m0_readdatavalid),                  //                         .readdatavalid
		.uav_byteenable         (ddr_s0_agent_m0_byteenable),                     //                         .byteenable
		.uav_readdata           (ddr_s0_agent_m0_readdata),                       //                         .readdata
		.uav_writedata          (ddr_s0_agent_m0_writedata),                      //                         .writedata
		.uav_lock               (ddr_s0_agent_m0_lock),                           //                         .lock
		.uav_debugaccess        (ddr_s0_agent_m0_debugaccess),                    //                         .debugaccess
		.av_address             (DDR_s0_address),                                 //      avalon_anti_slave_0.address
		.av_write               (DDR_s0_write),                                   //                         .write
		.av_read                (DDR_s0_read),                                    //                         .read
		.av_readdata            (DDR_s0_readdata),                                //                         .readdata
		.av_writedata           (DDR_s0_writedata),                               //                         .writedata
		.av_burstcount          (DDR_s0_burstcount),                              //                         .burstcount
		.av_byteenable          (DDR_s0_byteenable),                              //                         .byteenable
		.av_readdatavalid       (DDR_s0_readdatavalid),                           //                         .readdatavalid
		.av_waitrequest         (DDR_s0_waitrequest),                             //                         .waitrequest
		.av_debugaccess         (DDR_s0_debugaccess),                             //                         .debugaccess
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.av_chipselect          (),                                               //              (terminated)
		.av_clken               (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (14),
		.AV_DATA_W                      (128),
		.UAV_DATA_W                     (128),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (16),
		.UAV_BYTEENABLE_W               (16),
		.UAV_ADDRESS_W                  (31),
		.UAV_BURSTCOUNT_W               (5),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (16),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) onchip_mem_fpga_slave_s1_translator (
		.clk                    (clk_0_clk_clk),                                   //                      clk.clk
		.reset                  (mm_bridge_LW_reset_reset_bridge_in_reset_reset),  //                    reset.reset
		.uav_address            (onchip_mem_fpga_slave_s1_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (onchip_mem_fpga_slave_s1_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (onchip_mem_fpga_slave_s1_agent_m0_read),          //                         .read
		.uav_write              (onchip_mem_fpga_slave_s1_agent_m0_write),         //                         .write
		.uav_waitrequest        (onchip_mem_fpga_slave_s1_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (onchip_mem_fpga_slave_s1_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (onchip_mem_fpga_slave_s1_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (onchip_mem_fpga_slave_s1_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (onchip_mem_fpga_slave_s1_agent_m0_writedata),     //                         .writedata
		.uav_lock               (onchip_mem_fpga_slave_s1_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (onchip_mem_fpga_slave_s1_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (onchip_mem_FPGA_Slave_s1_address),                //      avalon_anti_slave_0.address
		.av_write               (onchip_mem_FPGA_Slave_s1_write),                  //                         .write
		.av_readdata            (onchip_mem_FPGA_Slave_s1_readdata),               //                         .readdata
		.av_writedata           (onchip_mem_FPGA_Slave_s1_writedata),              //                         .writedata
		.av_byteenable          (onchip_mem_FPGA_Slave_s1_byteenable),             //                         .byteenable
		.av_chipselect          (onchip_mem_FPGA_Slave_s1_chipselect),             //                         .chipselect
		.av_clken               (onchip_mem_FPGA_Slave_s1_clken),                  //                         .clken
		.av_read                (),                                                //              (terminated)
		.av_begintransfer       (),                                                //              (terminated)
		.av_beginbursttransfer  (),                                                //              (terminated)
		.av_burstcount          (),                                                //              (terminated)
		.av_readdatavalid       (1'b0),                                            //              (terminated)
		.av_waitrequest         (1'b0),                                            //              (terminated)
		.av_writebyteenable     (),                                                //              (terminated)
		.av_lock                (),                                                //              (terminated)
		.uav_clken              (1'b0),                                            //              (terminated)
		.av_debugaccess         (),                                                //              (terminated)
		.av_outputenable        (),                                                //              (terminated)
		.uav_response           (),                                                //              (terminated)
		.av_response            (2'b00),                                           //              (terminated)
		.uav_writeresponsevalid (),                                                //              (terminated)
		.av_writeresponsevalid  (1'b0)                                             //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (112),
		.PKT_ORI_BURST_SIZE_L      (110),
		.PKT_RESPONSE_STATUS_H     (109),
		.PKT_RESPONSE_STATUS_L     (108),
		.PKT_QOS_H                 (91),
		.PKT_QOS_L                 (91),
		.PKT_DATA_SIDEBAND_H       (89),
		.PKT_DATA_SIDEBAND_L       (89),
		.PKT_ADDR_SIDEBAND_H       (88),
		.PKT_ADDR_SIDEBAND_L       (88),
		.PKT_BURST_TYPE_H          (87),
		.PKT_BURST_TYPE_L          (86),
		.PKT_CACHE_H               (107),
		.PKT_CACHE_L               (104),
		.PKT_THREAD_ID_H           (100),
		.PKT_THREAD_ID_L           (100),
		.PKT_BURST_SIZE_H          (85),
		.PKT_BURST_SIZE_L          (83),
		.PKT_TRANS_EXCLUSIVE       (72),
		.PKT_TRANS_LOCK            (71),
		.PKT_BEGIN_BURST           (90),
		.PKT_PROTECTION_H          (103),
		.PKT_PROTECTION_L          (101),
		.PKT_BURSTWRAP_H           (82),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (73),
		.PKT_ADDR_H                (66),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (67),
		.PKT_TRANS_POSTED          (68),
		.PKT_TRANS_WRITE           (69),
		.PKT_TRANS_READ            (70),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (95),
		.PKT_SRC_ID_L              (92),
		.PKT_DEST_ID_H             (99),
		.PKT_DEST_ID_L             (96),
		.ST_DATA_W                 (113),
		.ST_CHANNEL_W              (11),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (4),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) mm_bridge_lw_m0_agent (
		.clk                   (clk_0_clk_clk),                                                      //       clk.clk
		.reset                 (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                     // clk_reset.reset
		.av_address            (mm_bridge_lw_m0_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (mm_bridge_lw_m0_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (mm_bridge_lw_m0_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (mm_bridge_lw_m0_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (mm_bridge_lw_m0_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (mm_bridge_lw_m0_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (mm_bridge_lw_m0_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (mm_bridge_lw_m0_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (mm_bridge_lw_m0_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (mm_bridge_lw_m0_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (mm_bridge_lw_m0_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (mm_bridge_lw_m0_agent_cp_valid),                                     //        cp.valid
		.cp_data               (mm_bridge_lw_m0_agent_cp_data),                                      //          .data
		.cp_startofpacket      (mm_bridge_lw_m0_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (mm_bridge_lw_m0_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (mm_bridge_lw_m0_agent_cp_ready),                                     //          .ready
		.rp_valid              (mm_bridge_lw_m0_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (mm_bridge_lw_m0_limiter_rsp_src_data),                               //          .data
		.rp_channel            (mm_bridge_lw_m0_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (mm_bridge_lw_m0_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (mm_bridge_lw_m0_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (mm_bridge_lw_m0_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                   // (terminated)
		.av_writeresponsevalid ()                                                                    // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (85),
		.PKT_ORI_BURST_SIZE_L      (83),
		.PKT_RESPONSE_STATUS_H     (82),
		.PKT_RESPONSE_STATUS_L     (81),
		.PKT_QOS_H                 (64),
		.PKT_QOS_L                 (64),
		.PKT_DATA_SIDEBAND_H       (62),
		.PKT_DATA_SIDEBAND_L       (62),
		.PKT_ADDR_SIDEBAND_H       (61),
		.PKT_ADDR_SIDEBAND_L       (61),
		.PKT_BURST_TYPE_H          (60),
		.PKT_BURST_TYPE_L          (59),
		.PKT_CACHE_H               (80),
		.PKT_CACHE_L               (77),
		.PKT_THREAD_ID_H           (73),
		.PKT_THREAD_ID_L           (73),
		.PKT_BURST_SIZE_H          (58),
		.PKT_BURST_SIZE_L          (56),
		.PKT_TRANS_EXCLUSIVE       (45),
		.PKT_TRANS_LOCK            (44),
		.PKT_BEGIN_BURST           (63),
		.PKT_PROTECTION_H          (76),
		.PKT_PROTECTION_L          (74),
		.PKT_BURSTWRAP_H           (55),
		.PKT_BURSTWRAP_L           (55),
		.PKT_BYTE_CNT_H            (54),
		.PKT_BYTE_CNT_L            (46),
		.PKT_ADDR_H                (39),
		.PKT_ADDR_L                (9),
		.PKT_TRANS_COMPRESSED_READ (40),
		.PKT_TRANS_POSTED          (41),
		.PKT_TRANS_WRITE           (42),
		.PKT_TRANS_READ            (43),
		.PKT_DATA_H                (7),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_SRC_ID_H              (68),
		.PKT_SRC_ID_L              (65),
		.PKT_DEST_ID_H             (72),
		.PKT_DEST_ID_L             (69),
		.ST_DATA_W                 (86),
		.ST_CHANNEL_W              (11),
		.AV_BURSTCOUNT_W           (1),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (1),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) kbandinput_2_mm_read_agent (
		.clk                   (clk_0_clk_clk),                                                           //       clk.clk
		.reset                 (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                          // clk_reset.reset
		.av_address            (kbandinput_2_mm_read_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (kbandinput_2_mm_read_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (kbandinput_2_mm_read_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (kbandinput_2_mm_read_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (kbandinput_2_mm_read_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (kbandinput_2_mm_read_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (kbandinput_2_mm_read_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (kbandinput_2_mm_read_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (kbandinput_2_mm_read_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (kbandinput_2_mm_read_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (kbandinput_2_mm_read_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (kbandinput_2_mm_read_agent_cp_valid),                                     //        cp.valid
		.cp_data               (kbandinput_2_mm_read_agent_cp_data),                                      //          .data
		.cp_startofpacket      (kbandinput_2_mm_read_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (kbandinput_2_mm_read_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (kbandinput_2_mm_read_agent_cp_ready),                                     //          .ready
		.rp_valid              (kbandinput_2_mm_read_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (kbandinput_2_mm_read_limiter_rsp_src_data),                               //          .data
		.rp_channel            (kbandinput_2_mm_read_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (kbandinput_2_mm_read_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (kbandinput_2_mm_read_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (kbandinput_2_mm_read_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                        // (terminated)
		.av_writeresponsevalid ()                                                                         // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (85),
		.PKT_ORI_BURST_SIZE_L      (83),
		.PKT_RESPONSE_STATUS_H     (82),
		.PKT_RESPONSE_STATUS_L     (81),
		.PKT_QOS_H                 (64),
		.PKT_QOS_L                 (64),
		.PKT_DATA_SIDEBAND_H       (62),
		.PKT_DATA_SIDEBAND_L       (62),
		.PKT_ADDR_SIDEBAND_H       (61),
		.PKT_ADDR_SIDEBAND_L       (61),
		.PKT_BURST_TYPE_H          (60),
		.PKT_BURST_TYPE_L          (59),
		.PKT_CACHE_H               (80),
		.PKT_CACHE_L               (77),
		.PKT_THREAD_ID_H           (73),
		.PKT_THREAD_ID_L           (73),
		.PKT_BURST_SIZE_H          (58),
		.PKT_BURST_SIZE_L          (56),
		.PKT_TRANS_EXCLUSIVE       (45),
		.PKT_TRANS_LOCK            (44),
		.PKT_BEGIN_BURST           (63),
		.PKT_PROTECTION_H          (76),
		.PKT_PROTECTION_L          (74),
		.PKT_BURSTWRAP_H           (55),
		.PKT_BURSTWRAP_L           (55),
		.PKT_BYTE_CNT_H            (54),
		.PKT_BYTE_CNT_L            (46),
		.PKT_ADDR_H                (39),
		.PKT_ADDR_L                (9),
		.PKT_TRANS_COMPRESSED_READ (40),
		.PKT_TRANS_POSTED          (41),
		.PKT_TRANS_WRITE           (42),
		.PKT_TRANS_READ            (43),
		.PKT_DATA_H                (7),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_SRC_ID_H              (68),
		.PKT_SRC_ID_L              (65),
		.PKT_DEST_ID_H             (72),
		.PKT_DEST_ID_L             (69),
		.ST_DATA_W                 (86),
		.ST_CHANNEL_W              (11),
		.AV_BURSTCOUNT_W           (1),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) kbandinput_1_mm_read_agent (
		.clk                   (clk_0_clk_clk),                                                           //       clk.clk
		.reset                 (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                          // clk_reset.reset
		.av_address            (kbandinput_1_mm_read_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (kbandinput_1_mm_read_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (kbandinput_1_mm_read_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (kbandinput_1_mm_read_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (kbandinput_1_mm_read_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (kbandinput_1_mm_read_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (kbandinput_1_mm_read_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (kbandinput_1_mm_read_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (kbandinput_1_mm_read_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (kbandinput_1_mm_read_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (kbandinput_1_mm_read_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (kbandinput_1_mm_read_agent_cp_valid),                                     //        cp.valid
		.cp_data               (kbandinput_1_mm_read_agent_cp_data),                                      //          .data
		.cp_startofpacket      (kbandinput_1_mm_read_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (kbandinput_1_mm_read_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (kbandinput_1_mm_read_agent_cp_ready),                                     //          .ready
		.rp_valid              (kbandinput_1_mm_read_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (kbandinput_1_mm_read_limiter_rsp_src_data),                               //          .data
		.rp_channel            (kbandinput_1_mm_read_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (kbandinput_1_mm_read_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (kbandinput_1_mm_read_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (kbandinput_1_mm_read_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                        // (terminated)
		.av_writeresponsevalid ()                                                                         // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (220),
		.PKT_ORI_BURST_SIZE_L      (218),
		.PKT_RESPONSE_STATUS_H     (217),
		.PKT_RESPONSE_STATUS_L     (216),
		.PKT_QOS_H                 (199),
		.PKT_QOS_L                 (199),
		.PKT_DATA_SIDEBAND_H       (197),
		.PKT_DATA_SIDEBAND_L       (197),
		.PKT_ADDR_SIDEBAND_H       (196),
		.PKT_ADDR_SIDEBAND_L       (196),
		.PKT_BURST_TYPE_H          (195),
		.PKT_BURST_TYPE_L          (194),
		.PKT_CACHE_H               (215),
		.PKT_CACHE_L               (212),
		.PKT_THREAD_ID_H           (208),
		.PKT_THREAD_ID_L           (208),
		.PKT_BURST_SIZE_H          (193),
		.PKT_BURST_SIZE_L          (191),
		.PKT_TRANS_EXCLUSIVE       (180),
		.PKT_TRANS_LOCK            (179),
		.PKT_BEGIN_BURST           (198),
		.PKT_PROTECTION_H          (211),
		.PKT_PROTECTION_L          (209),
		.PKT_BURSTWRAP_H           (190),
		.PKT_BURSTWRAP_L           (190),
		.PKT_BYTE_CNT_H            (189),
		.PKT_BYTE_CNT_L            (181),
		.PKT_ADDR_H                (174),
		.PKT_ADDR_L                (144),
		.PKT_TRANS_COMPRESSED_READ (175),
		.PKT_TRANS_POSTED          (176),
		.PKT_TRANS_WRITE           (177),
		.PKT_TRANS_READ            (178),
		.PKT_DATA_H                (127),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_SRC_ID_H              (203),
		.PKT_SRC_ID_L              (200),
		.PKT_DEST_ID_H             (207),
		.PKT_DEST_ID_L             (204),
		.ST_DATA_W                 (221),
		.ST_CHANNEL_W              (11),
		.AV_BURSTCOUNT_W           (5),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (2),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) kbandoutput_mm_write_agent (
		.clk                   (clk_0_clk_clk),                                                           //       clk.clk
		.reset                 (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                          // clk_reset.reset
		.av_address            (kbandoutput_mm_write_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (kbandoutput_mm_write_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (kbandoutput_mm_write_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (kbandoutput_mm_write_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (kbandoutput_mm_write_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (kbandoutput_mm_write_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (kbandoutput_mm_write_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (kbandoutput_mm_write_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (kbandoutput_mm_write_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (kbandoutput_mm_write_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (kbandoutput_mm_write_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (kbandoutput_mm_write_agent_cp_valid),                                     //        cp.valid
		.cp_data               (kbandoutput_mm_write_agent_cp_data),                                      //          .data
		.cp_startofpacket      (kbandoutput_mm_write_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (kbandoutput_mm_write_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (kbandoutput_mm_write_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_003_src_valid),                                                   //        rp.valid
		.rp_data               (rsp_mux_003_src_data),                                                    //          .data
		.rp_channel            (rsp_mux_003_src_channel),                                                 //          .channel
		.rp_startofpacket      (rsp_mux_003_src_startofpacket),                                           //          .startofpacket
		.rp_endofpacket        (rsp_mux_003_src_endofpacket),                                             //          .endofpacket
		.rp_ready              (rsp_mux_003_src_ready),                                                   //          .ready
		.av_response           (),                                                                        // (terminated)
		.av_writeresponsevalid ()                                                                         // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (148),
		.PKT_ORI_BURST_SIZE_L      (146),
		.PKT_RESPONSE_STATUS_H     (145),
		.PKT_RESPONSE_STATUS_L     (144),
		.PKT_QOS_H                 (127),
		.PKT_QOS_L                 (127),
		.PKT_DATA_SIDEBAND_H       (125),
		.PKT_DATA_SIDEBAND_L       (125),
		.PKT_ADDR_SIDEBAND_H       (124),
		.PKT_ADDR_SIDEBAND_L       (124),
		.PKT_BURST_TYPE_H          (123),
		.PKT_BURST_TYPE_L          (122),
		.PKT_CACHE_H               (143),
		.PKT_CACHE_L               (140),
		.PKT_THREAD_ID_H           (136),
		.PKT_THREAD_ID_L           (136),
		.PKT_BURST_SIZE_H          (121),
		.PKT_BURST_SIZE_L          (119),
		.PKT_TRANS_EXCLUSIVE       (108),
		.PKT_TRANS_LOCK            (107),
		.PKT_BEGIN_BURST           (126),
		.PKT_PROTECTION_H          (139),
		.PKT_PROTECTION_L          (137),
		.PKT_BURSTWRAP_H           (118),
		.PKT_BURSTWRAP_L           (118),
		.PKT_BYTE_CNT_H            (117),
		.PKT_BYTE_CNT_L            (109),
		.PKT_ADDR_H                (102),
		.PKT_ADDR_L                (72),
		.PKT_TRANS_COMPRESSED_READ (103),
		.PKT_TRANS_POSTED          (104),
		.PKT_TRANS_WRITE           (105),
		.PKT_TRANS_READ            (106),
		.PKT_DATA_H                (63),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (71),
		.PKT_BYTEEN_L              (64),
		.PKT_SRC_ID_H              (131),
		.PKT_SRC_ID_L              (128),
		.PKT_DEST_ID_H             (135),
		.PKT_DEST_ID_L             (132),
		.ST_DATA_W                 (149),
		.ST_CHANNEL_W              (11),
		.AV_BURSTCOUNT_W           (4),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (3),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) mm_bridge_fpga_slave_m0_agent (
		.clk                   (clk_0_clk_clk),                                                              //       clk.clk
		.reset                 (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                             // clk_reset.reset
		.av_address            (mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (mm_bridge_fpga_slave_m0_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (mm_bridge_fpga_slave_m0_agent_cp_valid),                                     //        cp.valid
		.cp_data               (mm_bridge_fpga_slave_m0_agent_cp_data),                                      //          .data
		.cp_startofpacket      (mm_bridge_fpga_slave_m0_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (mm_bridge_fpga_slave_m0_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (mm_bridge_fpga_slave_m0_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_004_src_valid),                                                      //        rp.valid
		.rp_data               (rsp_mux_004_src_data),                                                       //          .data
		.rp_channel            (rsp_mux_004_src_channel),                                                    //          .channel
		.rp_startofpacket      (rsp_mux_004_src_startofpacket),                                              //          .startofpacket
		.rp_endofpacket        (rsp_mux_004_src_endofpacket),                                                //          .endofpacket
		.rp_ready              (rsp_mux_004_src_ready),                                                      //          .ready
		.av_response           (),                                                                           // (terminated)
		.av_writeresponsevalid ()                                                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (112),
		.PKT_ORI_BURST_SIZE_L      (110),
		.PKT_RESPONSE_STATUS_H     (109),
		.PKT_RESPONSE_STATUS_L     (108),
		.PKT_BURST_SIZE_H          (85),
		.PKT_BURST_SIZE_L          (83),
		.PKT_TRANS_LOCK            (71),
		.PKT_BEGIN_BURST           (90),
		.PKT_PROTECTION_H          (103),
		.PKT_PROTECTION_L          (101),
		.PKT_BURSTWRAP_H           (82),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (73),
		.PKT_ADDR_H                (66),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (67),
		.PKT_TRANS_POSTED          (68),
		.PKT_TRANS_WRITE           (69),
		.PKT_TRANS_READ            (70),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (95),
		.PKT_SRC_ID_L              (92),
		.PKT_DEST_ID_H             (99),
		.PKT_DEST_ID_L             (96),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (11),
		.ST_DATA_W                 (113),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) kbandoutput_csr_agent (
		.clk                     (clk_0_clk_clk),                                    //             clk.clk
		.reset                   (mm_bridge_LW_reset_reset_bridge_in_reset_reset),   //       clk_reset.reset
		.m0_address              (kbandoutput_csr_agent_m0_address),                 //              m0.address
		.m0_burstcount           (kbandoutput_csr_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (kbandoutput_csr_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (kbandoutput_csr_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (kbandoutput_csr_agent_m0_lock),                    //                .lock
		.m0_readdata             (kbandoutput_csr_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (kbandoutput_csr_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (kbandoutput_csr_agent_m0_read),                    //                .read
		.m0_waitrequest          (kbandoutput_csr_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (kbandoutput_csr_agent_m0_writedata),               //                .writedata
		.m0_write                (kbandoutput_csr_agent_m0_write),                   //                .write
		.rp_endofpacket          (kbandoutput_csr_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (kbandoutput_csr_agent_rp_ready),                   //                .ready
		.rp_valid                (kbandoutput_csr_agent_rp_valid),                   //                .valid
		.rp_data                 (kbandoutput_csr_agent_rp_data),                    //                .data
		.rp_startofpacket        (kbandoutput_csr_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                                //              cp.ready
		.cp_valid                (cmd_mux_src_valid),                                //                .valid
		.cp_data                 (cmd_mux_src_data),                                 //                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                        //                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                          //                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                              //                .channel
		.rf_sink_ready           (kbandoutput_csr_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (kbandoutput_csr_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (kbandoutput_csr_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (kbandoutput_csr_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (kbandoutput_csr_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (kbandoutput_csr_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (kbandoutput_csr_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (kbandoutput_csr_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (kbandoutput_csr_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (kbandoutput_csr_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                    // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                    //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                     //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                    //                .error
		.rdata_fifo_src_ready    (kbandoutput_csr_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (kbandoutput_csr_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (kbandoutput_csr_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                            //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                              //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (114),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) kbandoutput_csr_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                    //       clk.clk
		.reset             (mm_bridge_LW_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_data           (kbandoutput_csr_agent_rf_source_data),             //        in.data
		.in_valid          (kbandoutput_csr_agent_rf_source_valid),            //          .valid
		.in_ready          (kbandoutput_csr_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (kbandoutput_csr_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (kbandoutput_csr_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (kbandoutput_csr_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (kbandoutput_csr_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (kbandoutput_csr_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (kbandoutput_csr_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (kbandoutput_csr_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                            // (terminated)
		.csr_read          (1'b0),                                             // (terminated)
		.csr_write         (1'b0),                                             // (terminated)
		.csr_readdata      (),                                                 // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated)
		.almost_full_data  (),                                                 // (terminated)
		.almost_empty_data (),                                                 // (terminated)
		.in_empty          (1'b0),                                             // (terminated)
		.out_empty         (),                                                 // (terminated)
		.in_error          (1'b0),                                             // (terminated)
		.out_error         (),                                                 // (terminated)
		.in_channel        (1'b0),                                             // (terminated)
		.out_channel       ()                                                  // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (112),
		.PKT_ORI_BURST_SIZE_L      (110),
		.PKT_RESPONSE_STATUS_H     (109),
		.PKT_RESPONSE_STATUS_L     (108),
		.PKT_BURST_SIZE_H          (85),
		.PKT_BURST_SIZE_L          (83),
		.PKT_TRANS_LOCK            (71),
		.PKT_BEGIN_BURST           (90),
		.PKT_PROTECTION_H          (103),
		.PKT_PROTECTION_L          (101),
		.PKT_BURSTWRAP_H           (82),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (73),
		.PKT_ADDR_H                (66),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (67),
		.PKT_TRANS_POSTED          (68),
		.PKT_TRANS_WRITE           (69),
		.PKT_TRANS_READ            (70),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (95),
		.PKT_SRC_ID_L              (92),
		.PKT_DEST_ID_H             (99),
		.PKT_DEST_ID_L             (96),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (11),
		.ST_DATA_W                 (113),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) kbandinput_1_csr_agent (
		.clk                     (clk_0_clk_clk),                                     //             clk.clk
		.reset                   (mm_bridge_LW_reset_reset_bridge_in_reset_reset),    //       clk_reset.reset
		.m0_address              (kbandinput_1_csr_agent_m0_address),                 //              m0.address
		.m0_burstcount           (kbandinput_1_csr_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (kbandinput_1_csr_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (kbandinput_1_csr_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (kbandinput_1_csr_agent_m0_lock),                    //                .lock
		.m0_readdata             (kbandinput_1_csr_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (kbandinput_1_csr_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (kbandinput_1_csr_agent_m0_read),                    //                .read
		.m0_waitrequest          (kbandinput_1_csr_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (kbandinput_1_csr_agent_m0_writedata),               //                .writedata
		.m0_write                (kbandinput_1_csr_agent_m0_write),                   //                .write
		.rp_endofpacket          (kbandinput_1_csr_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (kbandinput_1_csr_agent_rp_ready),                   //                .ready
		.rp_valid                (kbandinput_1_csr_agent_rp_valid),                   //                .valid
		.rp_data                 (kbandinput_1_csr_agent_rp_data),                    //                .data
		.rp_startofpacket        (kbandinput_1_csr_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_001_src_ready),                             //              cp.ready
		.cp_valid                (cmd_mux_001_src_valid),                             //                .valid
		.cp_data                 (cmd_mux_001_src_data),                              //                .data
		.cp_startofpacket        (cmd_mux_001_src_startofpacket),                     //                .startofpacket
		.cp_endofpacket          (cmd_mux_001_src_endofpacket),                       //                .endofpacket
		.cp_channel              (cmd_mux_001_src_channel),                           //                .channel
		.rf_sink_ready           (kbandinput_1_csr_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (kbandinput_1_csr_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (kbandinput_1_csr_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (kbandinput_1_csr_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (kbandinput_1_csr_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (kbandinput_1_csr_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (kbandinput_1_csr_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (kbandinput_1_csr_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (kbandinput_1_csr_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (kbandinput_1_csr_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),                 // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),                 //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                  //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),                 //                .error
		.rdata_fifo_src_ready    (kbandinput_1_csr_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (kbandinput_1_csr_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (kbandinput_1_csr_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                               //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (114),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) kbandinput_1_csr_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                     //       clk.clk
		.reset             (mm_bridge_LW_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_data           (kbandinput_1_csr_agent_rf_source_data),             //        in.data
		.in_valid          (kbandinput_1_csr_agent_rf_source_valid),            //          .valid
		.in_ready          (kbandinput_1_csr_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (kbandinput_1_csr_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (kbandinput_1_csr_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (kbandinput_1_csr_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (kbandinput_1_csr_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (kbandinput_1_csr_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (kbandinput_1_csr_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (kbandinput_1_csr_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                             // (terminated)
		.csr_read          (1'b0),                                              // (terminated)
		.csr_write         (1'b0),                                              // (terminated)
		.csr_readdata      (),                                                  // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),              // (terminated)
		.almost_full_data  (),                                                  // (terminated)
		.almost_empty_data (),                                                  // (terminated)
		.in_empty          (1'b0),                                              // (terminated)
		.out_empty         (),                                                  // (terminated)
		.in_error          (1'b0),                                              // (terminated)
		.out_error         (),                                                  // (terminated)
		.in_channel        (1'b0),                                              // (terminated)
		.out_channel       ()                                                   // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (112),
		.PKT_ORI_BURST_SIZE_L      (110),
		.PKT_RESPONSE_STATUS_H     (109),
		.PKT_RESPONSE_STATUS_L     (108),
		.PKT_BURST_SIZE_H          (85),
		.PKT_BURST_SIZE_L          (83),
		.PKT_TRANS_LOCK            (71),
		.PKT_BEGIN_BURST           (90),
		.PKT_PROTECTION_H          (103),
		.PKT_PROTECTION_L          (101),
		.PKT_BURSTWRAP_H           (82),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (73),
		.PKT_ADDR_H                (66),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (67),
		.PKT_TRANS_POSTED          (68),
		.PKT_TRANS_WRITE           (69),
		.PKT_TRANS_READ            (70),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (95),
		.PKT_SRC_ID_L              (92),
		.PKT_DEST_ID_H             (99),
		.PKT_DEST_ID_L             (96),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (11),
		.ST_DATA_W                 (113),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) kbandinput_2_csr_agent (
		.clk                     (clk_0_clk_clk),                                     //             clk.clk
		.reset                   (mm_bridge_LW_reset_reset_bridge_in_reset_reset),    //       clk_reset.reset
		.m0_address              (kbandinput_2_csr_agent_m0_address),                 //              m0.address
		.m0_burstcount           (kbandinput_2_csr_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (kbandinput_2_csr_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (kbandinput_2_csr_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (kbandinput_2_csr_agent_m0_lock),                    //                .lock
		.m0_readdata             (kbandinput_2_csr_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (kbandinput_2_csr_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (kbandinput_2_csr_agent_m0_read),                    //                .read
		.m0_waitrequest          (kbandinput_2_csr_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (kbandinput_2_csr_agent_m0_writedata),               //                .writedata
		.m0_write                (kbandinput_2_csr_agent_m0_write),                   //                .write
		.rp_endofpacket          (kbandinput_2_csr_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (kbandinput_2_csr_agent_rp_ready),                   //                .ready
		.rp_valid                (kbandinput_2_csr_agent_rp_valid),                   //                .valid
		.rp_data                 (kbandinput_2_csr_agent_rp_data),                    //                .data
		.rp_startofpacket        (kbandinput_2_csr_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_002_src_ready),                             //              cp.ready
		.cp_valid                (cmd_mux_002_src_valid),                             //                .valid
		.cp_data                 (cmd_mux_002_src_data),                              //                .data
		.cp_startofpacket        (cmd_mux_002_src_startofpacket),                     //                .startofpacket
		.cp_endofpacket          (cmd_mux_002_src_endofpacket),                       //                .endofpacket
		.cp_channel              (cmd_mux_002_src_channel),                           //                .channel
		.rf_sink_ready           (kbandinput_2_csr_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (kbandinput_2_csr_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (kbandinput_2_csr_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (kbandinput_2_csr_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (kbandinput_2_csr_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (kbandinput_2_csr_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (kbandinput_2_csr_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (kbandinput_2_csr_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (kbandinput_2_csr_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (kbandinput_2_csr_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),                 // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),                 //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),                  //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),                 //                .error
		.rdata_fifo_src_ready    (kbandinput_2_csr_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (kbandinput_2_csr_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (kbandinput_2_csr_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                               //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (114),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) kbandinput_2_csr_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                     //       clk.clk
		.reset             (mm_bridge_LW_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_data           (kbandinput_2_csr_agent_rf_source_data),             //        in.data
		.in_valid          (kbandinput_2_csr_agent_rf_source_valid),            //          .valid
		.in_ready          (kbandinput_2_csr_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (kbandinput_2_csr_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (kbandinput_2_csr_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (kbandinput_2_csr_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (kbandinput_2_csr_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (kbandinput_2_csr_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (kbandinput_2_csr_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (kbandinput_2_csr_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                             // (terminated)
		.csr_read          (1'b0),                                              // (terminated)
		.csr_write         (1'b0),                                              // (terminated)
		.csr_readdata      (),                                                  // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),              // (terminated)
		.almost_full_data  (),                                                  // (terminated)
		.almost_empty_data (),                                                  // (terminated)
		.in_empty          (1'b0),                                              // (terminated)
		.out_empty         (),                                                  // (terminated)
		.in_error          (1'b0),                                              // (terminated)
		.out_error         (),                                                  // (terminated)
		.in_channel        (1'b0),                                              // (terminated)
		.out_channel       ()                                                   // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (220),
		.PKT_ORI_BURST_SIZE_L      (218),
		.PKT_RESPONSE_STATUS_H     (217),
		.PKT_RESPONSE_STATUS_L     (216),
		.PKT_BURST_SIZE_H          (193),
		.PKT_BURST_SIZE_L          (191),
		.PKT_TRANS_LOCK            (179),
		.PKT_BEGIN_BURST           (198),
		.PKT_PROTECTION_H          (211),
		.PKT_PROTECTION_L          (209),
		.PKT_BURSTWRAP_H           (190),
		.PKT_BURSTWRAP_L           (190),
		.PKT_BYTE_CNT_H            (189),
		.PKT_BYTE_CNT_L            (181),
		.PKT_ADDR_H                (174),
		.PKT_ADDR_L                (144),
		.PKT_TRANS_COMPRESSED_READ (175),
		.PKT_TRANS_POSTED          (176),
		.PKT_TRANS_WRITE           (177),
		.PKT_TRANS_READ            (178),
		.PKT_DATA_H                (127),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_SRC_ID_H              (203),
		.PKT_SRC_ID_L              (200),
		.PKT_DEST_ID_H             (207),
		.PKT_DEST_ID_L             (204),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (11),
		.ST_DATA_W                 (221),
		.AVS_BURSTCOUNT_W          (5),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) kbandoutput_descriptor_slave_agent (
		.clk                     (clk_0_clk_clk),                                                 //             clk.clk
		.reset                   (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                //       clk_reset.reset
		.m0_address              (kbandoutput_descriptor_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (kbandoutput_descriptor_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (kbandoutput_descriptor_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (kbandoutput_descriptor_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (kbandoutput_descriptor_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (kbandoutput_descriptor_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (kbandoutput_descriptor_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (kbandoutput_descriptor_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (kbandoutput_descriptor_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (kbandoutput_descriptor_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (kbandoutput_descriptor_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (kbandoutput_descriptor_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (kbandoutput_descriptor_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (kbandoutput_descriptor_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (kbandoutput_descriptor_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (kbandoutput_descriptor_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_003_src_ready),                                         //              cp.ready
		.cp_valid                (cmd_mux_003_src_valid),                                         //                .valid
		.cp_data                 (cmd_mux_003_src_data),                                          //                .data
		.cp_startofpacket        (cmd_mux_003_src_startofpacket),                                 //                .startofpacket
		.cp_endofpacket          (cmd_mux_003_src_endofpacket),                                   //                .endofpacket
		.cp_channel              (cmd_mux_003_src_channel),                                       //                .channel
		.rf_sink_ready           (kbandoutput_descriptor_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (kbandoutput_descriptor_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (kbandoutput_descriptor_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (kbandoutput_descriptor_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (kbandoutput_descriptor_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (kbandoutput_descriptor_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (kbandoutput_descriptor_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (kbandoutput_descriptor_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (kbandoutput_descriptor_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (kbandoutput_descriptor_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),                             // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),                             //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),                              //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),                             //                .error
		.rdata_fifo_src_ready    (kbandoutput_descriptor_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (kbandoutput_descriptor_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (kbandoutput_descriptor_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                         //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                           //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (222),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) kbandoutput_descriptor_slave_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                                 //       clk.clk
		.reset             (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                // clk_reset.reset
		.in_data           (kbandoutput_descriptor_slave_agent_rf_source_data),             //        in.data
		.in_valid          (kbandoutput_descriptor_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (kbandoutput_descriptor_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (kbandoutput_descriptor_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (kbandoutput_descriptor_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (kbandoutput_descriptor_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (kbandoutput_descriptor_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (kbandoutput_descriptor_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (kbandoutput_descriptor_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (kbandoutput_descriptor_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                         // (terminated)
		.csr_read          (1'b0),                                                          // (terminated)
		.csr_write         (1'b0),                                                          // (terminated)
		.csr_readdata      (),                                                              // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                          // (terminated)
		.almost_full_data  (),                                                              // (terminated)
		.almost_empty_data (),                                                              // (terminated)
		.in_empty          (1'b0),                                                          // (terminated)
		.out_empty         (),                                                              // (terminated)
		.in_error          (1'b0),                                                          // (terminated)
		.out_error         (),                                                              // (terminated)
		.in_channel        (1'b0),                                                          // (terminated)
		.out_channel       ()                                                               // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (220),
		.PKT_ORI_BURST_SIZE_L      (218),
		.PKT_RESPONSE_STATUS_H     (217),
		.PKT_RESPONSE_STATUS_L     (216),
		.PKT_BURST_SIZE_H          (193),
		.PKT_BURST_SIZE_L          (191),
		.PKT_TRANS_LOCK            (179),
		.PKT_BEGIN_BURST           (198),
		.PKT_PROTECTION_H          (211),
		.PKT_PROTECTION_L          (209),
		.PKT_BURSTWRAP_H           (190),
		.PKT_BURSTWRAP_L           (190),
		.PKT_BYTE_CNT_H            (189),
		.PKT_BYTE_CNT_L            (181),
		.PKT_ADDR_H                (174),
		.PKT_ADDR_L                (144),
		.PKT_TRANS_COMPRESSED_READ (175),
		.PKT_TRANS_POSTED          (176),
		.PKT_TRANS_WRITE           (177),
		.PKT_TRANS_READ            (178),
		.PKT_DATA_H                (127),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_SRC_ID_H              (203),
		.PKT_SRC_ID_L              (200),
		.PKT_DEST_ID_H             (207),
		.PKT_DEST_ID_L             (204),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (11),
		.ST_DATA_W                 (221),
		.AVS_BURSTCOUNT_W          (5),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) kbandinput_1_descriptor_slave_agent (
		.clk                     (clk_0_clk_clk),                                                  //             clk.clk
		.reset                   (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                 //       clk_reset.reset
		.m0_address              (kbandinput_1_descriptor_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (kbandinput_1_descriptor_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (kbandinput_1_descriptor_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (kbandinput_1_descriptor_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (kbandinput_1_descriptor_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (kbandinput_1_descriptor_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (kbandinput_1_descriptor_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (kbandinput_1_descriptor_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (kbandinput_1_descriptor_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (kbandinput_1_descriptor_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (kbandinput_1_descriptor_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (kbandinput_1_descriptor_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (kbandinput_1_descriptor_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (kbandinput_1_descriptor_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (kbandinput_1_descriptor_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (kbandinput_1_descriptor_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_004_src_ready),                                          //              cp.ready
		.cp_valid                (cmd_mux_004_src_valid),                                          //                .valid
		.cp_data                 (cmd_mux_004_src_data),                                           //                .data
		.cp_startofpacket        (cmd_mux_004_src_startofpacket),                                  //                .startofpacket
		.cp_endofpacket          (cmd_mux_004_src_endofpacket),                                    //                .endofpacket
		.cp_channel              (cmd_mux_004_src_channel),                                        //                .channel
		.rf_sink_ready           (kbandinput_1_descriptor_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (kbandinput_1_descriptor_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (kbandinput_1_descriptor_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (kbandinput_1_descriptor_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (kbandinput_1_descriptor_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (kbandinput_1_descriptor_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (kbandinput_1_descriptor_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (kbandinput_1_descriptor_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (kbandinput_1_descriptor_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (kbandinput_1_descriptor_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_004_out_0_ready),                              // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_004_out_0_valid),                              //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_004_out_0_data),                               //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_004_out_0_error),                              //                .error
		.rdata_fifo_src_ready    (kbandinput_1_descriptor_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (kbandinput_1_descriptor_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (kbandinput_1_descriptor_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (222),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) kbandinput_1_descriptor_slave_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                                  //       clk.clk
		.reset             (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                 // clk_reset.reset
		.in_data           (kbandinput_1_descriptor_slave_agent_rf_source_data),             //        in.data
		.in_valid          (kbandinput_1_descriptor_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (kbandinput_1_descriptor_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (kbandinput_1_descriptor_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (kbandinput_1_descriptor_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (kbandinput_1_descriptor_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (kbandinput_1_descriptor_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (kbandinput_1_descriptor_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (kbandinput_1_descriptor_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (kbandinput_1_descriptor_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                          // (terminated)
		.csr_read          (1'b0),                                                           // (terminated)
		.csr_write         (1'b0),                                                           // (terminated)
		.csr_readdata      (),                                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                           // (terminated)
		.almost_full_data  (),                                                               // (terminated)
		.almost_empty_data (),                                                               // (terminated)
		.in_empty          (1'b0),                                                           // (terminated)
		.out_empty         (),                                                               // (terminated)
		.in_error          (1'b0),                                                           // (terminated)
		.out_error         (),                                                               // (terminated)
		.in_channel        (1'b0),                                                           // (terminated)
		.out_channel       ()                                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (220),
		.PKT_ORI_BURST_SIZE_L      (218),
		.PKT_RESPONSE_STATUS_H     (217),
		.PKT_RESPONSE_STATUS_L     (216),
		.PKT_BURST_SIZE_H          (193),
		.PKT_BURST_SIZE_L          (191),
		.PKT_TRANS_LOCK            (179),
		.PKT_BEGIN_BURST           (198),
		.PKT_PROTECTION_H          (211),
		.PKT_PROTECTION_L          (209),
		.PKT_BURSTWRAP_H           (190),
		.PKT_BURSTWRAP_L           (190),
		.PKT_BYTE_CNT_H            (189),
		.PKT_BYTE_CNT_L            (181),
		.PKT_ADDR_H                (174),
		.PKT_ADDR_L                (144),
		.PKT_TRANS_COMPRESSED_READ (175),
		.PKT_TRANS_POSTED          (176),
		.PKT_TRANS_WRITE           (177),
		.PKT_TRANS_READ            (178),
		.PKT_DATA_H                (127),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_SRC_ID_H              (203),
		.PKT_SRC_ID_L              (200),
		.PKT_DEST_ID_H             (207),
		.PKT_DEST_ID_L             (204),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (11),
		.ST_DATA_W                 (221),
		.AVS_BURSTCOUNT_W          (5),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) kbandinput_2_descriptor_slave_agent (
		.clk                     (clk_0_clk_clk),                                                  //             clk.clk
		.reset                   (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                 //       clk_reset.reset
		.m0_address              (kbandinput_2_descriptor_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (kbandinput_2_descriptor_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (kbandinput_2_descriptor_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (kbandinput_2_descriptor_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (kbandinput_2_descriptor_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (kbandinput_2_descriptor_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (kbandinput_2_descriptor_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (kbandinput_2_descriptor_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (kbandinput_2_descriptor_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (kbandinput_2_descriptor_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (kbandinput_2_descriptor_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (kbandinput_2_descriptor_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (kbandinput_2_descriptor_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (kbandinput_2_descriptor_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (kbandinput_2_descriptor_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (kbandinput_2_descriptor_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_005_src_ready),                                          //              cp.ready
		.cp_valid                (cmd_mux_005_src_valid),                                          //                .valid
		.cp_data                 (cmd_mux_005_src_data),                                           //                .data
		.cp_startofpacket        (cmd_mux_005_src_startofpacket),                                  //                .startofpacket
		.cp_endofpacket          (cmd_mux_005_src_endofpacket),                                    //                .endofpacket
		.cp_channel              (cmd_mux_005_src_channel),                                        //                .channel
		.rf_sink_ready           (kbandinput_2_descriptor_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (kbandinput_2_descriptor_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (kbandinput_2_descriptor_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (kbandinput_2_descriptor_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (kbandinput_2_descriptor_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (kbandinput_2_descriptor_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (kbandinput_2_descriptor_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (kbandinput_2_descriptor_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (kbandinput_2_descriptor_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (kbandinput_2_descriptor_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_005_out_0_ready),                              // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_005_out_0_valid),                              //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_005_out_0_data),                               //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_005_out_0_error),                              //                .error
		.rdata_fifo_src_ready    (kbandinput_2_descriptor_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (kbandinput_2_descriptor_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (kbandinput_2_descriptor_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (222),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) kbandinput_2_descriptor_slave_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                                  //       clk.clk
		.reset             (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                 // clk_reset.reset
		.in_data           (kbandinput_2_descriptor_slave_agent_rf_source_data),             //        in.data
		.in_valid          (kbandinput_2_descriptor_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (kbandinput_2_descriptor_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (kbandinput_2_descriptor_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (kbandinput_2_descriptor_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (kbandinput_2_descriptor_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (kbandinput_2_descriptor_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (kbandinput_2_descriptor_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (kbandinput_2_descriptor_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (kbandinput_2_descriptor_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                          // (terminated)
		.csr_read          (1'b0),                                                           // (terminated)
		.csr_write         (1'b0),                                                           // (terminated)
		.csr_readdata      (),                                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                           // (terminated)
		.almost_full_data  (),                                                               // (terminated)
		.almost_empty_data (),                                                               // (terminated)
		.in_empty          (1'b0),                                                           // (terminated)
		.out_empty         (),                                                               // (terminated)
		.in_error          (1'b0),                                                           // (terminated)
		.out_error         (),                                                               // (terminated)
		.in_channel        (1'b0),                                                           // (terminated)
		.out_channel       ()                                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (112),
		.PKT_ORI_BURST_SIZE_L      (110),
		.PKT_RESPONSE_STATUS_H     (109),
		.PKT_RESPONSE_STATUS_L     (108),
		.PKT_BURST_SIZE_H          (85),
		.PKT_BURST_SIZE_L          (83),
		.PKT_TRANS_LOCK            (71),
		.PKT_BEGIN_BURST           (90),
		.PKT_PROTECTION_H          (103),
		.PKT_PROTECTION_L          (101),
		.PKT_BURSTWRAP_H           (82),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (73),
		.PKT_ADDR_H                (66),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (67),
		.PKT_TRANS_POSTED          (68),
		.PKT_TRANS_WRITE           (69),
		.PKT_TRANS_READ            (70),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (95),
		.PKT_SRC_ID_L              (92),
		.PKT_DEST_ID_H             (99),
		.PKT_DEST_ID_L             (96),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (11),
		.ST_DATA_W                 (113),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) onchip_mem_lw_s1_agent (
		.clk                     (clk_0_clk_clk),                                     //             clk.clk
		.reset                   (mm_bridge_LW_reset_reset_bridge_in_reset_reset),    //       clk_reset.reset
		.m0_address              (onchip_mem_lw_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (onchip_mem_lw_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (onchip_mem_lw_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (onchip_mem_lw_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (onchip_mem_lw_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (onchip_mem_lw_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (onchip_mem_lw_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (onchip_mem_lw_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (onchip_mem_lw_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (onchip_mem_lw_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (onchip_mem_lw_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (onchip_mem_lw_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (onchip_mem_lw_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (onchip_mem_lw_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (onchip_mem_lw_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (onchip_mem_lw_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_006_src_ready),                             //              cp.ready
		.cp_valid                (cmd_mux_006_src_valid),                             //                .valid
		.cp_data                 (cmd_mux_006_src_data),                              //                .data
		.cp_startofpacket        (cmd_mux_006_src_startofpacket),                     //                .startofpacket
		.cp_endofpacket          (cmd_mux_006_src_endofpacket),                       //                .endofpacket
		.cp_channel              (cmd_mux_006_src_channel),                           //                .channel
		.rf_sink_ready           (onchip_mem_lw_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (onchip_mem_lw_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (onchip_mem_lw_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (onchip_mem_lw_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (onchip_mem_lw_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (onchip_mem_lw_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (onchip_mem_lw_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (onchip_mem_lw_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (onchip_mem_lw_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (onchip_mem_lw_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_006_out_0_ready),                 // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_006_out_0_valid),                 //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_006_out_0_data),                  //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_006_out_0_error),                 //                .error
		.rdata_fifo_src_ready    (onchip_mem_lw_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (onchip_mem_lw_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (onchip_mem_lw_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                               //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (114),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) onchip_mem_lw_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                     //       clk.clk
		.reset             (mm_bridge_LW_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_data           (onchip_mem_lw_s1_agent_rf_source_data),             //        in.data
		.in_valid          (onchip_mem_lw_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (onchip_mem_lw_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (onchip_mem_lw_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (onchip_mem_lw_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (onchip_mem_lw_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (onchip_mem_lw_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (onchip_mem_lw_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (onchip_mem_lw_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (onchip_mem_lw_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                             // (terminated)
		.csr_read          (1'b0),                                              // (terminated)
		.csr_write         (1'b0),                                              // (terminated)
		.csr_readdata      (),                                                  // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),              // (terminated)
		.almost_full_data  (),                                                  // (terminated)
		.almost_empty_data (),                                                  // (terminated)
		.in_empty          (1'b0),                                              // (terminated)
		.out_empty         (),                                                  // (terminated)
		.in_error          (1'b0),                                              // (terminated)
		.out_error         (),                                                  // (terminated)
		.in_channel        (1'b0),                                              // (terminated)
		.out_channel       ()                                                   // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (112),
		.PKT_ORI_BURST_SIZE_L      (110),
		.PKT_RESPONSE_STATUS_H     (109),
		.PKT_RESPONSE_STATUS_L     (108),
		.PKT_BURST_SIZE_H          (85),
		.PKT_BURST_SIZE_L          (83),
		.PKT_TRANS_LOCK            (71),
		.PKT_BEGIN_BURST           (90),
		.PKT_PROTECTION_H          (103),
		.PKT_PROTECTION_L          (101),
		.PKT_BURSTWRAP_H           (82),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (73),
		.PKT_ADDR_H                (66),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (67),
		.PKT_TRANS_POSTED          (68),
		.PKT_TRANS_WRITE           (69),
		.PKT_TRANS_READ            (70),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (95),
		.PKT_SRC_ID_L              (92),
		.PKT_DEST_ID_H             (99),
		.PKT_DEST_ID_L             (96),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (11),
		.ST_DATA_W                 (113),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) pio_0_s1_agent (
		.clk                     (clk_0_clk_clk),                                  //             clk.clk
		.reset                   (mm_bridge_LW_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (pio_0_s1_agent_m0_address),                      //              m0.address
		.m0_burstcount           (pio_0_s1_agent_m0_burstcount),                   //                .burstcount
		.m0_byteenable           (pio_0_s1_agent_m0_byteenable),                   //                .byteenable
		.m0_debugaccess          (pio_0_s1_agent_m0_debugaccess),                  //                .debugaccess
		.m0_lock                 (pio_0_s1_agent_m0_lock),                         //                .lock
		.m0_readdata             (pio_0_s1_agent_m0_readdata),                     //                .readdata
		.m0_readdatavalid        (pio_0_s1_agent_m0_readdatavalid),                //                .readdatavalid
		.m0_read                 (pio_0_s1_agent_m0_read),                         //                .read
		.m0_waitrequest          (pio_0_s1_agent_m0_waitrequest),                  //                .waitrequest
		.m0_writedata            (pio_0_s1_agent_m0_writedata),                    //                .writedata
		.m0_write                (pio_0_s1_agent_m0_write),                        //                .write
		.rp_endofpacket          (pio_0_s1_agent_rp_endofpacket),                  //              rp.endofpacket
		.rp_ready                (pio_0_s1_agent_rp_ready),                        //                .ready
		.rp_valid                (pio_0_s1_agent_rp_valid),                        //                .valid
		.rp_data                 (pio_0_s1_agent_rp_data),                         //                .data
		.rp_startofpacket        (pio_0_s1_agent_rp_startofpacket),                //                .startofpacket
		.cp_ready                (cmd_mux_007_src_ready),                          //              cp.ready
		.cp_valid                (cmd_mux_007_src_valid),                          //                .valid
		.cp_data                 (cmd_mux_007_src_data),                           //                .data
		.cp_startofpacket        (cmd_mux_007_src_startofpacket),                  //                .startofpacket
		.cp_endofpacket          (cmd_mux_007_src_endofpacket),                    //                .endofpacket
		.cp_channel              (cmd_mux_007_src_channel),                        //                .channel
		.rf_sink_ready           (pio_0_s1_agent_rsp_fifo_out_ready),              //         rf_sink.ready
		.rf_sink_valid           (pio_0_s1_agent_rsp_fifo_out_valid),              //                .valid
		.rf_sink_startofpacket   (pio_0_s1_agent_rsp_fifo_out_startofpacket),      //                .startofpacket
		.rf_sink_endofpacket     (pio_0_s1_agent_rsp_fifo_out_endofpacket),        //                .endofpacket
		.rf_sink_data            (pio_0_s1_agent_rsp_fifo_out_data),               //                .data
		.rf_source_ready         (pio_0_s1_agent_rf_source_ready),                 //       rf_source.ready
		.rf_source_valid         (pio_0_s1_agent_rf_source_valid),                 //                .valid
		.rf_source_startofpacket (pio_0_s1_agent_rf_source_startofpacket),         //                .startofpacket
		.rf_source_endofpacket   (pio_0_s1_agent_rf_source_endofpacket),           //                .endofpacket
		.rf_source_data          (pio_0_s1_agent_rf_source_data),                  //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_007_out_0_ready),              // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_007_out_0_valid),              //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_007_out_0_data),               //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_007_out_0_error),              //                .error
		.rdata_fifo_src_ready    (pio_0_s1_agent_rdata_fifo_src_ready),            //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pio_0_s1_agent_rdata_fifo_src_valid),            //                .valid
		.rdata_fifo_src_data     (pio_0_s1_agent_rdata_fifo_src_data),             //                .data
		.m0_response             (2'b00),                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (114),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pio_0_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                  //       clk.clk
		.reset             (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (pio_0_s1_agent_rf_source_data),                  //        in.data
		.in_valid          (pio_0_s1_agent_rf_source_valid),                 //          .valid
		.in_ready          (pio_0_s1_agent_rf_source_ready),                 //          .ready
		.in_startofpacket  (pio_0_s1_agent_rf_source_startofpacket),         //          .startofpacket
		.in_endofpacket    (pio_0_s1_agent_rf_source_endofpacket),           //          .endofpacket
		.out_data          (pio_0_s1_agent_rsp_fifo_out_data),               //       out.data
		.out_valid         (pio_0_s1_agent_rsp_fifo_out_valid),              //          .valid
		.out_ready         (pio_0_s1_agent_rsp_fifo_out_ready),              //          .ready
		.out_startofpacket (pio_0_s1_agent_rsp_fifo_out_startofpacket),      //          .startofpacket
		.out_endofpacket   (pio_0_s1_agent_rsp_fifo_out_endofpacket),        //          .endofpacket
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (112),
		.PKT_ORI_BURST_SIZE_L      (110),
		.PKT_RESPONSE_STATUS_H     (109),
		.PKT_RESPONSE_STATUS_L     (108),
		.PKT_BURST_SIZE_H          (85),
		.PKT_BURST_SIZE_L          (83),
		.PKT_TRANS_LOCK            (71),
		.PKT_BEGIN_BURST           (90),
		.PKT_PROTECTION_H          (103),
		.PKT_PROTECTION_L          (101),
		.PKT_BURSTWRAP_H           (82),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (73),
		.PKT_ADDR_H                (66),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (67),
		.PKT_TRANS_POSTED          (68),
		.PKT_TRANS_WRITE           (69),
		.PKT_TRANS_READ            (70),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (95),
		.PKT_SRC_ID_L              (92),
		.PKT_DEST_ID_H             (99),
		.PKT_DEST_ID_L             (96),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (11),
		.ST_DATA_W                 (113),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) onchip_mem_lw2_s1_agent (
		.clk                     (clk_0_clk_clk),                                      //             clk.clk
		.reset                   (mm_bridge_LW_reset_reset_bridge_in_reset_reset),     //       clk_reset.reset
		.m0_address              (onchip_mem_lw2_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (onchip_mem_lw2_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (onchip_mem_lw2_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (onchip_mem_lw2_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (onchip_mem_lw2_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (onchip_mem_lw2_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (onchip_mem_lw2_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (onchip_mem_lw2_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (onchip_mem_lw2_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (onchip_mem_lw2_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (onchip_mem_lw2_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (onchip_mem_lw2_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (onchip_mem_lw2_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (onchip_mem_lw2_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (onchip_mem_lw2_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (onchip_mem_lw2_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_008_src_ready),                              //              cp.ready
		.cp_valid                (cmd_mux_008_src_valid),                              //                .valid
		.cp_data                 (cmd_mux_008_src_data),                               //                .data
		.cp_startofpacket        (cmd_mux_008_src_startofpacket),                      //                .startofpacket
		.cp_endofpacket          (cmd_mux_008_src_endofpacket),                        //                .endofpacket
		.cp_channel              (cmd_mux_008_src_channel),                            //                .channel
		.rf_sink_ready           (onchip_mem_lw2_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (onchip_mem_lw2_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (onchip_mem_lw2_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (onchip_mem_lw2_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (onchip_mem_lw2_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (onchip_mem_lw2_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (onchip_mem_lw2_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (onchip_mem_lw2_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (onchip_mem_lw2_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (onchip_mem_lw2_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_008_out_0_ready),                  // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_008_out_0_valid),                  //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_008_out_0_data),                   //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_008_out_0_error),                  //                .error
		.rdata_fifo_src_ready    (onchip_mem_lw2_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (onchip_mem_lw2_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (onchip_mem_lw2_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                              //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (114),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) onchip_mem_lw2_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                      //       clk.clk
		.reset             (mm_bridge_LW_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_data           (onchip_mem_lw2_s1_agent_rf_source_data),             //        in.data
		.in_valid          (onchip_mem_lw2_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (onchip_mem_lw2_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (onchip_mem_lw2_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (onchip_mem_lw2_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (onchip_mem_lw2_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (onchip_mem_lw2_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (onchip_mem_lw2_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (onchip_mem_lw2_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (onchip_mem_lw2_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                              // (terminated)
		.csr_read          (1'b0),                                               // (terminated)
		.csr_write         (1'b0),                                               // (terminated)
		.csr_readdata      (),                                                   // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),               // (terminated)
		.almost_full_data  (),                                                   // (terminated)
		.almost_empty_data (),                                                   // (terminated)
		.in_empty          (1'b0),                                               // (terminated)
		.out_empty         (),                                                   // (terminated)
		.in_error          (1'b0),                                               // (terminated)
		.out_error         (),                                                   // (terminated)
		.in_channel        (1'b0),                                               // (terminated)
		.out_channel       ()                                                    // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (220),
		.PKT_ORI_BURST_SIZE_L      (218),
		.PKT_RESPONSE_STATUS_H     (217),
		.PKT_RESPONSE_STATUS_L     (216),
		.PKT_BURST_SIZE_H          (193),
		.PKT_BURST_SIZE_L          (191),
		.PKT_TRANS_LOCK            (179),
		.PKT_BEGIN_BURST           (198),
		.PKT_PROTECTION_H          (211),
		.PKT_PROTECTION_L          (209),
		.PKT_BURSTWRAP_H           (190),
		.PKT_BURSTWRAP_L           (190),
		.PKT_BYTE_CNT_H            (189),
		.PKT_BYTE_CNT_L            (181),
		.PKT_ADDR_H                (174),
		.PKT_ADDR_L                (144),
		.PKT_TRANS_COMPRESSED_READ (175),
		.PKT_TRANS_POSTED          (176),
		.PKT_TRANS_WRITE           (177),
		.PKT_TRANS_READ            (178),
		.PKT_DATA_H                (127),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_SRC_ID_H              (203),
		.PKT_SRC_ID_L              (200),
		.PKT_DEST_ID_H             (207),
		.PKT_DEST_ID_L             (204),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (11),
		.ST_DATA_W                 (221),
		.AVS_BURSTCOUNT_W          (9),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) ddr_s0_agent (
		.clk                     (clk_0_clk_clk),                                  //             clk.clk
		.reset                   (mm_bridge_LW_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (ddr_s0_agent_m0_address),                        //              m0.address
		.m0_burstcount           (ddr_s0_agent_m0_burstcount),                     //                .burstcount
		.m0_byteenable           (ddr_s0_agent_m0_byteenable),                     //                .byteenable
		.m0_debugaccess          (ddr_s0_agent_m0_debugaccess),                    //                .debugaccess
		.m0_lock                 (ddr_s0_agent_m0_lock),                           //                .lock
		.m0_readdata             (ddr_s0_agent_m0_readdata),                       //                .readdata
		.m0_readdatavalid        (ddr_s0_agent_m0_readdatavalid),                  //                .readdatavalid
		.m0_read                 (ddr_s0_agent_m0_read),                           //                .read
		.m0_waitrequest          (ddr_s0_agent_m0_waitrequest),                    //                .waitrequest
		.m0_writedata            (ddr_s0_agent_m0_writedata),                      //                .writedata
		.m0_write                (ddr_s0_agent_m0_write),                          //                .write
		.rp_endofpacket          (ddr_s0_agent_rp_endofpacket),                    //              rp.endofpacket
		.rp_ready                (ddr_s0_agent_rp_ready),                          //                .ready
		.rp_valid                (ddr_s0_agent_rp_valid),                          //                .valid
		.rp_data                 (ddr_s0_agent_rp_data),                           //                .data
		.rp_startofpacket        (ddr_s0_agent_rp_startofpacket),                  //                .startofpacket
		.cp_ready                (cmd_mux_009_src_ready),                          //              cp.ready
		.cp_valid                (cmd_mux_009_src_valid),                          //                .valid
		.cp_data                 (cmd_mux_009_src_data),                           //                .data
		.cp_startofpacket        (cmd_mux_009_src_startofpacket),                  //                .startofpacket
		.cp_endofpacket          (cmd_mux_009_src_endofpacket),                    //                .endofpacket
		.cp_channel              (cmd_mux_009_src_channel),                        //                .channel
		.rf_sink_ready           (ddr_s0_agent_rsp_fifo_out_ready),                //         rf_sink.ready
		.rf_sink_valid           (ddr_s0_agent_rsp_fifo_out_valid),                //                .valid
		.rf_sink_startofpacket   (ddr_s0_agent_rsp_fifo_out_startofpacket),        //                .startofpacket
		.rf_sink_endofpacket     (ddr_s0_agent_rsp_fifo_out_endofpacket),          //                .endofpacket
		.rf_sink_data            (ddr_s0_agent_rsp_fifo_out_data),                 //                .data
		.rf_source_ready         (ddr_s0_agent_rf_source_ready),                   //       rf_source.ready
		.rf_source_valid         (ddr_s0_agent_rf_source_valid),                   //                .valid
		.rf_source_startofpacket (ddr_s0_agent_rf_source_startofpacket),           //                .startofpacket
		.rf_source_endofpacket   (ddr_s0_agent_rf_source_endofpacket),             //                .endofpacket
		.rf_source_data          (ddr_s0_agent_rf_source_data),                    //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_009_out_0_ready),              // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_009_out_0_valid),              //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_009_out_0_data),               //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_009_out_0_error),              //                .error
		.rdata_fifo_src_ready    (ddr_s0_agent_rdata_fifo_src_ready),              //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ddr_s0_agent_rdata_fifo_src_valid),              //                .valid
		.rdata_fifo_src_data     (ddr_s0_agent_rdata_fifo_src_data),               //                .data
		.m0_response             (2'b00),                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (222),
		.FIFO_DEPTH          (5),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) ddr_s0_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                  //       clk.clk
		.reset             (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (ddr_s0_agent_rf_source_data),                    //        in.data
		.in_valid          (ddr_s0_agent_rf_source_valid),                   //          .valid
		.in_ready          (ddr_s0_agent_rf_source_ready),                   //          .ready
		.in_startofpacket  (ddr_s0_agent_rf_source_startofpacket),           //          .startofpacket
		.in_endofpacket    (ddr_s0_agent_rf_source_endofpacket),             //          .endofpacket
		.out_data          (ddr_s0_agent_rsp_fifo_out_data),                 //       out.data
		.out_valid         (ddr_s0_agent_rsp_fifo_out_valid),                //          .valid
		.out_ready         (ddr_s0_agent_rsp_fifo_out_ready),                //          .ready
		.out_startofpacket (ddr_s0_agent_rsp_fifo_out_startofpacket),        //          .startofpacket
		.out_endofpacket   (ddr_s0_agent_rsp_fifo_out_endofpacket),          //          .endofpacket
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (220),
		.PKT_ORI_BURST_SIZE_L      (218),
		.PKT_RESPONSE_STATUS_H     (217),
		.PKT_RESPONSE_STATUS_L     (216),
		.PKT_BURST_SIZE_H          (193),
		.PKT_BURST_SIZE_L          (191),
		.PKT_TRANS_LOCK            (179),
		.PKT_BEGIN_BURST           (198),
		.PKT_PROTECTION_H          (211),
		.PKT_PROTECTION_L          (209),
		.PKT_BURSTWRAP_H           (190),
		.PKT_BURSTWRAP_L           (190),
		.PKT_BYTE_CNT_H            (189),
		.PKT_BYTE_CNT_L            (181),
		.PKT_ADDR_H                (174),
		.PKT_ADDR_L                (144),
		.PKT_TRANS_COMPRESSED_READ (175),
		.PKT_TRANS_POSTED          (176),
		.PKT_TRANS_WRITE           (177),
		.PKT_TRANS_READ            (178),
		.PKT_DATA_H                (127),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_SRC_ID_H              (203),
		.PKT_SRC_ID_L              (200),
		.PKT_DEST_ID_H             (207),
		.PKT_DEST_ID_L             (204),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (11),
		.ST_DATA_W                 (221),
		.AVS_BURSTCOUNT_W          (5),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) onchip_mem_fpga_slave_s1_agent (
		.clk                     (clk_0_clk_clk),                                             //             clk.clk
		.reset                   (mm_bridge_LW_reset_reset_bridge_in_reset_reset),            //       clk_reset.reset
		.m0_address              (onchip_mem_fpga_slave_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (onchip_mem_fpga_slave_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (onchip_mem_fpga_slave_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (onchip_mem_fpga_slave_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (onchip_mem_fpga_slave_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (onchip_mem_fpga_slave_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (onchip_mem_fpga_slave_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (onchip_mem_fpga_slave_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (onchip_mem_fpga_slave_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (onchip_mem_fpga_slave_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (onchip_mem_fpga_slave_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (onchip_mem_fpga_slave_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (onchip_mem_fpga_slave_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (onchip_mem_fpga_slave_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (onchip_mem_fpga_slave_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (onchip_mem_fpga_slave_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_010_src_ready),                                     //              cp.ready
		.cp_valid                (cmd_mux_010_src_valid),                                     //                .valid
		.cp_data                 (cmd_mux_010_src_data),                                      //                .data
		.cp_startofpacket        (cmd_mux_010_src_startofpacket),                             //                .startofpacket
		.cp_endofpacket          (cmd_mux_010_src_endofpacket),                               //                .endofpacket
		.cp_channel              (cmd_mux_010_src_channel),                                   //                .channel
		.rf_sink_ready           (onchip_mem_fpga_slave_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (onchip_mem_fpga_slave_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (onchip_mem_fpga_slave_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (onchip_mem_fpga_slave_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (onchip_mem_fpga_slave_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (onchip_mem_fpga_slave_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (onchip_mem_fpga_slave_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (onchip_mem_fpga_slave_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (onchip_mem_fpga_slave_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (onchip_mem_fpga_slave_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_010_out_0_ready),                         // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_010_out_0_valid),                         //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_010_out_0_data),                          //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_010_out_0_error),                         //                .error
		.rdata_fifo_src_ready    (onchip_mem_fpga_slave_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (onchip_mem_fpga_slave_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (onchip_mem_fpga_slave_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                     //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                       //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (222),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) onchip_mem_fpga_slave_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                             //       clk.clk
		.reset             (mm_bridge_LW_reset_reset_bridge_in_reset_reset),            // clk_reset.reset
		.in_data           (onchip_mem_fpga_slave_s1_agent_rf_source_data),             //        in.data
		.in_valid          (onchip_mem_fpga_slave_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (onchip_mem_fpga_slave_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (onchip_mem_fpga_slave_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (onchip_mem_fpga_slave_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (onchip_mem_fpga_slave_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (onchip_mem_fpga_slave_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (onchip_mem_fpga_slave_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (onchip_mem_fpga_slave_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (onchip_mem_fpga_slave_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                     // (terminated)
		.csr_read          (1'b0),                                                      // (terminated)
		.csr_write         (1'b0),                                                      // (terminated)
		.csr_readdata      (),                                                          // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                      // (terminated)
		.almost_full_data  (),                                                          // (terminated)
		.almost_empty_data (),                                                          // (terminated)
		.in_empty          (1'b0),                                                      // (terminated)
		.out_empty         (),                                                          // (terminated)
		.in_error          (1'b0),                                                      // (terminated)
		.out_error         (),                                                          // (terminated)
		.in_channel        (1'b0),                                                      // (terminated)
		.out_channel       ()                                                           // (terminated)
	);

	KBandIPsubAffine_mm_interconnect_0_router router (
		.sink_ready         (mm_bridge_lw_m0_agent_cp_ready),                 //      sink.ready
		.sink_valid         (mm_bridge_lw_m0_agent_cp_valid),                 //          .valid
		.sink_data          (mm_bridge_lw_m0_agent_cp_data),                  //          .data
		.sink_startofpacket (mm_bridge_lw_m0_agent_cp_startofpacket),         //          .startofpacket
		.sink_endofpacket   (mm_bridge_lw_m0_agent_cp_endofpacket),           //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_src_ready),                               //       src.ready
		.src_valid          (router_src_valid),                               //          .valid
		.src_data           (router_src_data),                                //          .data
		.src_channel        (router_src_channel),                             //          .channel
		.src_startofpacket  (router_src_startofpacket),                       //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                          //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_router_001 router_001 (
		.sink_ready         (kbandinput_2_mm_read_agent_cp_ready),            //      sink.ready
		.sink_valid         (kbandinput_2_mm_read_agent_cp_valid),            //          .valid
		.sink_data          (kbandinput_2_mm_read_agent_cp_data),             //          .data
		.sink_startofpacket (kbandinput_2_mm_read_agent_cp_startofpacket),    //          .startofpacket
		.sink_endofpacket   (kbandinput_2_mm_read_agent_cp_endofpacket),      //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_001_src_ready),                           //       src.ready
		.src_valid          (router_001_src_valid),                           //          .valid
		.src_data           (router_001_src_data),                            //          .data
		.src_channel        (router_001_src_channel),                         //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                      //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_router_002 router_002 (
		.sink_ready         (kbandinput_1_mm_read_agent_cp_ready),            //      sink.ready
		.sink_valid         (kbandinput_1_mm_read_agent_cp_valid),            //          .valid
		.sink_data          (kbandinput_1_mm_read_agent_cp_data),             //          .data
		.sink_startofpacket (kbandinput_1_mm_read_agent_cp_startofpacket),    //          .startofpacket
		.sink_endofpacket   (kbandinput_1_mm_read_agent_cp_endofpacket),      //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_002_src_ready),                           //       src.ready
		.src_valid          (router_002_src_valid),                           //          .valid
		.src_data           (router_002_src_data),                            //          .data
		.src_channel        (router_002_src_channel),                         //          .channel
		.src_startofpacket  (router_002_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                      //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_router_003 router_003 (
		.sink_ready         (kbandoutput_mm_write_agent_cp_ready),            //      sink.ready
		.sink_valid         (kbandoutput_mm_write_agent_cp_valid),            //          .valid
		.sink_data          (kbandoutput_mm_write_agent_cp_data),             //          .data
		.sink_startofpacket (kbandoutput_mm_write_agent_cp_startofpacket),    //          .startofpacket
		.sink_endofpacket   (kbandoutput_mm_write_agent_cp_endofpacket),      //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_003_src_ready),                           //       src.ready
		.src_valid          (router_003_src_valid),                           //          .valid
		.src_data           (router_003_src_data),                            //          .data
		.src_channel        (router_003_src_channel),                         //          .channel
		.src_startofpacket  (router_003_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                      //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_router_004 router_004 (
		.sink_ready         (mm_bridge_fpga_slave_m0_agent_cp_ready),         //      sink.ready
		.sink_valid         (mm_bridge_fpga_slave_m0_agent_cp_valid),         //          .valid
		.sink_data          (mm_bridge_fpga_slave_m0_agent_cp_data),          //          .data
		.sink_startofpacket (mm_bridge_fpga_slave_m0_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (mm_bridge_fpga_slave_m0_agent_cp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_004_src_ready),                           //       src.ready
		.src_valid          (router_004_src_valid),                           //          .valid
		.src_data           (router_004_src_data),                            //          .data
		.src_channel        (router_004_src_channel),                         //          .channel
		.src_startofpacket  (router_004_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                      //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_router_005 router_005 (
		.sink_ready         (kbandoutput_csr_agent_rp_ready),                 //      sink.ready
		.sink_valid         (kbandoutput_csr_agent_rp_valid),                 //          .valid
		.sink_data          (kbandoutput_csr_agent_rp_data),                  //          .data
		.sink_startofpacket (kbandoutput_csr_agent_rp_startofpacket),         //          .startofpacket
		.sink_endofpacket   (kbandoutput_csr_agent_rp_endofpacket),           //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_005_src_ready),                           //       src.ready
		.src_valid          (router_005_src_valid),                           //          .valid
		.src_data           (router_005_src_data),                            //          .data
		.src_channel        (router_005_src_channel),                         //          .channel
		.src_startofpacket  (router_005_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                      //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_router_005 router_006 (
		.sink_ready         (kbandinput_1_csr_agent_rp_ready),                //      sink.ready
		.sink_valid         (kbandinput_1_csr_agent_rp_valid),                //          .valid
		.sink_data          (kbandinput_1_csr_agent_rp_data),                 //          .data
		.sink_startofpacket (kbandinput_1_csr_agent_rp_startofpacket),        //          .startofpacket
		.sink_endofpacket   (kbandinput_1_csr_agent_rp_endofpacket),          //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_006_src_ready),                           //       src.ready
		.src_valid          (router_006_src_valid),                           //          .valid
		.src_data           (router_006_src_data),                            //          .data
		.src_channel        (router_006_src_channel),                         //          .channel
		.src_startofpacket  (router_006_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                      //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_router_005 router_007 (
		.sink_ready         (kbandinput_2_csr_agent_rp_ready),                //      sink.ready
		.sink_valid         (kbandinput_2_csr_agent_rp_valid),                //          .valid
		.sink_data          (kbandinput_2_csr_agent_rp_data),                 //          .data
		.sink_startofpacket (kbandinput_2_csr_agent_rp_startofpacket),        //          .startofpacket
		.sink_endofpacket   (kbandinput_2_csr_agent_rp_endofpacket),          //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_007_src_ready),                           //       src.ready
		.src_valid          (router_007_src_valid),                           //          .valid
		.src_data           (router_007_src_data),                            //          .data
		.src_channel        (router_007_src_channel),                         //          .channel
		.src_startofpacket  (router_007_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_007_src_endofpacket)                      //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_router_008 router_008 (
		.sink_ready         (kbandoutput_descriptor_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (kbandoutput_descriptor_slave_agent_rp_valid),         //          .valid
		.sink_data          (kbandoutput_descriptor_slave_agent_rp_data),          //          .data
		.sink_startofpacket (kbandoutput_descriptor_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (kbandoutput_descriptor_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                       //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.src_ready          (router_008_src_ready),                                //       src.ready
		.src_valid          (router_008_src_valid),                                //          .valid
		.src_data           (router_008_src_data),                                 //          .data
		.src_channel        (router_008_src_channel),                              //          .channel
		.src_startofpacket  (router_008_src_startofpacket),                        //          .startofpacket
		.src_endofpacket    (router_008_src_endofpacket)                           //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_router_008 router_009 (
		.sink_ready         (kbandinput_1_descriptor_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (kbandinput_1_descriptor_slave_agent_rp_valid),         //          .valid
		.sink_data          (kbandinput_1_descriptor_slave_agent_rp_data),          //          .data
		.sink_startofpacket (kbandinput_1_descriptor_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (kbandinput_1_descriptor_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                        //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.src_ready          (router_009_src_ready),                                 //       src.ready
		.src_valid          (router_009_src_valid),                                 //          .valid
		.src_data           (router_009_src_data),                                  //          .data
		.src_channel        (router_009_src_channel),                               //          .channel
		.src_startofpacket  (router_009_src_startofpacket),                         //          .startofpacket
		.src_endofpacket    (router_009_src_endofpacket)                            //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_router_008 router_010 (
		.sink_ready         (kbandinput_2_descriptor_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (kbandinput_2_descriptor_slave_agent_rp_valid),         //          .valid
		.sink_data          (kbandinput_2_descriptor_slave_agent_rp_data),          //          .data
		.sink_startofpacket (kbandinput_2_descriptor_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (kbandinput_2_descriptor_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                        //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.src_ready          (router_010_src_ready),                                 //       src.ready
		.src_valid          (router_010_src_valid),                                 //          .valid
		.src_data           (router_010_src_data),                                  //          .data
		.src_channel        (router_010_src_channel),                               //          .channel
		.src_startofpacket  (router_010_src_startofpacket),                         //          .startofpacket
		.src_endofpacket    (router_010_src_endofpacket)                            //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_router_011 router_011 (
		.sink_ready         (onchip_mem_lw_s1_agent_rp_ready),                //      sink.ready
		.sink_valid         (onchip_mem_lw_s1_agent_rp_valid),                //          .valid
		.sink_data          (onchip_mem_lw_s1_agent_rp_data),                 //          .data
		.sink_startofpacket (onchip_mem_lw_s1_agent_rp_startofpacket),        //          .startofpacket
		.sink_endofpacket   (onchip_mem_lw_s1_agent_rp_endofpacket),          //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_011_src_ready),                           //       src.ready
		.src_valid          (router_011_src_valid),                           //          .valid
		.src_data           (router_011_src_data),                            //          .data
		.src_channel        (router_011_src_channel),                         //          .channel
		.src_startofpacket  (router_011_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_011_src_endofpacket)                      //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_router_005 router_012 (
		.sink_ready         (pio_0_s1_agent_rp_ready),                        //      sink.ready
		.sink_valid         (pio_0_s1_agent_rp_valid),                        //          .valid
		.sink_data          (pio_0_s1_agent_rp_data),                         //          .data
		.sink_startofpacket (pio_0_s1_agent_rp_startofpacket),                //          .startofpacket
		.sink_endofpacket   (pio_0_s1_agent_rp_endofpacket),                  //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_012_src_ready),                           //       src.ready
		.src_valid          (router_012_src_valid),                           //          .valid
		.src_data           (router_012_src_data),                            //          .data
		.src_channel        (router_012_src_channel),                         //          .channel
		.src_startofpacket  (router_012_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_012_src_endofpacket)                      //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_router_013 router_013 (
		.sink_ready         (onchip_mem_lw2_s1_agent_rp_ready),               //      sink.ready
		.sink_valid         (onchip_mem_lw2_s1_agent_rp_valid),               //          .valid
		.sink_data          (onchip_mem_lw2_s1_agent_rp_data),                //          .data
		.sink_startofpacket (onchip_mem_lw2_s1_agent_rp_startofpacket),       //          .startofpacket
		.sink_endofpacket   (onchip_mem_lw2_s1_agent_rp_endofpacket),         //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_013_src_ready),                           //       src.ready
		.src_valid          (router_013_src_valid),                           //          .valid
		.src_data           (router_013_src_data),                            //          .data
		.src_channel        (router_013_src_channel),                         //          .channel
		.src_startofpacket  (router_013_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_013_src_endofpacket)                      //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_router_014 router_014 (
		.sink_ready         (ddr_s0_agent_rp_ready),                          //      sink.ready
		.sink_valid         (ddr_s0_agent_rp_valid),                          //          .valid
		.sink_data          (ddr_s0_agent_rp_data),                           //          .data
		.sink_startofpacket (ddr_s0_agent_rp_startofpacket),                  //          .startofpacket
		.sink_endofpacket   (ddr_s0_agent_rp_endofpacket),                    //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_014_src_ready),                           //       src.ready
		.src_valid          (router_014_src_valid),                           //          .valid
		.src_data           (router_014_src_data),                            //          .data
		.src_channel        (router_014_src_channel),                         //          .channel
		.src_startofpacket  (router_014_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_014_src_endofpacket)                      //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_router_015 router_015 (
		.sink_ready         (onchip_mem_fpga_slave_s1_agent_rp_ready),         //      sink.ready
		.sink_valid         (onchip_mem_fpga_slave_s1_agent_rp_valid),         //          .valid
		.sink_data          (onchip_mem_fpga_slave_s1_agent_rp_data),          //          .data
		.sink_startofpacket (onchip_mem_fpga_slave_s1_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (onchip_mem_fpga_slave_s1_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                   //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready          (router_015_src_ready),                            //       src.ready
		.src_valid          (router_015_src_valid),                            //          .valid
		.src_data           (router_015_src_data),                             //          .data
		.src_channel        (router_015_src_channel),                          //          .channel
		.src_startofpacket  (router_015_src_startofpacket),                    //          .startofpacket
		.src_endofpacket    (router_015_src_endofpacket)                       //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (99),
		.PKT_DEST_ID_L             (96),
		.PKT_SRC_ID_H              (95),
		.PKT_SRC_ID_L              (92),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (73),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (68),
		.PKT_TRANS_WRITE           (69),
		.MAX_OUTSTANDING_RESPONSES (1),
		.PIPELINED                 (0),
		.ST_DATA_W                 (113),
		.ST_CHANNEL_W              (11),
		.VALID_WIDTH               (11),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) mm_bridge_lw_m0_limiter (
		.clk                    (clk_0_clk_clk),                                  //       clk.clk
		.reset                  (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                               //  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                               //          .valid
		.cmd_sink_data          (router_src_data),                                //          .data
		.cmd_sink_channel       (router_src_channel),                             //          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                       //          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                         //          .endofpacket
		.cmd_src_ready          (mm_bridge_lw_m0_limiter_cmd_src_ready),          //   cmd_src.ready
		.cmd_src_data           (mm_bridge_lw_m0_limiter_cmd_src_data),           //          .data
		.cmd_src_channel        (mm_bridge_lw_m0_limiter_cmd_src_channel),        //          .channel
		.cmd_src_startofpacket  (mm_bridge_lw_m0_limiter_cmd_src_startofpacket),  //          .startofpacket
		.cmd_src_endofpacket    (mm_bridge_lw_m0_limiter_cmd_src_endofpacket),    //          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                              //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                              //          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                            //          .channel
		.rsp_sink_data          (rsp_mux_src_data),                               //          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                      //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                        //          .endofpacket
		.rsp_src_ready          (mm_bridge_lw_m0_limiter_rsp_src_ready),          //   rsp_src.ready
		.rsp_src_valid          (mm_bridge_lw_m0_limiter_rsp_src_valid),          //          .valid
		.rsp_src_data           (mm_bridge_lw_m0_limiter_rsp_src_data),           //          .data
		.rsp_src_channel        (mm_bridge_lw_m0_limiter_rsp_src_channel),        //          .channel
		.rsp_src_startofpacket  (mm_bridge_lw_m0_limiter_rsp_src_startofpacket),  //          .startofpacket
		.rsp_src_endofpacket    (mm_bridge_lw_m0_limiter_rsp_src_endofpacket),    //          .endofpacket
		.cmd_src_valid          (mm_bridge_lw_m0_limiter_cmd_valid_data)          // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (72),
		.PKT_DEST_ID_L             (69),
		.PKT_SRC_ID_H              (68),
		.PKT_SRC_ID_L              (65),
		.PKT_BYTE_CNT_H            (54),
		.PKT_BYTE_CNT_L            (46),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_TRANS_POSTED          (41),
		.PKT_TRANS_WRITE           (42),
		.MAX_OUTSTANDING_RESPONSES (4),
		.PIPELINED                 (0),
		.ST_DATA_W                 (86),
		.ST_CHANNEL_W              (11),
		.VALID_WIDTH               (11),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) kbandinput_2_mm_read_limiter (
		.clk                    (clk_0_clk_clk),                                      //       clk.clk
		.reset                  (mm_bridge_LW_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.cmd_sink_ready         (router_001_src_ready),                               //  cmd_sink.ready
		.cmd_sink_valid         (router_001_src_valid),                               //          .valid
		.cmd_sink_data          (router_001_src_data),                                //          .data
		.cmd_sink_channel       (router_001_src_channel),                             //          .channel
		.cmd_sink_startofpacket (router_001_src_startofpacket),                       //          .startofpacket
		.cmd_sink_endofpacket   (router_001_src_endofpacket),                         //          .endofpacket
		.cmd_src_ready          (kbandinput_2_mm_read_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (kbandinput_2_mm_read_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (kbandinput_2_mm_read_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (kbandinput_2_mm_read_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (kbandinput_2_mm_read_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_001_src_ready),                              //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_001_src_valid),                              //          .valid
		.rsp_sink_channel       (rsp_mux_001_src_channel),                            //          .channel
		.rsp_sink_data          (rsp_mux_001_src_data),                               //          .data
		.rsp_sink_startofpacket (rsp_mux_001_src_startofpacket),                      //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_001_src_endofpacket),                        //          .endofpacket
		.rsp_src_ready          (kbandinput_2_mm_read_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (kbandinput_2_mm_read_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (kbandinput_2_mm_read_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (kbandinput_2_mm_read_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (kbandinput_2_mm_read_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (kbandinput_2_mm_read_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (kbandinput_2_mm_read_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (72),
		.PKT_DEST_ID_L             (69),
		.PKT_SRC_ID_H              (68),
		.PKT_SRC_ID_L              (65),
		.PKT_BYTE_CNT_H            (54),
		.PKT_BYTE_CNT_L            (46),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_TRANS_POSTED          (41),
		.PKT_TRANS_WRITE           (42),
		.MAX_OUTSTANDING_RESPONSES (4),
		.PIPELINED                 (0),
		.ST_DATA_W                 (86),
		.ST_CHANNEL_W              (11),
		.VALID_WIDTH               (11),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) kbandinput_1_mm_read_limiter (
		.clk                    (clk_0_clk_clk),                                      //       clk.clk
		.reset                  (mm_bridge_LW_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.cmd_sink_ready         (router_002_src_ready),                               //  cmd_sink.ready
		.cmd_sink_valid         (router_002_src_valid),                               //          .valid
		.cmd_sink_data          (router_002_src_data),                                //          .data
		.cmd_sink_channel       (router_002_src_channel),                             //          .channel
		.cmd_sink_startofpacket (router_002_src_startofpacket),                       //          .startofpacket
		.cmd_sink_endofpacket   (router_002_src_endofpacket),                         //          .endofpacket
		.cmd_src_ready          (kbandinput_1_mm_read_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (kbandinput_1_mm_read_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (kbandinput_1_mm_read_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (kbandinput_1_mm_read_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (kbandinput_1_mm_read_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_002_src_ready),                              //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_002_src_valid),                              //          .valid
		.rsp_sink_channel       (rsp_mux_002_src_channel),                            //          .channel
		.rsp_sink_data          (rsp_mux_002_src_data),                               //          .data
		.rsp_sink_startofpacket (rsp_mux_002_src_startofpacket),                      //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_002_src_endofpacket),                        //          .endofpacket
		.rsp_src_ready          (kbandinput_1_mm_read_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (kbandinput_1_mm_read_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (kbandinput_1_mm_read_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (kbandinput_1_mm_read_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (kbandinput_1_mm_read_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (kbandinput_1_mm_read_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (kbandinput_1_mm_read_limiter_cmd_valid_data)         // cmd_valid.data
	);

	KBandIPsubAffine_mm_interconnect_0_cmd_demux cmd_demux (
		.clk                (clk_0_clk_clk),                                  //        clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), //  clk_reset.reset
		.sink_ready         (mm_bridge_lw_m0_limiter_cmd_src_ready),          //       sink.ready
		.sink_channel       (mm_bridge_lw_m0_limiter_cmd_src_channel),        //           .channel
		.sink_data          (mm_bridge_lw_m0_limiter_cmd_src_data),           //           .data
		.sink_startofpacket (mm_bridge_lw_m0_limiter_cmd_src_startofpacket),  //           .startofpacket
		.sink_endofpacket   (mm_bridge_lw_m0_limiter_cmd_src_endofpacket),    //           .endofpacket
		.sink_valid         (mm_bridge_lw_m0_limiter_cmd_valid_data),         // sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                           //       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                           //           .valid
		.src0_data          (cmd_demux_src0_data),                            //           .data
		.src0_channel       (cmd_demux_src0_channel),                         //           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                   //           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                     //           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                           //       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                           //           .valid
		.src1_data          (cmd_demux_src1_data),                            //           .data
		.src1_channel       (cmd_demux_src1_channel),                         //           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                   //           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket),                     //           .endofpacket
		.src2_ready         (cmd_demux_src2_ready),                           //       src2.ready
		.src2_valid         (cmd_demux_src2_valid),                           //           .valid
		.src2_data          (cmd_demux_src2_data),                            //           .data
		.src2_channel       (cmd_demux_src2_channel),                         //           .channel
		.src2_startofpacket (cmd_demux_src2_startofpacket),                   //           .startofpacket
		.src2_endofpacket   (cmd_demux_src2_endofpacket),                     //           .endofpacket
		.src3_ready         (cmd_demux_src3_ready),                           //       src3.ready
		.src3_valid         (cmd_demux_src3_valid),                           //           .valid
		.src3_data          (cmd_demux_src3_data),                            //           .data
		.src3_channel       (cmd_demux_src3_channel),                         //           .channel
		.src3_startofpacket (cmd_demux_src3_startofpacket),                   //           .startofpacket
		.src3_endofpacket   (cmd_demux_src3_endofpacket),                     //           .endofpacket
		.src4_ready         (cmd_demux_src4_ready),                           //       src4.ready
		.src4_valid         (cmd_demux_src4_valid),                           //           .valid
		.src4_data          (cmd_demux_src4_data),                            //           .data
		.src4_channel       (cmd_demux_src4_channel),                         //           .channel
		.src4_startofpacket (cmd_demux_src4_startofpacket),                   //           .startofpacket
		.src4_endofpacket   (cmd_demux_src4_endofpacket),                     //           .endofpacket
		.src5_ready         (cmd_demux_src5_ready),                           //       src5.ready
		.src5_valid         (cmd_demux_src5_valid),                           //           .valid
		.src5_data          (cmd_demux_src5_data),                            //           .data
		.src5_channel       (cmd_demux_src5_channel),                         //           .channel
		.src5_startofpacket (cmd_demux_src5_startofpacket),                   //           .startofpacket
		.src5_endofpacket   (cmd_demux_src5_endofpacket),                     //           .endofpacket
		.src6_ready         (cmd_demux_src6_ready),                           //       src6.ready
		.src6_valid         (cmd_demux_src6_valid),                           //           .valid
		.src6_data          (cmd_demux_src6_data),                            //           .data
		.src6_channel       (cmd_demux_src6_channel),                         //           .channel
		.src6_startofpacket (cmd_demux_src6_startofpacket),                   //           .startofpacket
		.src6_endofpacket   (cmd_demux_src6_endofpacket),                     //           .endofpacket
		.src7_ready         (cmd_demux_src7_ready),                           //       src7.ready
		.src7_valid         (cmd_demux_src7_valid),                           //           .valid
		.src7_data          (cmd_demux_src7_data),                            //           .data
		.src7_channel       (cmd_demux_src7_channel),                         //           .channel
		.src7_startofpacket (cmd_demux_src7_startofpacket),                   //           .startofpacket
		.src7_endofpacket   (cmd_demux_src7_endofpacket),                     //           .endofpacket
		.src8_ready         (cmd_demux_src8_ready),                           //       src8.ready
		.src8_valid         (cmd_demux_src8_valid),                           //           .valid
		.src8_data          (cmd_demux_src8_data),                            //           .data
		.src8_channel       (cmd_demux_src8_channel),                         //           .channel
		.src8_startofpacket (cmd_demux_src8_startofpacket),                   //           .startofpacket
		.src8_endofpacket   (cmd_demux_src8_endofpacket)                      //           .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_cmd_demux_001 cmd_demux_001 (
		.clk                (clk_0_clk_clk),                                      //        clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset),     //  clk_reset.reset
		.sink_ready         (kbandinput_2_mm_read_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (kbandinput_2_mm_read_limiter_cmd_src_channel),       //           .channel
		.sink_data          (kbandinput_2_mm_read_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (kbandinput_2_mm_read_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (kbandinput_2_mm_read_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (kbandinput_2_mm_read_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_001_src0_ready),                           //       src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                           //           .valid
		.src0_data          (cmd_demux_001_src0_data),                            //           .data
		.src0_channel       (cmd_demux_001_src0_channel),                         //           .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),                   //           .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket),                     //           .endofpacket
		.src1_ready         (cmd_demux_001_src1_ready),                           //       src1.ready
		.src1_valid         (cmd_demux_001_src1_valid),                           //           .valid
		.src1_data          (cmd_demux_001_src1_data),                            //           .data
		.src1_channel       (cmd_demux_001_src1_channel),                         //           .channel
		.src1_startofpacket (cmd_demux_001_src1_startofpacket),                   //           .startofpacket
		.src1_endofpacket   (cmd_demux_001_src1_endofpacket)                      //           .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_cmd_demux_001 cmd_demux_002 (
		.clk                (clk_0_clk_clk),                                      //        clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset),     //  clk_reset.reset
		.sink_ready         (kbandinput_1_mm_read_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (kbandinput_1_mm_read_limiter_cmd_src_channel),       //           .channel
		.sink_data          (kbandinput_1_mm_read_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (kbandinput_1_mm_read_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (kbandinput_1_mm_read_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (kbandinput_1_mm_read_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_002_src0_ready),                           //       src0.ready
		.src0_valid         (cmd_demux_002_src0_valid),                           //           .valid
		.src0_data          (cmd_demux_002_src0_data),                            //           .data
		.src0_channel       (cmd_demux_002_src0_channel),                         //           .channel
		.src0_startofpacket (cmd_demux_002_src0_startofpacket),                   //           .startofpacket
		.src0_endofpacket   (cmd_demux_002_src0_endofpacket),                     //           .endofpacket
		.src1_ready         (cmd_demux_002_src1_ready),                           //       src1.ready
		.src1_valid         (cmd_demux_002_src1_valid),                           //           .valid
		.src1_data          (cmd_demux_002_src1_data),                            //           .data
		.src1_channel       (cmd_demux_002_src1_channel),                         //           .channel
		.src1_startofpacket (cmd_demux_002_src1_startofpacket),                   //           .startofpacket
		.src1_endofpacket   (cmd_demux_002_src1_endofpacket)                      //           .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_cmd_demux_003 cmd_demux_003 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_003_src_ready),                           //      sink.ready
		.sink_channel       (router_003_src_channel),                         //          .channel
		.sink_data          (router_003_src_data),                            //          .data
		.sink_startofpacket (router_003_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_003_src_valid),                           //          .valid
		.src0_ready         (cmd_demux_003_src0_ready),                       //      src0.ready
		.src0_valid         (cmd_demux_003_src0_valid),                       //          .valid
		.src0_data          (cmd_demux_003_src0_data),                        //          .data
		.src0_channel       (cmd_demux_003_src0_channel),                     //          .channel
		.src0_startofpacket (cmd_demux_003_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (cmd_demux_003_src0_endofpacket),                 //          .endofpacket
		.src1_ready         (cmd_demux_003_src1_ready),                       //      src1.ready
		.src1_valid         (cmd_demux_003_src1_valid),                       //          .valid
		.src1_data          (cmd_demux_003_src1_data),                        //          .data
		.src1_channel       (cmd_demux_003_src1_channel),                     //          .channel
		.src1_startofpacket (cmd_demux_003_src1_startofpacket),               //          .startofpacket
		.src1_endofpacket   (cmd_demux_003_src1_endofpacket)                  //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_cmd_demux_004 cmd_demux_004 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_004_src_ready),                           //      sink.ready
		.sink_channel       (router_004_src_channel),                         //          .channel
		.sink_data          (router_004_src_data),                            //          .data
		.sink_startofpacket (router_004_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_004_src_valid),                           //          .valid
		.src0_ready         (cmd_demux_004_src0_ready),                       //      src0.ready
		.src0_valid         (cmd_demux_004_src0_valid),                       //          .valid
		.src0_data          (cmd_demux_004_src0_data),                        //          .data
		.src0_channel       (cmd_demux_004_src0_channel),                     //          .channel
		.src0_startofpacket (cmd_demux_004_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (cmd_demux_004_src0_endofpacket)                  //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_cmd_mux cmd_mux (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                              //       src.ready
		.src_valid           (cmd_mux_src_valid),                              //          .valid
		.src_data            (cmd_mux_src_data),                               //          .data
		.src_channel         (cmd_mux_src_channel),                            //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                      //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                        //          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                           //     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                           //          .valid
		.sink0_channel       (cmd_demux_src0_channel),                         //          .channel
		.sink0_data          (cmd_demux_src0_data),                            //          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                   //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket)                      //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_cmd_mux cmd_mux_001 (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                          //          .valid
		.src_data            (cmd_mux_001_src_data),                           //          .data
		.src_channel         (cmd_mux_001_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                           //     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                           //          .valid
		.sink0_channel       (cmd_demux_src1_channel),                         //          .channel
		.sink0_data          (cmd_demux_src1_data),                            //          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),                   //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket)                      //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_cmd_mux cmd_mux_002 (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                          //          .valid
		.src_data            (cmd_mux_002_src_data),                           //          .data
		.src_channel         (cmd_mux_002_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (cmd_demux_src2_ready),                           //     sink0.ready
		.sink0_valid         (cmd_demux_src2_valid),                           //          .valid
		.sink0_channel       (cmd_demux_src2_channel),                         //          .channel
		.sink0_data          (cmd_demux_src2_data),                            //          .data
		.sink0_startofpacket (cmd_demux_src2_startofpacket),                   //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src2_endofpacket)                      //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_cmd_mux_003 cmd_mux_003 (
		.clk                 (clk_0_clk_clk),                                                                       //       clk.clk
		.reset               (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                                      // clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                                                               //       src.ready
		.src_valid           (cmd_mux_003_src_valid),                                                               //          .valid
		.src_data            (cmd_mux_003_src_data),                                                                //          .data
		.src_channel         (cmd_mux_003_src_channel),                                                             //          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),                                                       //          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                                                         //          .endofpacket
		.sink0_ready         (mm_bridge_lw_m0_to_kbandoutput_descriptor_slave_cmd_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (mm_bridge_lw_m0_to_kbandoutput_descriptor_slave_cmd_width_adapter_src_valid),         //          .valid
		.sink0_channel       (mm_bridge_lw_m0_to_kbandoutput_descriptor_slave_cmd_width_adapter_src_channel),       //          .channel
		.sink0_data          (mm_bridge_lw_m0_to_kbandoutput_descriptor_slave_cmd_width_adapter_src_data),          //          .data
		.sink0_startofpacket (mm_bridge_lw_m0_to_kbandoutput_descriptor_slave_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (mm_bridge_lw_m0_to_kbandoutput_descriptor_slave_cmd_width_adapter_src_endofpacket)    //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_cmd_mux_003 cmd_mux_004 (
		.clk                 (clk_0_clk_clk),                                                                        //       clk.clk
		.reset               (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                                       // clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                                                                //       src.ready
		.src_valid           (cmd_mux_004_src_valid),                                                                //          .valid
		.src_data            (cmd_mux_004_src_data),                                                                 //          .data
		.src_channel         (cmd_mux_004_src_channel),                                                              //          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),                                                        //          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),                                                          //          .endofpacket
		.sink0_ready         (mm_bridge_lw_m0_to_kbandinput_1_descriptor_slave_cmd_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (mm_bridge_lw_m0_to_kbandinput_1_descriptor_slave_cmd_width_adapter_src_valid),         //          .valid
		.sink0_channel       (mm_bridge_lw_m0_to_kbandinput_1_descriptor_slave_cmd_width_adapter_src_channel),       //          .channel
		.sink0_data          (mm_bridge_lw_m0_to_kbandinput_1_descriptor_slave_cmd_width_adapter_src_data),          //          .data
		.sink0_startofpacket (mm_bridge_lw_m0_to_kbandinput_1_descriptor_slave_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (mm_bridge_lw_m0_to_kbandinput_1_descriptor_slave_cmd_width_adapter_src_endofpacket)    //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_cmd_mux_003 cmd_mux_005 (
		.clk                 (clk_0_clk_clk),                                                                        //       clk.clk
		.reset               (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                                       // clk_reset.reset
		.src_ready           (cmd_mux_005_src_ready),                                                                //       src.ready
		.src_valid           (cmd_mux_005_src_valid),                                                                //          .valid
		.src_data            (cmd_mux_005_src_data),                                                                 //          .data
		.src_channel         (cmd_mux_005_src_channel),                                                              //          .channel
		.src_startofpacket   (cmd_mux_005_src_startofpacket),                                                        //          .startofpacket
		.src_endofpacket     (cmd_mux_005_src_endofpacket),                                                          //          .endofpacket
		.sink0_ready         (mm_bridge_lw_m0_to_kbandinput_2_descriptor_slave_cmd_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (mm_bridge_lw_m0_to_kbandinput_2_descriptor_slave_cmd_width_adapter_src_valid),         //          .valid
		.sink0_channel       (mm_bridge_lw_m0_to_kbandinput_2_descriptor_slave_cmd_width_adapter_src_channel),       //          .channel
		.sink0_data          (mm_bridge_lw_m0_to_kbandinput_2_descriptor_slave_cmd_width_adapter_src_data),          //          .data
		.sink0_startofpacket (mm_bridge_lw_m0_to_kbandinput_2_descriptor_slave_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (mm_bridge_lw_m0_to_kbandinput_2_descriptor_slave_cmd_width_adapter_src_endofpacket)    //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_cmd_mux_006 cmd_mux_006 (
		.clk                 (clk_0_clk_clk),                                                                //       clk.clk
		.reset               (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                               // clk_reset.reset
		.src_ready           (cmd_mux_006_src_ready),                                                        //       src.ready
		.src_valid           (cmd_mux_006_src_valid),                                                        //          .valid
		.src_data            (cmd_mux_006_src_data),                                                         //          .data
		.src_channel         (cmd_mux_006_src_channel),                                                      //          .channel
		.src_startofpacket   (cmd_mux_006_src_startofpacket),                                                //          .startofpacket
		.src_endofpacket     (cmd_mux_006_src_endofpacket),                                                  //          .endofpacket
		.sink0_ready         (cmd_demux_src6_ready),                                                         //     sink0.ready
		.sink0_valid         (cmd_demux_src6_valid),                                                         //          .valid
		.sink0_channel       (cmd_demux_src6_channel),                                                       //          .channel
		.sink0_data          (cmd_demux_src6_data),                                                          //          .data
		.sink0_startofpacket (cmd_demux_src6_startofpacket),                                                 //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src6_endofpacket),                                                   //          .endofpacket
		.sink1_ready         (kbandinput_1_mm_read_to_onchip_mem_lw_s1_cmd_width_adapter_src_ready),         //     sink1.ready
		.sink1_valid         (kbandinput_1_mm_read_to_onchip_mem_lw_s1_cmd_width_adapter_src_valid),         //          .valid
		.sink1_channel       (kbandinput_1_mm_read_to_onchip_mem_lw_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink1_data          (kbandinput_1_mm_read_to_onchip_mem_lw_s1_cmd_width_adapter_src_data),          //          .data
		.sink1_startofpacket (kbandinput_1_mm_read_to_onchip_mem_lw_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink1_endofpacket   (kbandinput_1_mm_read_to_onchip_mem_lw_s1_cmd_width_adapter_src_endofpacket)    //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_cmd_mux cmd_mux_007 (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_007_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_007_src_valid),                          //          .valid
		.src_data            (cmd_mux_007_src_data),                           //          .data
		.src_channel         (cmd_mux_007_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_007_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_007_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (cmd_demux_src7_ready),                           //     sink0.ready
		.sink0_valid         (cmd_demux_src7_valid),                           //          .valid
		.sink0_channel       (cmd_demux_src7_channel),                         //          .channel
		.sink0_data          (cmd_demux_src7_data),                            //          .data
		.sink0_startofpacket (cmd_demux_src7_startofpacket),                   //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src7_endofpacket)                      //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_cmd_mux_006 cmd_mux_008 (
		.clk                 (clk_0_clk_clk),                                                                 //       clk.clk
		.reset               (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                                // clk_reset.reset
		.src_ready           (cmd_mux_008_src_ready),                                                         //       src.ready
		.src_valid           (cmd_mux_008_src_valid),                                                         //          .valid
		.src_data            (cmd_mux_008_src_data),                                                          //          .data
		.src_channel         (cmd_mux_008_src_channel),                                                       //          .channel
		.src_startofpacket   (cmd_mux_008_src_startofpacket),                                                 //          .startofpacket
		.src_endofpacket     (cmd_mux_008_src_endofpacket),                                                   //          .endofpacket
		.sink0_ready         (cmd_demux_src8_ready),                                                          //     sink0.ready
		.sink0_valid         (cmd_demux_src8_valid),                                                          //          .valid
		.sink0_channel       (cmd_demux_src8_channel),                                                        //          .channel
		.sink0_data          (cmd_demux_src8_data),                                                           //          .data
		.sink0_startofpacket (cmd_demux_src8_startofpacket),                                                  //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src8_endofpacket),                                                    //          .endofpacket
		.sink1_ready         (kbandinput_2_mm_read_to_onchip_mem_lw2_s1_cmd_width_adapter_src_ready),         //     sink1.ready
		.sink1_valid         (kbandinput_2_mm_read_to_onchip_mem_lw2_s1_cmd_width_adapter_src_valid),         //          .valid
		.sink1_channel       (kbandinput_2_mm_read_to_onchip_mem_lw2_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink1_data          (kbandinput_2_mm_read_to_onchip_mem_lw2_s1_cmd_width_adapter_src_data),          //          .data
		.sink1_startofpacket (kbandinput_2_mm_read_to_onchip_mem_lw2_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink1_endofpacket   (kbandinput_2_mm_read_to_onchip_mem_lw2_s1_cmd_width_adapter_src_endofpacket)    //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_cmd_mux_009 cmd_mux_009 (
		.clk                 (clk_0_clk_clk),                                                      //       clk.clk
		.reset               (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                     // clk_reset.reset
		.src_ready           (cmd_mux_009_src_ready),                                              //       src.ready
		.src_valid           (cmd_mux_009_src_valid),                                              //          .valid
		.src_data            (cmd_mux_009_src_data),                                               //          .data
		.src_channel         (cmd_mux_009_src_channel),                                            //          .channel
		.src_startofpacket   (cmd_mux_009_src_startofpacket),                                      //          .startofpacket
		.src_endofpacket     (cmd_mux_009_src_endofpacket),                                        //          .endofpacket
		.sink0_ready         (kbandinput_2_mm_read_to_ddr_s0_cmd_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (kbandinput_2_mm_read_to_ddr_s0_cmd_width_adapter_src_valid),         //          .valid
		.sink0_channel       (kbandinput_2_mm_read_to_ddr_s0_cmd_width_adapter_src_channel),       //          .channel
		.sink0_data          (kbandinput_2_mm_read_to_ddr_s0_cmd_width_adapter_src_data),          //          .data
		.sink0_startofpacket (kbandinput_2_mm_read_to_ddr_s0_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (kbandinput_2_mm_read_to_ddr_s0_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink1_ready         (kbandinput_1_mm_read_to_ddr_s0_cmd_width_adapter_src_ready),         //     sink1.ready
		.sink1_valid         (kbandinput_1_mm_read_to_ddr_s0_cmd_width_adapter_src_valid),         //          .valid
		.sink1_channel       (kbandinput_1_mm_read_to_ddr_s0_cmd_width_adapter_src_channel),       //          .channel
		.sink1_data          (kbandinput_1_mm_read_to_ddr_s0_cmd_width_adapter_src_data),          //          .data
		.sink1_startofpacket (kbandinput_1_mm_read_to_ddr_s0_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink1_endofpacket   (kbandinput_1_mm_read_to_ddr_s0_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink2_ready         (cmd_demux_003_src0_ready),                                           //     sink2.ready
		.sink2_valid         (cmd_demux_003_src0_valid),                                           //          .valid
		.sink2_channel       (cmd_demux_003_src0_channel),                                         //          .channel
		.sink2_data          (cmd_demux_003_src0_data),                                            //          .data
		.sink2_startofpacket (cmd_demux_003_src0_startofpacket),                                   //          .startofpacket
		.sink2_endofpacket   (cmd_demux_003_src0_endofpacket)                                      //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_cmd_mux_010 cmd_mux_010 (
		.clk                 (clk_0_clk_clk),                                                                           //       clk.clk
		.reset               (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                                          // clk_reset.reset
		.src_ready           (cmd_mux_010_src_ready),                                                                   //       src.ready
		.src_valid           (cmd_mux_010_src_valid),                                                                   //          .valid
		.src_data            (cmd_mux_010_src_data),                                                                    //          .data
		.src_channel         (cmd_mux_010_src_channel),                                                                 //          .channel
		.src_startofpacket   (cmd_mux_010_src_startofpacket),                                                           //          .startofpacket
		.src_endofpacket     (cmd_mux_010_src_endofpacket),                                                             //          .endofpacket
		.sink0_ready         (cmd_demux_003_src1_ready),                                                                //     sink0.ready
		.sink0_valid         (cmd_demux_003_src1_valid),                                                                //          .valid
		.sink0_channel       (cmd_demux_003_src1_channel),                                                              //          .channel
		.sink0_data          (cmd_demux_003_src1_data),                                                                 //          .data
		.sink0_startofpacket (cmd_demux_003_src1_startofpacket),                                                        //          .startofpacket
		.sink0_endofpacket   (cmd_demux_003_src1_endofpacket),                                                          //          .endofpacket
		.sink1_ready         (mm_bridge_fpga_slave_m0_to_onchip_mem_fpga_slave_s1_cmd_width_adapter_src_ready),         //     sink1.ready
		.sink1_valid         (mm_bridge_fpga_slave_m0_to_onchip_mem_fpga_slave_s1_cmd_width_adapter_src_valid),         //          .valid
		.sink1_channel       (mm_bridge_fpga_slave_m0_to_onchip_mem_fpga_slave_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink1_data          (mm_bridge_fpga_slave_m0_to_onchip_mem_fpga_slave_s1_cmd_width_adapter_src_data),          //          .data
		.sink1_startofpacket (mm_bridge_fpga_slave_m0_to_onchip_mem_fpga_slave_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink1_endofpacket   (mm_bridge_fpga_slave_m0_to_onchip_mem_fpga_slave_s1_cmd_width_adapter_src_endofpacket)    //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_rsp_demux rsp_demux (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_005_src_ready),                           //      sink.ready
		.sink_channel       (router_005_src_channel),                         //          .channel
		.sink_data          (router_005_src_data),                            //          .data
		.sink_startofpacket (router_005_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_005_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_src0_ready),                           //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                           //          .valid
		.src0_data          (rsp_demux_src0_data),                            //          .data
		.src0_channel       (rsp_demux_src0_channel),                         //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                   //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket)                      //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_rsp_demux rsp_demux_001 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_006_src_ready),                           //      sink.ready
		.sink_channel       (router_006_src_channel),                         //          .channel
		.sink_data          (router_006_src_data),                            //          .data
		.sink_startofpacket (router_006_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_006_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_006_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_001_src0_data),                        //          .data
		.src0_channel       (rsp_demux_001_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket)                  //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_rsp_demux rsp_demux_002 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_007_src_ready),                           //      sink.ready
		.sink_channel       (router_007_src_channel),                         //          .channel
		.sink_data          (router_007_src_data),                            //          .data
		.sink_startofpacket (router_007_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_007_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_007_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_002_src0_data),                        //          .data
		.src0_channel       (rsp_demux_002_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket)                  //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_rsp_demux_003 rsp_demux_003 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_008_src_ready),                           //      sink.ready
		.sink_channel       (router_008_src_channel),                         //          .channel
		.sink_data          (router_008_src_data),                            //          .data
		.sink_startofpacket (router_008_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_008_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_008_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_003_src0_data),                        //          .data
		.src0_channel       (rsp_demux_003_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket)                  //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_rsp_demux_003 rsp_demux_004 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_009_src_ready),                           //      sink.ready
		.sink_channel       (router_009_src_channel),                         //          .channel
		.sink_data          (router_009_src_data),                            //          .data
		.sink_startofpacket (router_009_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_009_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_009_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_004_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_004_src0_data),                        //          .data
		.src0_channel       (rsp_demux_004_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket)                  //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_rsp_demux_003 rsp_demux_005 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_010_src_ready),                           //      sink.ready
		.sink_channel       (router_010_src_channel),                         //          .channel
		.sink_data          (router_010_src_data),                            //          .data
		.sink_startofpacket (router_010_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_010_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_010_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_005_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_005_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_005_src0_data),                        //          .data
		.src0_channel       (rsp_demux_005_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_005_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_005_src0_endofpacket)                  //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_rsp_demux_006 rsp_demux_006 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_011_src_ready),                           //      sink.ready
		.sink_channel       (router_011_src_channel),                         //          .channel
		.sink_data          (router_011_src_data),                            //          .data
		.sink_startofpacket (router_011_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_011_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_011_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_006_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_006_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_006_src0_data),                        //          .data
		.src0_channel       (rsp_demux_006_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_006_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_006_src0_endofpacket),                 //          .endofpacket
		.src1_ready         (rsp_demux_006_src1_ready),                       //      src1.ready
		.src1_valid         (rsp_demux_006_src1_valid),                       //          .valid
		.src1_data          (rsp_demux_006_src1_data),                        //          .data
		.src1_channel       (rsp_demux_006_src1_channel),                     //          .channel
		.src1_startofpacket (rsp_demux_006_src1_startofpacket),               //          .startofpacket
		.src1_endofpacket   (rsp_demux_006_src1_endofpacket)                  //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_rsp_demux rsp_demux_007 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_012_src_ready),                           //      sink.ready
		.sink_channel       (router_012_src_channel),                         //          .channel
		.sink_data          (router_012_src_data),                            //          .data
		.sink_startofpacket (router_012_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_012_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_012_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_007_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_007_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_007_src0_data),                        //          .data
		.src0_channel       (rsp_demux_007_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_007_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_007_src0_endofpacket)                  //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_rsp_demux_006 rsp_demux_008 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_013_src_ready),                           //      sink.ready
		.sink_channel       (router_013_src_channel),                         //          .channel
		.sink_data          (router_013_src_data),                            //          .data
		.sink_startofpacket (router_013_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_013_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_013_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_008_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_008_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_008_src0_data),                        //          .data
		.src0_channel       (rsp_demux_008_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_008_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_008_src0_endofpacket),                 //          .endofpacket
		.src1_ready         (rsp_demux_008_src1_ready),                       //      src1.ready
		.src1_valid         (rsp_demux_008_src1_valid),                       //          .valid
		.src1_data          (rsp_demux_008_src1_data),                        //          .data
		.src1_channel       (rsp_demux_008_src1_channel),                     //          .channel
		.src1_startofpacket (rsp_demux_008_src1_startofpacket),               //          .startofpacket
		.src1_endofpacket   (rsp_demux_008_src1_endofpacket)                  //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_rsp_demux_009 rsp_demux_009 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_014_src_ready),                           //      sink.ready
		.sink_channel       (router_014_src_channel),                         //          .channel
		.sink_data          (router_014_src_data),                            //          .data
		.sink_startofpacket (router_014_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_014_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_014_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_009_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_009_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_009_src0_data),                        //          .data
		.src0_channel       (rsp_demux_009_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_009_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_009_src0_endofpacket),                 //          .endofpacket
		.src1_ready         (rsp_demux_009_src1_ready),                       //      src1.ready
		.src1_valid         (rsp_demux_009_src1_valid),                       //          .valid
		.src1_data          (rsp_demux_009_src1_data),                        //          .data
		.src1_channel       (rsp_demux_009_src1_channel),                     //          .channel
		.src1_startofpacket (rsp_demux_009_src1_startofpacket),               //          .startofpacket
		.src1_endofpacket   (rsp_demux_009_src1_endofpacket),                 //          .endofpacket
		.src2_ready         (rsp_demux_009_src2_ready),                       //      src2.ready
		.src2_valid         (rsp_demux_009_src2_valid),                       //          .valid
		.src2_data          (rsp_demux_009_src2_data),                        //          .data
		.src2_channel       (rsp_demux_009_src2_channel),                     //          .channel
		.src2_startofpacket (rsp_demux_009_src2_startofpacket),               //          .startofpacket
		.src2_endofpacket   (rsp_demux_009_src2_endofpacket)                  //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_cmd_demux_003 rsp_demux_010 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_015_src_ready),                           //      sink.ready
		.sink_channel       (router_015_src_channel),                         //          .channel
		.sink_data          (router_015_src_data),                            //          .data
		.sink_startofpacket (router_015_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_015_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_015_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_010_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_010_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_010_src0_data),                        //          .data
		.src0_channel       (rsp_demux_010_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_010_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_010_src0_endofpacket),                 //          .endofpacket
		.src1_ready         (rsp_demux_010_src1_ready),                       //      src1.ready
		.src1_valid         (rsp_demux_010_src1_valid),                       //          .valid
		.src1_data          (rsp_demux_010_src1_data),                        //          .data
		.src1_channel       (rsp_demux_010_src1_channel),                     //          .channel
		.src1_startofpacket (rsp_demux_010_src1_startofpacket),               //          .startofpacket
		.src1_endofpacket   (rsp_demux_010_src1_endofpacket)                  //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_rsp_mux rsp_mux (
		.clk                 (clk_0_clk_clk),                                                                        //       clk.clk
		.reset               (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                                       // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                                                    //       src.ready
		.src_valid           (rsp_mux_src_valid),                                                                    //          .valid
		.src_data            (rsp_mux_src_data),                                                                     //          .data
		.src_channel         (rsp_mux_src_channel),                                                                  //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                                                            //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                                                              //          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                                                                 //     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                                                                 //          .valid
		.sink0_channel       (rsp_demux_src0_channel),                                                               //          .channel
		.sink0_data          (rsp_demux_src0_data),                                                                  //          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                                                         //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),                                                           //          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                                                             //     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                                                             //          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),                                                           //          .channel
		.sink1_data          (rsp_demux_001_src0_data),                                                              //          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),                                                     //          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket),                                                       //          .endofpacket
		.sink2_ready         (rsp_demux_002_src0_ready),                                                             //     sink2.ready
		.sink2_valid         (rsp_demux_002_src0_valid),                                                             //          .valid
		.sink2_channel       (rsp_demux_002_src0_channel),                                                           //          .channel
		.sink2_data          (rsp_demux_002_src0_data),                                                              //          .data
		.sink2_startofpacket (rsp_demux_002_src0_startofpacket),                                                     //          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src0_endofpacket),                                                       //          .endofpacket
		.sink3_ready         (kbandoutput_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_ready),          //     sink3.ready
		.sink3_valid         (kbandoutput_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_valid),          //          .valid
		.sink3_channel       (kbandoutput_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_channel),        //          .channel
		.sink3_data          (kbandoutput_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_data),           //          .data
		.sink3_startofpacket (kbandoutput_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_startofpacket),  //          .startofpacket
		.sink3_endofpacket   (kbandoutput_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_endofpacket),    //          .endofpacket
		.sink4_ready         (kbandinput_1_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_ready),         //     sink4.ready
		.sink4_valid         (kbandinput_1_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_valid),         //          .valid
		.sink4_channel       (kbandinput_1_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_channel),       //          .channel
		.sink4_data          (kbandinput_1_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_data),          //          .data
		.sink4_startofpacket (kbandinput_1_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink4_endofpacket   (kbandinput_1_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink5_ready         (kbandinput_2_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_ready),         //     sink5.ready
		.sink5_valid         (kbandinput_2_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_valid),         //          .valid
		.sink5_channel       (kbandinput_2_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_channel),       //          .channel
		.sink5_data          (kbandinput_2_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_data),          //          .data
		.sink5_startofpacket (kbandinput_2_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink5_endofpacket   (kbandinput_2_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink6_ready         (rsp_demux_006_src0_ready),                                                             //     sink6.ready
		.sink6_valid         (rsp_demux_006_src0_valid),                                                             //          .valid
		.sink6_channel       (rsp_demux_006_src0_channel),                                                           //          .channel
		.sink6_data          (rsp_demux_006_src0_data),                                                              //          .data
		.sink6_startofpacket (rsp_demux_006_src0_startofpacket),                                                     //          .startofpacket
		.sink6_endofpacket   (rsp_demux_006_src0_endofpacket),                                                       //          .endofpacket
		.sink7_ready         (rsp_demux_007_src0_ready),                                                             //     sink7.ready
		.sink7_valid         (rsp_demux_007_src0_valid),                                                             //          .valid
		.sink7_channel       (rsp_demux_007_src0_channel),                                                           //          .channel
		.sink7_data          (rsp_demux_007_src0_data),                                                              //          .data
		.sink7_startofpacket (rsp_demux_007_src0_startofpacket),                                                     //          .startofpacket
		.sink7_endofpacket   (rsp_demux_007_src0_endofpacket),                                                       //          .endofpacket
		.sink8_ready         (rsp_demux_008_src0_ready),                                                             //     sink8.ready
		.sink8_valid         (rsp_demux_008_src0_valid),                                                             //          .valid
		.sink8_channel       (rsp_demux_008_src0_channel),                                                           //          .channel
		.sink8_data          (rsp_demux_008_src0_data),                                                              //          .data
		.sink8_startofpacket (rsp_demux_008_src0_startofpacket),                                                     //          .startofpacket
		.sink8_endofpacket   (rsp_demux_008_src0_endofpacket)                                                        //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_rsp_mux_001 rsp_mux_001 (
		.clk                 (clk_0_clk_clk),                                                                 //       clk.clk
		.reset               (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                                // clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                                                         //       src.ready
		.src_valid           (rsp_mux_001_src_valid),                                                         //          .valid
		.src_data            (rsp_mux_001_src_data),                                                          //          .data
		.src_channel         (rsp_mux_001_src_channel),                                                       //          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),                                                 //          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                                                   //          .endofpacket
		.sink0_ready         (onchip_mem_lw2_s1_to_kbandinput_2_mm_read_rsp_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (onchip_mem_lw2_s1_to_kbandinput_2_mm_read_rsp_width_adapter_src_valid),         //          .valid
		.sink0_channel       (onchip_mem_lw2_s1_to_kbandinput_2_mm_read_rsp_width_adapter_src_channel),       //          .channel
		.sink0_data          (onchip_mem_lw2_s1_to_kbandinput_2_mm_read_rsp_width_adapter_src_data),          //          .data
		.sink0_startofpacket (onchip_mem_lw2_s1_to_kbandinput_2_mm_read_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (onchip_mem_lw2_s1_to_kbandinput_2_mm_read_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink1_ready         (ddr_s0_to_kbandinput_2_mm_read_rsp_width_adapter_src_ready),                    //     sink1.ready
		.sink1_valid         (ddr_s0_to_kbandinput_2_mm_read_rsp_width_adapter_src_valid),                    //          .valid
		.sink1_channel       (ddr_s0_to_kbandinput_2_mm_read_rsp_width_adapter_src_channel),                  //          .channel
		.sink1_data          (ddr_s0_to_kbandinput_2_mm_read_rsp_width_adapter_src_data),                     //          .data
		.sink1_startofpacket (ddr_s0_to_kbandinput_2_mm_read_rsp_width_adapter_src_startofpacket),            //          .startofpacket
		.sink1_endofpacket   (ddr_s0_to_kbandinput_2_mm_read_rsp_width_adapter_src_endofpacket)               //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_rsp_mux_001 rsp_mux_002 (
		.clk                 (clk_0_clk_clk),                                                                //       clk.clk
		.reset               (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                               // clk_reset.reset
		.src_ready           (rsp_mux_002_src_ready),                                                        //       src.ready
		.src_valid           (rsp_mux_002_src_valid),                                                        //          .valid
		.src_data            (rsp_mux_002_src_data),                                                         //          .data
		.src_channel         (rsp_mux_002_src_channel),                                                      //          .channel
		.src_startofpacket   (rsp_mux_002_src_startofpacket),                                                //          .startofpacket
		.src_endofpacket     (rsp_mux_002_src_endofpacket),                                                  //          .endofpacket
		.sink0_ready         (onchip_mem_lw_s1_to_kbandinput_1_mm_read_rsp_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (onchip_mem_lw_s1_to_kbandinput_1_mm_read_rsp_width_adapter_src_valid),         //          .valid
		.sink0_channel       (onchip_mem_lw_s1_to_kbandinput_1_mm_read_rsp_width_adapter_src_channel),       //          .channel
		.sink0_data          (onchip_mem_lw_s1_to_kbandinput_1_mm_read_rsp_width_adapter_src_data),          //          .data
		.sink0_startofpacket (onchip_mem_lw_s1_to_kbandinput_1_mm_read_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (onchip_mem_lw_s1_to_kbandinput_1_mm_read_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink1_ready         (ddr_s0_to_kbandinput_1_mm_read_rsp_width_adapter_src_ready),                   //     sink1.ready
		.sink1_valid         (ddr_s0_to_kbandinput_1_mm_read_rsp_width_adapter_src_valid),                   //          .valid
		.sink1_channel       (ddr_s0_to_kbandinput_1_mm_read_rsp_width_adapter_src_channel),                 //          .channel
		.sink1_data          (ddr_s0_to_kbandinput_1_mm_read_rsp_width_adapter_src_data),                    //          .data
		.sink1_startofpacket (ddr_s0_to_kbandinput_1_mm_read_rsp_width_adapter_src_startofpacket),           //          .startofpacket
		.sink1_endofpacket   (ddr_s0_to_kbandinput_1_mm_read_rsp_width_adapter_src_endofpacket)              //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_rsp_mux_003 rsp_mux_003 (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_003_src_ready),                          //       src.ready
		.src_valid           (rsp_mux_003_src_valid),                          //          .valid
		.src_data            (rsp_mux_003_src_data),                           //          .data
		.src_channel         (rsp_mux_003_src_channel),                        //          .channel
		.src_startofpacket   (rsp_mux_003_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (rsp_mux_003_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (rsp_demux_009_src2_ready),                       //     sink0.ready
		.sink0_valid         (rsp_demux_009_src2_valid),                       //          .valid
		.sink0_channel       (rsp_demux_009_src2_channel),                     //          .channel
		.sink0_data          (rsp_demux_009_src2_data),                        //          .data
		.sink0_startofpacket (rsp_demux_009_src2_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (rsp_demux_009_src2_endofpacket),                 //          .endofpacket
		.sink1_ready         (rsp_demux_010_src0_ready),                       //     sink1.ready
		.sink1_valid         (rsp_demux_010_src0_valid),                       //          .valid
		.sink1_channel       (rsp_demux_010_src0_channel),                     //          .channel
		.sink1_data          (rsp_demux_010_src0_data),                        //          .data
		.sink1_startofpacket (rsp_demux_010_src0_startofpacket),               //          .startofpacket
		.sink1_endofpacket   (rsp_demux_010_src0_endofpacket)                  //          .endofpacket
	);

	KBandIPsubAffine_mm_interconnect_0_rsp_mux_004 rsp_mux_004 (
		.clk                 (clk_0_clk_clk),                                                                           //       clk.clk
		.reset               (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                                          // clk_reset.reset
		.src_ready           (rsp_mux_004_src_ready),                                                                   //       src.ready
		.src_valid           (rsp_mux_004_src_valid),                                                                   //          .valid
		.src_data            (rsp_mux_004_src_data),                                                                    //          .data
		.src_channel         (rsp_mux_004_src_channel),                                                                 //          .channel
		.src_startofpacket   (rsp_mux_004_src_startofpacket),                                                           //          .startofpacket
		.src_endofpacket     (rsp_mux_004_src_endofpacket),                                                             //          .endofpacket
		.sink0_ready         (onchip_mem_fpga_slave_s1_to_mm_bridge_fpga_slave_m0_rsp_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (onchip_mem_fpga_slave_s1_to_mm_bridge_fpga_slave_m0_rsp_width_adapter_src_valid),         //          .valid
		.sink0_channel       (onchip_mem_fpga_slave_s1_to_mm_bridge_fpga_slave_m0_rsp_width_adapter_src_channel),       //          .channel
		.sink0_data          (onchip_mem_fpga_slave_s1_to_mm_bridge_fpga_slave_m0_rsp_width_adapter_src_data),          //          .data
		.sink0_startofpacket (onchip_mem_fpga_slave_s1_to_mm_bridge_fpga_slave_m0_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (onchip_mem_fpga_slave_s1_to_mm_bridge_fpga_slave_m0_rsp_width_adapter_src_endofpacket)    //          .endofpacket
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (66),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (81),
		.IN_PKT_BYTE_CNT_L             (73),
		.IN_PKT_TRANS_COMPRESSED_READ  (67),
		.IN_PKT_TRANS_WRITE            (69),
		.IN_PKT_BURSTWRAP_H            (82),
		.IN_PKT_BURSTWRAP_L            (82),
		.IN_PKT_BURST_SIZE_H           (85),
		.IN_PKT_BURST_SIZE_L           (83),
		.IN_PKT_RESPONSE_STATUS_H      (109),
		.IN_PKT_RESPONSE_STATUS_L      (108),
		.IN_PKT_TRANS_EXCLUSIVE        (72),
		.IN_PKT_BURST_TYPE_H           (87),
		.IN_PKT_BURST_TYPE_L           (86),
		.IN_PKT_ORI_BURST_SIZE_L       (110),
		.IN_PKT_ORI_BURST_SIZE_H       (112),
		.IN_ST_DATA_W                  (113),
		.OUT_PKT_ADDR_H                (174),
		.OUT_PKT_ADDR_L                (144),
		.OUT_PKT_DATA_H                (127),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (143),
		.OUT_PKT_BYTEEN_L              (128),
		.OUT_PKT_BYTE_CNT_H            (189),
		.OUT_PKT_BYTE_CNT_L            (181),
		.OUT_PKT_TRANS_COMPRESSED_READ (175),
		.OUT_PKT_BURST_SIZE_H          (193),
		.OUT_PKT_BURST_SIZE_L          (191),
		.OUT_PKT_RESPONSE_STATUS_H     (217),
		.OUT_PKT_RESPONSE_STATUS_L     (216),
		.OUT_PKT_TRANS_EXCLUSIVE       (180),
		.OUT_PKT_BURST_TYPE_H          (195),
		.OUT_PKT_BURST_TYPE_L          (194),
		.OUT_PKT_ORI_BURST_SIZE_L      (218),
		.OUT_PKT_ORI_BURST_SIZE_H      (220),
		.OUT_ST_DATA_W                 (221),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) mm_bridge_lw_m0_to_kbandoutput_descriptor_slave_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                                                       //       clk.clk
		.reset                (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                                      // clk_reset.reset
		.in_valid             (cmd_demux_src3_valid),                                                                //      sink.valid
		.in_channel           (cmd_demux_src3_channel),                                                              //          .channel
		.in_startofpacket     (cmd_demux_src3_startofpacket),                                                        //          .startofpacket
		.in_endofpacket       (cmd_demux_src3_endofpacket),                                                          //          .endofpacket
		.in_ready             (cmd_demux_src3_ready),                                                                //          .ready
		.in_data              (cmd_demux_src3_data),                                                                 //          .data
		.out_endofpacket      (mm_bridge_lw_m0_to_kbandoutput_descriptor_slave_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (mm_bridge_lw_m0_to_kbandoutput_descriptor_slave_cmd_width_adapter_src_data),          //          .data
		.out_channel          (mm_bridge_lw_m0_to_kbandoutput_descriptor_slave_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (mm_bridge_lw_m0_to_kbandoutput_descriptor_slave_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (mm_bridge_lw_m0_to_kbandoutput_descriptor_slave_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (mm_bridge_lw_m0_to_kbandoutput_descriptor_slave_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                               // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (66),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (81),
		.IN_PKT_BYTE_CNT_L             (73),
		.IN_PKT_TRANS_COMPRESSED_READ  (67),
		.IN_PKT_TRANS_WRITE            (69),
		.IN_PKT_BURSTWRAP_H            (82),
		.IN_PKT_BURSTWRAP_L            (82),
		.IN_PKT_BURST_SIZE_H           (85),
		.IN_PKT_BURST_SIZE_L           (83),
		.IN_PKT_RESPONSE_STATUS_H      (109),
		.IN_PKT_RESPONSE_STATUS_L      (108),
		.IN_PKT_TRANS_EXCLUSIVE        (72),
		.IN_PKT_BURST_TYPE_H           (87),
		.IN_PKT_BURST_TYPE_L           (86),
		.IN_PKT_ORI_BURST_SIZE_L       (110),
		.IN_PKT_ORI_BURST_SIZE_H       (112),
		.IN_ST_DATA_W                  (113),
		.OUT_PKT_ADDR_H                (174),
		.OUT_PKT_ADDR_L                (144),
		.OUT_PKT_DATA_H                (127),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (143),
		.OUT_PKT_BYTEEN_L              (128),
		.OUT_PKT_BYTE_CNT_H            (189),
		.OUT_PKT_BYTE_CNT_L            (181),
		.OUT_PKT_TRANS_COMPRESSED_READ (175),
		.OUT_PKT_BURST_SIZE_H          (193),
		.OUT_PKT_BURST_SIZE_L          (191),
		.OUT_PKT_RESPONSE_STATUS_H     (217),
		.OUT_PKT_RESPONSE_STATUS_L     (216),
		.OUT_PKT_TRANS_EXCLUSIVE       (180),
		.OUT_PKT_BURST_TYPE_H          (195),
		.OUT_PKT_BURST_TYPE_L          (194),
		.OUT_PKT_ORI_BURST_SIZE_L      (218),
		.OUT_PKT_ORI_BURST_SIZE_H      (220),
		.OUT_ST_DATA_W                 (221),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) mm_bridge_lw_m0_to_kbandinput_1_descriptor_slave_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                                                        //       clk.clk
		.reset                (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                                       // clk_reset.reset
		.in_valid             (cmd_demux_src4_valid),                                                                 //      sink.valid
		.in_channel           (cmd_demux_src4_channel),                                                               //          .channel
		.in_startofpacket     (cmd_demux_src4_startofpacket),                                                         //          .startofpacket
		.in_endofpacket       (cmd_demux_src4_endofpacket),                                                           //          .endofpacket
		.in_ready             (cmd_demux_src4_ready),                                                                 //          .ready
		.in_data              (cmd_demux_src4_data),                                                                  //          .data
		.out_endofpacket      (mm_bridge_lw_m0_to_kbandinput_1_descriptor_slave_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (mm_bridge_lw_m0_to_kbandinput_1_descriptor_slave_cmd_width_adapter_src_data),          //          .data
		.out_channel          (mm_bridge_lw_m0_to_kbandinput_1_descriptor_slave_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (mm_bridge_lw_m0_to_kbandinput_1_descriptor_slave_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (mm_bridge_lw_m0_to_kbandinput_1_descriptor_slave_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (mm_bridge_lw_m0_to_kbandinput_1_descriptor_slave_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (66),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (81),
		.IN_PKT_BYTE_CNT_L             (73),
		.IN_PKT_TRANS_COMPRESSED_READ  (67),
		.IN_PKT_TRANS_WRITE            (69),
		.IN_PKT_BURSTWRAP_H            (82),
		.IN_PKT_BURSTWRAP_L            (82),
		.IN_PKT_BURST_SIZE_H           (85),
		.IN_PKT_BURST_SIZE_L           (83),
		.IN_PKT_RESPONSE_STATUS_H      (109),
		.IN_PKT_RESPONSE_STATUS_L      (108),
		.IN_PKT_TRANS_EXCLUSIVE        (72),
		.IN_PKT_BURST_TYPE_H           (87),
		.IN_PKT_BURST_TYPE_L           (86),
		.IN_PKT_ORI_BURST_SIZE_L       (110),
		.IN_PKT_ORI_BURST_SIZE_H       (112),
		.IN_ST_DATA_W                  (113),
		.OUT_PKT_ADDR_H                (174),
		.OUT_PKT_ADDR_L                (144),
		.OUT_PKT_DATA_H                (127),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (143),
		.OUT_PKT_BYTEEN_L              (128),
		.OUT_PKT_BYTE_CNT_H            (189),
		.OUT_PKT_BYTE_CNT_L            (181),
		.OUT_PKT_TRANS_COMPRESSED_READ (175),
		.OUT_PKT_BURST_SIZE_H          (193),
		.OUT_PKT_BURST_SIZE_L          (191),
		.OUT_PKT_RESPONSE_STATUS_H     (217),
		.OUT_PKT_RESPONSE_STATUS_L     (216),
		.OUT_PKT_TRANS_EXCLUSIVE       (180),
		.OUT_PKT_BURST_TYPE_H          (195),
		.OUT_PKT_BURST_TYPE_L          (194),
		.OUT_PKT_ORI_BURST_SIZE_L      (218),
		.OUT_PKT_ORI_BURST_SIZE_H      (220),
		.OUT_ST_DATA_W                 (221),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) mm_bridge_lw_m0_to_kbandinput_2_descriptor_slave_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                                                        //       clk.clk
		.reset                (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                                       // clk_reset.reset
		.in_valid             (cmd_demux_src5_valid),                                                                 //      sink.valid
		.in_channel           (cmd_demux_src5_channel),                                                               //          .channel
		.in_startofpacket     (cmd_demux_src5_startofpacket),                                                         //          .startofpacket
		.in_endofpacket       (cmd_demux_src5_endofpacket),                                                           //          .endofpacket
		.in_ready             (cmd_demux_src5_ready),                                                                 //          .ready
		.in_data              (cmd_demux_src5_data),                                                                  //          .data
		.out_endofpacket      (mm_bridge_lw_m0_to_kbandinput_2_descriptor_slave_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (mm_bridge_lw_m0_to_kbandinput_2_descriptor_slave_cmd_width_adapter_src_data),          //          .data
		.out_channel          (mm_bridge_lw_m0_to_kbandinput_2_descriptor_slave_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (mm_bridge_lw_m0_to_kbandinput_2_descriptor_slave_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (mm_bridge_lw_m0_to_kbandinput_2_descriptor_slave_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (mm_bridge_lw_m0_to_kbandinput_2_descriptor_slave_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (39),
		.IN_PKT_ADDR_L                 (9),
		.IN_PKT_DATA_H                 (7),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (8),
		.IN_PKT_BYTEEN_L               (8),
		.IN_PKT_BYTE_CNT_H             (54),
		.IN_PKT_BYTE_CNT_L             (46),
		.IN_PKT_TRANS_COMPRESSED_READ  (40),
		.IN_PKT_TRANS_WRITE            (42),
		.IN_PKT_BURSTWRAP_H            (55),
		.IN_PKT_BURSTWRAP_L            (55),
		.IN_PKT_BURST_SIZE_H           (58),
		.IN_PKT_BURST_SIZE_L           (56),
		.IN_PKT_RESPONSE_STATUS_H      (82),
		.IN_PKT_RESPONSE_STATUS_L      (81),
		.IN_PKT_TRANS_EXCLUSIVE        (45),
		.IN_PKT_BURST_TYPE_H           (60),
		.IN_PKT_BURST_TYPE_L           (59),
		.IN_PKT_ORI_BURST_SIZE_L       (83),
		.IN_PKT_ORI_BURST_SIZE_H       (85),
		.IN_ST_DATA_W                  (86),
		.OUT_PKT_ADDR_H                (66),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (81),
		.OUT_PKT_BYTE_CNT_L            (73),
		.OUT_PKT_TRANS_COMPRESSED_READ (67),
		.OUT_PKT_BURST_SIZE_H          (85),
		.OUT_PKT_BURST_SIZE_L          (83),
		.OUT_PKT_RESPONSE_STATUS_H     (109),
		.OUT_PKT_RESPONSE_STATUS_L     (108),
		.OUT_PKT_TRANS_EXCLUSIVE       (72),
		.OUT_PKT_BURST_TYPE_H          (87),
		.OUT_PKT_BURST_TYPE_L          (86),
		.OUT_PKT_ORI_BURST_SIZE_L      (110),
		.OUT_PKT_ORI_BURST_SIZE_H      (112),
		.OUT_ST_DATA_W                 (113),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) kbandinput_2_mm_read_to_onchip_mem_lw2_s1_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                                                 //       clk.clk
		.reset                (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                                // clk_reset.reset
		.in_valid             (cmd_demux_001_src0_valid),                                                      //      sink.valid
		.in_channel           (cmd_demux_001_src0_channel),                                                    //          .channel
		.in_startofpacket     (cmd_demux_001_src0_startofpacket),                                              //          .startofpacket
		.in_endofpacket       (cmd_demux_001_src0_endofpacket),                                                //          .endofpacket
		.in_ready             (cmd_demux_001_src0_ready),                                                      //          .ready
		.in_data              (cmd_demux_001_src0_data),                                                       //          .data
		.out_endofpacket      (kbandinput_2_mm_read_to_onchip_mem_lw2_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (kbandinput_2_mm_read_to_onchip_mem_lw2_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (kbandinput_2_mm_read_to_onchip_mem_lw2_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (kbandinput_2_mm_read_to_onchip_mem_lw2_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (kbandinput_2_mm_read_to_onchip_mem_lw2_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (kbandinput_2_mm_read_to_onchip_mem_lw2_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                         // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (39),
		.IN_PKT_ADDR_L                 (9),
		.IN_PKT_DATA_H                 (7),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (8),
		.IN_PKT_BYTEEN_L               (8),
		.IN_PKT_BYTE_CNT_H             (54),
		.IN_PKT_BYTE_CNT_L             (46),
		.IN_PKT_TRANS_COMPRESSED_READ  (40),
		.IN_PKT_TRANS_WRITE            (42),
		.IN_PKT_BURSTWRAP_H            (55),
		.IN_PKT_BURSTWRAP_L            (55),
		.IN_PKT_BURST_SIZE_H           (58),
		.IN_PKT_BURST_SIZE_L           (56),
		.IN_PKT_RESPONSE_STATUS_H      (82),
		.IN_PKT_RESPONSE_STATUS_L      (81),
		.IN_PKT_TRANS_EXCLUSIVE        (45),
		.IN_PKT_BURST_TYPE_H           (60),
		.IN_PKT_BURST_TYPE_L           (59),
		.IN_PKT_ORI_BURST_SIZE_L       (83),
		.IN_PKT_ORI_BURST_SIZE_H       (85),
		.IN_ST_DATA_W                  (86),
		.OUT_PKT_ADDR_H                (174),
		.OUT_PKT_ADDR_L                (144),
		.OUT_PKT_DATA_H                (127),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (143),
		.OUT_PKT_BYTEEN_L              (128),
		.OUT_PKT_BYTE_CNT_H            (189),
		.OUT_PKT_BYTE_CNT_L            (181),
		.OUT_PKT_TRANS_COMPRESSED_READ (175),
		.OUT_PKT_BURST_SIZE_H          (193),
		.OUT_PKT_BURST_SIZE_L          (191),
		.OUT_PKT_RESPONSE_STATUS_H     (217),
		.OUT_PKT_RESPONSE_STATUS_L     (216),
		.OUT_PKT_TRANS_EXCLUSIVE       (180),
		.OUT_PKT_BURST_TYPE_H          (195),
		.OUT_PKT_BURST_TYPE_L          (194),
		.OUT_PKT_ORI_BURST_SIZE_L      (218),
		.OUT_PKT_ORI_BURST_SIZE_H      (220),
		.OUT_ST_DATA_W                 (221),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) kbandinput_2_mm_read_to_ddr_s0_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                                      //       clk.clk
		.reset                (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                     // clk_reset.reset
		.in_valid             (cmd_demux_001_src1_valid),                                           //      sink.valid
		.in_channel           (cmd_demux_001_src1_channel),                                         //          .channel
		.in_startofpacket     (cmd_demux_001_src1_startofpacket),                                   //          .startofpacket
		.in_endofpacket       (cmd_demux_001_src1_endofpacket),                                     //          .endofpacket
		.in_ready             (cmd_demux_001_src1_ready),                                           //          .ready
		.in_data              (cmd_demux_001_src1_data),                                            //          .data
		.out_endofpacket      (kbandinput_2_mm_read_to_ddr_s0_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (kbandinput_2_mm_read_to_ddr_s0_cmd_width_adapter_src_data),          //          .data
		.out_channel          (kbandinput_2_mm_read_to_ddr_s0_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (kbandinput_2_mm_read_to_ddr_s0_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (kbandinput_2_mm_read_to_ddr_s0_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (kbandinput_2_mm_read_to_ddr_s0_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                              // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (39),
		.IN_PKT_ADDR_L                 (9),
		.IN_PKT_DATA_H                 (7),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (8),
		.IN_PKT_BYTEEN_L               (8),
		.IN_PKT_BYTE_CNT_H             (54),
		.IN_PKT_BYTE_CNT_L             (46),
		.IN_PKT_TRANS_COMPRESSED_READ  (40),
		.IN_PKT_TRANS_WRITE            (42),
		.IN_PKT_BURSTWRAP_H            (55),
		.IN_PKT_BURSTWRAP_L            (55),
		.IN_PKT_BURST_SIZE_H           (58),
		.IN_PKT_BURST_SIZE_L           (56),
		.IN_PKT_RESPONSE_STATUS_H      (82),
		.IN_PKT_RESPONSE_STATUS_L      (81),
		.IN_PKT_TRANS_EXCLUSIVE        (45),
		.IN_PKT_BURST_TYPE_H           (60),
		.IN_PKT_BURST_TYPE_L           (59),
		.IN_PKT_ORI_BURST_SIZE_L       (83),
		.IN_PKT_ORI_BURST_SIZE_H       (85),
		.IN_ST_DATA_W                  (86),
		.OUT_PKT_ADDR_H                (66),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (81),
		.OUT_PKT_BYTE_CNT_L            (73),
		.OUT_PKT_TRANS_COMPRESSED_READ (67),
		.OUT_PKT_BURST_SIZE_H          (85),
		.OUT_PKT_BURST_SIZE_L          (83),
		.OUT_PKT_RESPONSE_STATUS_H     (109),
		.OUT_PKT_RESPONSE_STATUS_L     (108),
		.OUT_PKT_TRANS_EXCLUSIVE       (72),
		.OUT_PKT_BURST_TYPE_H          (87),
		.OUT_PKT_BURST_TYPE_L          (86),
		.OUT_PKT_ORI_BURST_SIZE_L      (110),
		.OUT_PKT_ORI_BURST_SIZE_H      (112),
		.OUT_ST_DATA_W                 (113),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) kbandinput_1_mm_read_to_onchip_mem_lw_s1_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                                                //       clk.clk
		.reset                (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                               // clk_reset.reset
		.in_valid             (cmd_demux_002_src0_valid),                                                     //      sink.valid
		.in_channel           (cmd_demux_002_src0_channel),                                                   //          .channel
		.in_startofpacket     (cmd_demux_002_src0_startofpacket),                                             //          .startofpacket
		.in_endofpacket       (cmd_demux_002_src0_endofpacket),                                               //          .endofpacket
		.in_ready             (cmd_demux_002_src0_ready),                                                     //          .ready
		.in_data              (cmd_demux_002_src0_data),                                                      //          .data
		.out_endofpacket      (kbandinput_1_mm_read_to_onchip_mem_lw_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (kbandinput_1_mm_read_to_onchip_mem_lw_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (kbandinput_1_mm_read_to_onchip_mem_lw_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (kbandinput_1_mm_read_to_onchip_mem_lw_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (kbandinput_1_mm_read_to_onchip_mem_lw_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (kbandinput_1_mm_read_to_onchip_mem_lw_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                        // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (39),
		.IN_PKT_ADDR_L                 (9),
		.IN_PKT_DATA_H                 (7),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (8),
		.IN_PKT_BYTEEN_L               (8),
		.IN_PKT_BYTE_CNT_H             (54),
		.IN_PKT_BYTE_CNT_L             (46),
		.IN_PKT_TRANS_COMPRESSED_READ  (40),
		.IN_PKT_TRANS_WRITE            (42),
		.IN_PKT_BURSTWRAP_H            (55),
		.IN_PKT_BURSTWRAP_L            (55),
		.IN_PKT_BURST_SIZE_H           (58),
		.IN_PKT_BURST_SIZE_L           (56),
		.IN_PKT_RESPONSE_STATUS_H      (82),
		.IN_PKT_RESPONSE_STATUS_L      (81),
		.IN_PKT_TRANS_EXCLUSIVE        (45),
		.IN_PKT_BURST_TYPE_H           (60),
		.IN_PKT_BURST_TYPE_L           (59),
		.IN_PKT_ORI_BURST_SIZE_L       (83),
		.IN_PKT_ORI_BURST_SIZE_H       (85),
		.IN_ST_DATA_W                  (86),
		.OUT_PKT_ADDR_H                (174),
		.OUT_PKT_ADDR_L                (144),
		.OUT_PKT_DATA_H                (127),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (143),
		.OUT_PKT_BYTEEN_L              (128),
		.OUT_PKT_BYTE_CNT_H            (189),
		.OUT_PKT_BYTE_CNT_L            (181),
		.OUT_PKT_TRANS_COMPRESSED_READ (175),
		.OUT_PKT_BURST_SIZE_H          (193),
		.OUT_PKT_BURST_SIZE_L          (191),
		.OUT_PKT_RESPONSE_STATUS_H     (217),
		.OUT_PKT_RESPONSE_STATUS_L     (216),
		.OUT_PKT_TRANS_EXCLUSIVE       (180),
		.OUT_PKT_BURST_TYPE_H          (195),
		.OUT_PKT_BURST_TYPE_L          (194),
		.OUT_PKT_ORI_BURST_SIZE_L      (218),
		.OUT_PKT_ORI_BURST_SIZE_H      (220),
		.OUT_ST_DATA_W                 (221),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) kbandinput_1_mm_read_to_ddr_s0_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                                      //       clk.clk
		.reset                (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                     // clk_reset.reset
		.in_valid             (cmd_demux_002_src1_valid),                                           //      sink.valid
		.in_channel           (cmd_demux_002_src1_channel),                                         //          .channel
		.in_startofpacket     (cmd_demux_002_src1_startofpacket),                                   //          .startofpacket
		.in_endofpacket       (cmd_demux_002_src1_endofpacket),                                     //          .endofpacket
		.in_ready             (cmd_demux_002_src1_ready),                                           //          .ready
		.in_data              (cmd_demux_002_src1_data),                                            //          .data
		.out_endofpacket      (kbandinput_1_mm_read_to_ddr_s0_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (kbandinput_1_mm_read_to_ddr_s0_cmd_width_adapter_src_data),          //          .data
		.out_channel          (kbandinput_1_mm_read_to_ddr_s0_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (kbandinput_1_mm_read_to_ddr_s0_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (kbandinput_1_mm_read_to_ddr_s0_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (kbandinput_1_mm_read_to_ddr_s0_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                              // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (102),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (117),
		.IN_PKT_BYTE_CNT_L             (109),
		.IN_PKT_TRANS_COMPRESSED_READ  (103),
		.IN_PKT_TRANS_WRITE            (105),
		.IN_PKT_BURSTWRAP_H            (118),
		.IN_PKT_BURSTWRAP_L            (118),
		.IN_PKT_BURST_SIZE_H           (121),
		.IN_PKT_BURST_SIZE_L           (119),
		.IN_PKT_RESPONSE_STATUS_H      (145),
		.IN_PKT_RESPONSE_STATUS_L      (144),
		.IN_PKT_TRANS_EXCLUSIVE        (108),
		.IN_PKT_BURST_TYPE_H           (123),
		.IN_PKT_BURST_TYPE_L           (122),
		.IN_PKT_ORI_BURST_SIZE_L       (146),
		.IN_PKT_ORI_BURST_SIZE_H       (148),
		.IN_ST_DATA_W                  (149),
		.OUT_PKT_ADDR_H                (174),
		.OUT_PKT_ADDR_L                (144),
		.OUT_PKT_DATA_H                (127),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (143),
		.OUT_PKT_BYTEEN_L              (128),
		.OUT_PKT_BYTE_CNT_H            (189),
		.OUT_PKT_BYTE_CNT_L            (181),
		.OUT_PKT_TRANS_COMPRESSED_READ (175),
		.OUT_PKT_BURST_SIZE_H          (193),
		.OUT_PKT_BURST_SIZE_L          (191),
		.OUT_PKT_RESPONSE_STATUS_H     (217),
		.OUT_PKT_RESPONSE_STATUS_L     (216),
		.OUT_PKT_TRANS_EXCLUSIVE       (180),
		.OUT_PKT_BURST_TYPE_H          (195),
		.OUT_PKT_BURST_TYPE_L          (194),
		.OUT_PKT_ORI_BURST_SIZE_L      (218),
		.OUT_PKT_ORI_BURST_SIZE_H      (220),
		.OUT_ST_DATA_W                 (221),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) mm_bridge_fpga_slave_m0_to_onchip_mem_fpga_slave_s1_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                                                           //       clk.clk
		.reset                (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                                          // clk_reset.reset
		.in_valid             (cmd_demux_004_src0_valid),                                                                //      sink.valid
		.in_channel           (cmd_demux_004_src0_channel),                                                              //          .channel
		.in_startofpacket     (cmd_demux_004_src0_startofpacket),                                                        //          .startofpacket
		.in_endofpacket       (cmd_demux_004_src0_endofpacket),                                                          //          .endofpacket
		.in_ready             (cmd_demux_004_src0_ready),                                                                //          .ready
		.in_data              (cmd_demux_004_src0_data),                                                                 //          .data
		.out_endofpacket      (mm_bridge_fpga_slave_m0_to_onchip_mem_fpga_slave_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (mm_bridge_fpga_slave_m0_to_onchip_mem_fpga_slave_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (mm_bridge_fpga_slave_m0_to_onchip_mem_fpga_slave_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (mm_bridge_fpga_slave_m0_to_onchip_mem_fpga_slave_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (mm_bridge_fpga_slave_m0_to_onchip_mem_fpga_slave_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (mm_bridge_fpga_slave_m0_to_onchip_mem_fpga_slave_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                   // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (174),
		.IN_PKT_ADDR_L                 (144),
		.IN_PKT_DATA_H                 (127),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (143),
		.IN_PKT_BYTEEN_L               (128),
		.IN_PKT_BYTE_CNT_H             (189),
		.IN_PKT_BYTE_CNT_L             (181),
		.IN_PKT_TRANS_COMPRESSED_READ  (175),
		.IN_PKT_TRANS_WRITE            (177),
		.IN_PKT_BURSTWRAP_H            (190),
		.IN_PKT_BURSTWRAP_L            (190),
		.IN_PKT_BURST_SIZE_H           (193),
		.IN_PKT_BURST_SIZE_L           (191),
		.IN_PKT_RESPONSE_STATUS_H      (217),
		.IN_PKT_RESPONSE_STATUS_L      (216),
		.IN_PKT_TRANS_EXCLUSIVE        (180),
		.IN_PKT_BURST_TYPE_H           (195),
		.IN_PKT_BURST_TYPE_L           (194),
		.IN_PKT_ORI_BURST_SIZE_L       (218),
		.IN_PKT_ORI_BURST_SIZE_H       (220),
		.IN_ST_DATA_W                  (221),
		.OUT_PKT_ADDR_H                (66),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (81),
		.OUT_PKT_BYTE_CNT_L            (73),
		.OUT_PKT_TRANS_COMPRESSED_READ (67),
		.OUT_PKT_BURST_SIZE_H          (85),
		.OUT_PKT_BURST_SIZE_L          (83),
		.OUT_PKT_RESPONSE_STATUS_H     (109),
		.OUT_PKT_RESPONSE_STATUS_L     (108),
		.OUT_PKT_TRANS_EXCLUSIVE       (72),
		.OUT_PKT_BURST_TYPE_H          (87),
		.OUT_PKT_BURST_TYPE_L          (86),
		.OUT_PKT_ORI_BURST_SIZE_L      (110),
		.OUT_PKT_ORI_BURST_SIZE_H      (112),
		.OUT_ST_DATA_W                 (113),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) kbandoutput_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                                                       //       clk.clk
		.reset                (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                                      // clk_reset.reset
		.in_valid             (rsp_demux_003_src0_valid),                                                            //      sink.valid
		.in_channel           (rsp_demux_003_src0_channel),                                                          //          .channel
		.in_startofpacket     (rsp_demux_003_src0_startofpacket),                                                    //          .startofpacket
		.in_endofpacket       (rsp_demux_003_src0_endofpacket),                                                      //          .endofpacket
		.in_ready             (rsp_demux_003_src0_ready),                                                            //          .ready
		.in_data              (rsp_demux_003_src0_data),                                                             //          .data
		.out_endofpacket      (kbandoutput_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (kbandoutput_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_data),          //          .data
		.out_channel          (kbandoutput_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (kbandoutput_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (kbandoutput_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (kbandoutput_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                               // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (174),
		.IN_PKT_ADDR_L                 (144),
		.IN_PKT_DATA_H                 (127),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (143),
		.IN_PKT_BYTEEN_L               (128),
		.IN_PKT_BYTE_CNT_H             (189),
		.IN_PKT_BYTE_CNT_L             (181),
		.IN_PKT_TRANS_COMPRESSED_READ  (175),
		.IN_PKT_TRANS_WRITE            (177),
		.IN_PKT_BURSTWRAP_H            (190),
		.IN_PKT_BURSTWRAP_L            (190),
		.IN_PKT_BURST_SIZE_H           (193),
		.IN_PKT_BURST_SIZE_L           (191),
		.IN_PKT_RESPONSE_STATUS_H      (217),
		.IN_PKT_RESPONSE_STATUS_L      (216),
		.IN_PKT_TRANS_EXCLUSIVE        (180),
		.IN_PKT_BURST_TYPE_H           (195),
		.IN_PKT_BURST_TYPE_L           (194),
		.IN_PKT_ORI_BURST_SIZE_L       (218),
		.IN_PKT_ORI_BURST_SIZE_H       (220),
		.IN_ST_DATA_W                  (221),
		.OUT_PKT_ADDR_H                (66),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (81),
		.OUT_PKT_BYTE_CNT_L            (73),
		.OUT_PKT_TRANS_COMPRESSED_READ (67),
		.OUT_PKT_BURST_SIZE_H          (85),
		.OUT_PKT_BURST_SIZE_L          (83),
		.OUT_PKT_RESPONSE_STATUS_H     (109),
		.OUT_PKT_RESPONSE_STATUS_L     (108),
		.OUT_PKT_TRANS_EXCLUSIVE       (72),
		.OUT_PKT_BURST_TYPE_H          (87),
		.OUT_PKT_BURST_TYPE_L          (86),
		.OUT_PKT_ORI_BURST_SIZE_L      (110),
		.OUT_PKT_ORI_BURST_SIZE_H      (112),
		.OUT_ST_DATA_W                 (113),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) kbandinput_1_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                                                        //       clk.clk
		.reset                (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                                       // clk_reset.reset
		.in_valid             (rsp_demux_004_src0_valid),                                                             //      sink.valid
		.in_channel           (rsp_demux_004_src0_channel),                                                           //          .channel
		.in_startofpacket     (rsp_demux_004_src0_startofpacket),                                                     //          .startofpacket
		.in_endofpacket       (rsp_demux_004_src0_endofpacket),                                                       //          .endofpacket
		.in_ready             (rsp_demux_004_src0_ready),                                                             //          .ready
		.in_data              (rsp_demux_004_src0_data),                                                              //          .data
		.out_endofpacket      (kbandinput_1_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (kbandinput_1_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_data),          //          .data
		.out_channel          (kbandinput_1_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (kbandinput_1_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (kbandinput_1_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (kbandinput_1_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (174),
		.IN_PKT_ADDR_L                 (144),
		.IN_PKT_DATA_H                 (127),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (143),
		.IN_PKT_BYTEEN_L               (128),
		.IN_PKT_BYTE_CNT_H             (189),
		.IN_PKT_BYTE_CNT_L             (181),
		.IN_PKT_TRANS_COMPRESSED_READ  (175),
		.IN_PKT_TRANS_WRITE            (177),
		.IN_PKT_BURSTWRAP_H            (190),
		.IN_PKT_BURSTWRAP_L            (190),
		.IN_PKT_BURST_SIZE_H           (193),
		.IN_PKT_BURST_SIZE_L           (191),
		.IN_PKT_RESPONSE_STATUS_H      (217),
		.IN_PKT_RESPONSE_STATUS_L      (216),
		.IN_PKT_TRANS_EXCLUSIVE        (180),
		.IN_PKT_BURST_TYPE_H           (195),
		.IN_PKT_BURST_TYPE_L           (194),
		.IN_PKT_ORI_BURST_SIZE_L       (218),
		.IN_PKT_ORI_BURST_SIZE_H       (220),
		.IN_ST_DATA_W                  (221),
		.OUT_PKT_ADDR_H                (66),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (81),
		.OUT_PKT_BYTE_CNT_L            (73),
		.OUT_PKT_TRANS_COMPRESSED_READ (67),
		.OUT_PKT_BURST_SIZE_H          (85),
		.OUT_PKT_BURST_SIZE_L          (83),
		.OUT_PKT_RESPONSE_STATUS_H     (109),
		.OUT_PKT_RESPONSE_STATUS_L     (108),
		.OUT_PKT_TRANS_EXCLUSIVE       (72),
		.OUT_PKT_BURST_TYPE_H          (87),
		.OUT_PKT_BURST_TYPE_L          (86),
		.OUT_PKT_ORI_BURST_SIZE_L      (110),
		.OUT_PKT_ORI_BURST_SIZE_H      (112),
		.OUT_ST_DATA_W                 (113),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) kbandinput_2_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                                                        //       clk.clk
		.reset                (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                                       // clk_reset.reset
		.in_valid             (rsp_demux_005_src0_valid),                                                             //      sink.valid
		.in_channel           (rsp_demux_005_src0_channel),                                                           //          .channel
		.in_startofpacket     (rsp_demux_005_src0_startofpacket),                                                     //          .startofpacket
		.in_endofpacket       (rsp_demux_005_src0_endofpacket),                                                       //          .endofpacket
		.in_ready             (rsp_demux_005_src0_ready),                                                             //          .ready
		.in_data              (rsp_demux_005_src0_data),                                                              //          .data
		.out_endofpacket      (kbandinput_2_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (kbandinput_2_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_data),          //          .data
		.out_channel          (kbandinput_2_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (kbandinput_2_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (kbandinput_2_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (kbandinput_2_descriptor_slave_to_mm_bridge_lw_m0_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (66),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (81),
		.IN_PKT_BYTE_CNT_L             (73),
		.IN_PKT_TRANS_COMPRESSED_READ  (67),
		.IN_PKT_TRANS_WRITE            (69),
		.IN_PKT_BURSTWRAP_H            (82),
		.IN_PKT_BURSTWRAP_L            (82),
		.IN_PKT_BURST_SIZE_H           (85),
		.IN_PKT_BURST_SIZE_L           (83),
		.IN_PKT_RESPONSE_STATUS_H      (109),
		.IN_PKT_RESPONSE_STATUS_L      (108),
		.IN_PKT_TRANS_EXCLUSIVE        (72),
		.IN_PKT_BURST_TYPE_H           (87),
		.IN_PKT_BURST_TYPE_L           (86),
		.IN_PKT_ORI_BURST_SIZE_L       (110),
		.IN_PKT_ORI_BURST_SIZE_H       (112),
		.IN_ST_DATA_W                  (113),
		.OUT_PKT_ADDR_H                (39),
		.OUT_PKT_ADDR_L                (9),
		.OUT_PKT_DATA_H                (7),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (8),
		.OUT_PKT_BYTEEN_L              (8),
		.OUT_PKT_BYTE_CNT_H            (54),
		.OUT_PKT_BYTE_CNT_L            (46),
		.OUT_PKT_TRANS_COMPRESSED_READ (40),
		.OUT_PKT_BURST_SIZE_H          (58),
		.OUT_PKT_BURST_SIZE_L          (56),
		.OUT_PKT_RESPONSE_STATUS_H     (82),
		.OUT_PKT_RESPONSE_STATUS_L     (81),
		.OUT_PKT_TRANS_EXCLUSIVE       (45),
		.OUT_PKT_BURST_TYPE_H          (60),
		.OUT_PKT_BURST_TYPE_L          (59),
		.OUT_PKT_ORI_BURST_SIZE_L      (83),
		.OUT_PKT_ORI_BURST_SIZE_H      (85),
		.OUT_ST_DATA_W                 (86),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) onchip_mem_lw_s1_to_kbandinput_1_mm_read_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                                                //       clk.clk
		.reset                (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                               // clk_reset.reset
		.in_valid             (rsp_demux_006_src1_valid),                                                     //      sink.valid
		.in_channel           (rsp_demux_006_src1_channel),                                                   //          .channel
		.in_startofpacket     (rsp_demux_006_src1_startofpacket),                                             //          .startofpacket
		.in_endofpacket       (rsp_demux_006_src1_endofpacket),                                               //          .endofpacket
		.in_ready             (rsp_demux_006_src1_ready),                                                     //          .ready
		.in_data              (rsp_demux_006_src1_data),                                                      //          .data
		.out_endofpacket      (onchip_mem_lw_s1_to_kbandinput_1_mm_read_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (onchip_mem_lw_s1_to_kbandinput_1_mm_read_rsp_width_adapter_src_data),          //          .data
		.out_channel          (onchip_mem_lw_s1_to_kbandinput_1_mm_read_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (onchip_mem_lw_s1_to_kbandinput_1_mm_read_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (onchip_mem_lw_s1_to_kbandinput_1_mm_read_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (onchip_mem_lw_s1_to_kbandinput_1_mm_read_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                        // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (66),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (81),
		.IN_PKT_BYTE_CNT_L             (73),
		.IN_PKT_TRANS_COMPRESSED_READ  (67),
		.IN_PKT_TRANS_WRITE            (69),
		.IN_PKT_BURSTWRAP_H            (82),
		.IN_PKT_BURSTWRAP_L            (82),
		.IN_PKT_BURST_SIZE_H           (85),
		.IN_PKT_BURST_SIZE_L           (83),
		.IN_PKT_RESPONSE_STATUS_H      (109),
		.IN_PKT_RESPONSE_STATUS_L      (108),
		.IN_PKT_TRANS_EXCLUSIVE        (72),
		.IN_PKT_BURST_TYPE_H           (87),
		.IN_PKT_BURST_TYPE_L           (86),
		.IN_PKT_ORI_BURST_SIZE_L       (110),
		.IN_PKT_ORI_BURST_SIZE_H       (112),
		.IN_ST_DATA_W                  (113),
		.OUT_PKT_ADDR_H                (39),
		.OUT_PKT_ADDR_L                (9),
		.OUT_PKT_DATA_H                (7),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (8),
		.OUT_PKT_BYTEEN_L              (8),
		.OUT_PKT_BYTE_CNT_H            (54),
		.OUT_PKT_BYTE_CNT_L            (46),
		.OUT_PKT_TRANS_COMPRESSED_READ (40),
		.OUT_PKT_BURST_SIZE_H          (58),
		.OUT_PKT_BURST_SIZE_L          (56),
		.OUT_PKT_RESPONSE_STATUS_H     (82),
		.OUT_PKT_RESPONSE_STATUS_L     (81),
		.OUT_PKT_TRANS_EXCLUSIVE       (45),
		.OUT_PKT_BURST_TYPE_H          (60),
		.OUT_PKT_BURST_TYPE_L          (59),
		.OUT_PKT_ORI_BURST_SIZE_L      (83),
		.OUT_PKT_ORI_BURST_SIZE_H      (85),
		.OUT_ST_DATA_W                 (86),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) onchip_mem_lw2_s1_to_kbandinput_2_mm_read_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                                                 //       clk.clk
		.reset                (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                                // clk_reset.reset
		.in_valid             (rsp_demux_008_src1_valid),                                                      //      sink.valid
		.in_channel           (rsp_demux_008_src1_channel),                                                    //          .channel
		.in_startofpacket     (rsp_demux_008_src1_startofpacket),                                              //          .startofpacket
		.in_endofpacket       (rsp_demux_008_src1_endofpacket),                                                //          .endofpacket
		.in_ready             (rsp_demux_008_src1_ready),                                                      //          .ready
		.in_data              (rsp_demux_008_src1_data),                                                       //          .data
		.out_endofpacket      (onchip_mem_lw2_s1_to_kbandinput_2_mm_read_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (onchip_mem_lw2_s1_to_kbandinput_2_mm_read_rsp_width_adapter_src_data),          //          .data
		.out_channel          (onchip_mem_lw2_s1_to_kbandinput_2_mm_read_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (onchip_mem_lw2_s1_to_kbandinput_2_mm_read_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (onchip_mem_lw2_s1_to_kbandinput_2_mm_read_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (onchip_mem_lw2_s1_to_kbandinput_2_mm_read_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                         // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (174),
		.IN_PKT_ADDR_L                 (144),
		.IN_PKT_DATA_H                 (127),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (143),
		.IN_PKT_BYTEEN_L               (128),
		.IN_PKT_BYTE_CNT_H             (189),
		.IN_PKT_BYTE_CNT_L             (181),
		.IN_PKT_TRANS_COMPRESSED_READ  (175),
		.IN_PKT_TRANS_WRITE            (177),
		.IN_PKT_BURSTWRAP_H            (190),
		.IN_PKT_BURSTWRAP_L            (190),
		.IN_PKT_BURST_SIZE_H           (193),
		.IN_PKT_BURST_SIZE_L           (191),
		.IN_PKT_RESPONSE_STATUS_H      (217),
		.IN_PKT_RESPONSE_STATUS_L      (216),
		.IN_PKT_TRANS_EXCLUSIVE        (180),
		.IN_PKT_BURST_TYPE_H           (195),
		.IN_PKT_BURST_TYPE_L           (194),
		.IN_PKT_ORI_BURST_SIZE_L       (218),
		.IN_PKT_ORI_BURST_SIZE_H       (220),
		.IN_ST_DATA_W                  (221),
		.OUT_PKT_ADDR_H                (39),
		.OUT_PKT_ADDR_L                (9),
		.OUT_PKT_DATA_H                (7),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (8),
		.OUT_PKT_BYTEEN_L              (8),
		.OUT_PKT_BYTE_CNT_H            (54),
		.OUT_PKT_BYTE_CNT_L            (46),
		.OUT_PKT_TRANS_COMPRESSED_READ (40),
		.OUT_PKT_BURST_SIZE_H          (58),
		.OUT_PKT_BURST_SIZE_L          (56),
		.OUT_PKT_RESPONSE_STATUS_H     (82),
		.OUT_PKT_RESPONSE_STATUS_L     (81),
		.OUT_PKT_TRANS_EXCLUSIVE       (45),
		.OUT_PKT_BURST_TYPE_H          (60),
		.OUT_PKT_BURST_TYPE_L          (59),
		.OUT_PKT_ORI_BURST_SIZE_L      (83),
		.OUT_PKT_ORI_BURST_SIZE_H      (85),
		.OUT_ST_DATA_W                 (86),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) ddr_s0_to_kbandinput_2_mm_read_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                                      //       clk.clk
		.reset                (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                     // clk_reset.reset
		.in_valid             (rsp_demux_009_src0_valid),                                           //      sink.valid
		.in_channel           (rsp_demux_009_src0_channel),                                         //          .channel
		.in_startofpacket     (rsp_demux_009_src0_startofpacket),                                   //          .startofpacket
		.in_endofpacket       (rsp_demux_009_src0_endofpacket),                                     //          .endofpacket
		.in_ready             (rsp_demux_009_src0_ready),                                           //          .ready
		.in_data              (rsp_demux_009_src0_data),                                            //          .data
		.out_endofpacket      (ddr_s0_to_kbandinput_2_mm_read_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (ddr_s0_to_kbandinput_2_mm_read_rsp_width_adapter_src_data),          //          .data
		.out_channel          (ddr_s0_to_kbandinput_2_mm_read_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (ddr_s0_to_kbandinput_2_mm_read_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (ddr_s0_to_kbandinput_2_mm_read_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (ddr_s0_to_kbandinput_2_mm_read_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                              // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (174),
		.IN_PKT_ADDR_L                 (144),
		.IN_PKT_DATA_H                 (127),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (143),
		.IN_PKT_BYTEEN_L               (128),
		.IN_PKT_BYTE_CNT_H             (189),
		.IN_PKT_BYTE_CNT_L             (181),
		.IN_PKT_TRANS_COMPRESSED_READ  (175),
		.IN_PKT_TRANS_WRITE            (177),
		.IN_PKT_BURSTWRAP_H            (190),
		.IN_PKT_BURSTWRAP_L            (190),
		.IN_PKT_BURST_SIZE_H           (193),
		.IN_PKT_BURST_SIZE_L           (191),
		.IN_PKT_RESPONSE_STATUS_H      (217),
		.IN_PKT_RESPONSE_STATUS_L      (216),
		.IN_PKT_TRANS_EXCLUSIVE        (180),
		.IN_PKT_BURST_TYPE_H           (195),
		.IN_PKT_BURST_TYPE_L           (194),
		.IN_PKT_ORI_BURST_SIZE_L       (218),
		.IN_PKT_ORI_BURST_SIZE_H       (220),
		.IN_ST_DATA_W                  (221),
		.OUT_PKT_ADDR_H                (39),
		.OUT_PKT_ADDR_L                (9),
		.OUT_PKT_DATA_H                (7),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (8),
		.OUT_PKT_BYTEEN_L              (8),
		.OUT_PKT_BYTE_CNT_H            (54),
		.OUT_PKT_BYTE_CNT_L            (46),
		.OUT_PKT_TRANS_COMPRESSED_READ (40),
		.OUT_PKT_BURST_SIZE_H          (58),
		.OUT_PKT_BURST_SIZE_L          (56),
		.OUT_PKT_RESPONSE_STATUS_H     (82),
		.OUT_PKT_RESPONSE_STATUS_L     (81),
		.OUT_PKT_TRANS_EXCLUSIVE       (45),
		.OUT_PKT_BURST_TYPE_H          (60),
		.OUT_PKT_BURST_TYPE_L          (59),
		.OUT_PKT_ORI_BURST_SIZE_L      (83),
		.OUT_PKT_ORI_BURST_SIZE_H      (85),
		.OUT_ST_DATA_W                 (86),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) ddr_s0_to_kbandinput_1_mm_read_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                                      //       clk.clk
		.reset                (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                     // clk_reset.reset
		.in_valid             (rsp_demux_009_src1_valid),                                           //      sink.valid
		.in_channel           (rsp_demux_009_src1_channel),                                         //          .channel
		.in_startofpacket     (rsp_demux_009_src1_startofpacket),                                   //          .startofpacket
		.in_endofpacket       (rsp_demux_009_src1_endofpacket),                                     //          .endofpacket
		.in_ready             (rsp_demux_009_src1_ready),                                           //          .ready
		.in_data              (rsp_demux_009_src1_data),                                            //          .data
		.out_endofpacket      (ddr_s0_to_kbandinput_1_mm_read_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (ddr_s0_to_kbandinput_1_mm_read_rsp_width_adapter_src_data),          //          .data
		.out_channel          (ddr_s0_to_kbandinput_1_mm_read_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (ddr_s0_to_kbandinput_1_mm_read_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (ddr_s0_to_kbandinput_1_mm_read_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (ddr_s0_to_kbandinput_1_mm_read_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                              // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (174),
		.IN_PKT_ADDR_L                 (144),
		.IN_PKT_DATA_H                 (127),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (143),
		.IN_PKT_BYTEEN_L               (128),
		.IN_PKT_BYTE_CNT_H             (189),
		.IN_PKT_BYTE_CNT_L             (181),
		.IN_PKT_TRANS_COMPRESSED_READ  (175),
		.IN_PKT_TRANS_WRITE            (177),
		.IN_PKT_BURSTWRAP_H            (190),
		.IN_PKT_BURSTWRAP_L            (190),
		.IN_PKT_BURST_SIZE_H           (193),
		.IN_PKT_BURST_SIZE_L           (191),
		.IN_PKT_RESPONSE_STATUS_H      (217),
		.IN_PKT_RESPONSE_STATUS_L      (216),
		.IN_PKT_TRANS_EXCLUSIVE        (180),
		.IN_PKT_BURST_TYPE_H           (195),
		.IN_PKT_BURST_TYPE_L           (194),
		.IN_PKT_ORI_BURST_SIZE_L       (218),
		.IN_PKT_ORI_BURST_SIZE_H       (220),
		.IN_ST_DATA_W                  (221),
		.OUT_PKT_ADDR_H                (102),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (117),
		.OUT_PKT_BYTE_CNT_L            (109),
		.OUT_PKT_TRANS_COMPRESSED_READ (103),
		.OUT_PKT_BURST_SIZE_H          (121),
		.OUT_PKT_BURST_SIZE_L          (119),
		.OUT_PKT_RESPONSE_STATUS_H     (145),
		.OUT_PKT_RESPONSE_STATUS_L     (144),
		.OUT_PKT_TRANS_EXCLUSIVE       (108),
		.OUT_PKT_BURST_TYPE_H          (123),
		.OUT_PKT_BURST_TYPE_L          (122),
		.OUT_PKT_ORI_BURST_SIZE_L      (146),
		.OUT_PKT_ORI_BURST_SIZE_H      (148),
		.OUT_ST_DATA_W                 (149),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) onchip_mem_fpga_slave_s1_to_mm_bridge_fpga_slave_m0_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                                                           //       clk.clk
		.reset                (mm_bridge_LW_reset_reset_bridge_in_reset_reset),                                          // clk_reset.reset
		.in_valid             (rsp_demux_010_src1_valid),                                                                //      sink.valid
		.in_channel           (rsp_demux_010_src1_channel),                                                              //          .channel
		.in_startofpacket     (rsp_demux_010_src1_startofpacket),                                                        //          .startofpacket
		.in_endofpacket       (rsp_demux_010_src1_endofpacket),                                                          //          .endofpacket
		.in_ready             (rsp_demux_010_src1_ready),                                                                //          .ready
		.in_data              (rsp_demux_010_src1_data),                                                                 //          .data
		.out_endofpacket      (onchip_mem_fpga_slave_s1_to_mm_bridge_fpga_slave_m0_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (onchip_mem_fpga_slave_s1_to_mm_bridge_fpga_slave_m0_rsp_width_adapter_src_data),          //          .data
		.out_channel          (onchip_mem_fpga_slave_s1_to_mm_bridge_fpga_slave_m0_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (onchip_mem_fpga_slave_s1_to_mm_bridge_fpga_slave_m0_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (onchip_mem_fpga_slave_s1_to_mm_bridge_fpga_slave_m0_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (onchip_mem_fpga_slave_s1_to_mm_bridge_fpga_slave_m0_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                   // (terminated)
	);

	KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (clk_0_clk_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (kbandoutput_csr_agent_rdata_fifo_src_data),      //     in_0.data
		.in_0_valid     (kbandoutput_csr_agent_rdata_fifo_src_valid),     //         .valid
		.in_0_ready     (kbandoutput_csr_agent_rdata_fifo_src_ready),     //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),                   //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),                  //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),                  //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)                   //         .error
	);

	KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_001 (
		.in_clk_0_clk   (clk_0_clk_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (kbandinput_1_csr_agent_rdata_fifo_src_data),     //     in_0.data
		.in_0_valid     (kbandinput_1_csr_agent_rdata_fifo_src_valid),    //         .valid
		.in_0_ready     (kbandinput_1_csr_agent_rdata_fifo_src_ready),    //         .ready
		.out_0_data     (avalon_st_adapter_001_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_001_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_001_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_001_out_0_error)               //         .error
	);

	KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_002 (
		.in_clk_0_clk   (clk_0_clk_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (kbandinput_2_csr_agent_rdata_fifo_src_data),     //     in_0.data
		.in_0_valid     (kbandinput_2_csr_agent_rdata_fifo_src_valid),    //         .valid
		.in_0_ready     (kbandinput_2_csr_agent_rdata_fifo_src_ready),    //         .ready
		.out_0_data     (avalon_st_adapter_002_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_002_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_002_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_002_out_0_error)               //         .error
	);

	KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_003 #(
		.inBitsPerSymbol (130),
		.inUsePackets    (0),
		.inDataWidth     (130),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (130),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_003 (
		.in_clk_0_clk   (clk_0_clk_clk),                                           // in_clk_0.clk
		.in_rst_0_reset (mm_bridge_LW_reset_reset_bridge_in_reset_reset),          // in_rst_0.reset
		.in_0_data      (kbandoutput_descriptor_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (kbandoutput_descriptor_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (kbandoutput_descriptor_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_003_out_0_data),                        //    out_0.data
		.out_0_valid    (avalon_st_adapter_003_out_0_valid),                       //         .valid
		.out_0_ready    (avalon_st_adapter_003_out_0_ready),                       //         .ready
		.out_0_error    (avalon_st_adapter_003_out_0_error)                        //         .error
	);

	KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_003 #(
		.inBitsPerSymbol (130),
		.inUsePackets    (0),
		.inDataWidth     (130),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (130),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_004 (
		.in_clk_0_clk   (clk_0_clk_clk),                                            // in_clk_0.clk
		.in_rst_0_reset (mm_bridge_LW_reset_reset_bridge_in_reset_reset),           // in_rst_0.reset
		.in_0_data      (kbandinput_1_descriptor_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (kbandinput_1_descriptor_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (kbandinput_1_descriptor_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_004_out_0_data),                         //    out_0.data
		.out_0_valid    (avalon_st_adapter_004_out_0_valid),                        //         .valid
		.out_0_ready    (avalon_st_adapter_004_out_0_ready),                        //         .ready
		.out_0_error    (avalon_st_adapter_004_out_0_error)                         //         .error
	);

	KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_003 #(
		.inBitsPerSymbol (130),
		.inUsePackets    (0),
		.inDataWidth     (130),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (130),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_005 (
		.in_clk_0_clk   (clk_0_clk_clk),                                            // in_clk_0.clk
		.in_rst_0_reset (mm_bridge_LW_reset_reset_bridge_in_reset_reset),           // in_rst_0.reset
		.in_0_data      (kbandinput_2_descriptor_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (kbandinput_2_descriptor_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (kbandinput_2_descriptor_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_005_out_0_data),                         //    out_0.data
		.out_0_valid    (avalon_st_adapter_005_out_0_valid),                        //         .valid
		.out_0_ready    (avalon_st_adapter_005_out_0_ready),                        //         .ready
		.out_0_error    (avalon_st_adapter_005_out_0_error)                         //         .error
	);

	KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_006 (
		.in_clk_0_clk   (clk_0_clk_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (onchip_mem_lw_s1_agent_rdata_fifo_src_data),     //     in_0.data
		.in_0_valid     (onchip_mem_lw_s1_agent_rdata_fifo_src_valid),    //         .valid
		.in_0_ready     (onchip_mem_lw_s1_agent_rdata_fifo_src_ready),    //         .ready
		.out_0_data     (avalon_st_adapter_006_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_006_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_006_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_006_out_0_error)               //         .error
	);

	KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_007 (
		.in_clk_0_clk   (clk_0_clk_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (pio_0_s1_agent_rdata_fifo_src_data),             //     in_0.data
		.in_0_valid     (pio_0_s1_agent_rdata_fifo_src_valid),            //         .valid
		.in_0_ready     (pio_0_s1_agent_rdata_fifo_src_ready),            //         .ready
		.out_0_data     (avalon_st_adapter_007_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_007_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_007_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_007_out_0_error)               //         .error
	);

	KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_008 (
		.in_clk_0_clk   (clk_0_clk_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (onchip_mem_lw2_s1_agent_rdata_fifo_src_data),    //     in_0.data
		.in_0_valid     (onchip_mem_lw2_s1_agent_rdata_fifo_src_valid),   //         .valid
		.in_0_ready     (onchip_mem_lw2_s1_agent_rdata_fifo_src_ready),   //         .ready
		.out_0_data     (avalon_st_adapter_008_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_008_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_008_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_008_out_0_error)               //         .error
	);

	KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_003 #(
		.inBitsPerSymbol (130),
		.inUsePackets    (0),
		.inDataWidth     (130),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (130),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_009 (
		.in_clk_0_clk   (clk_0_clk_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (mm_bridge_LW_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (ddr_s0_agent_rdata_fifo_src_data),               //     in_0.data
		.in_0_valid     (ddr_s0_agent_rdata_fifo_src_valid),              //         .valid
		.in_0_ready     (ddr_s0_agent_rdata_fifo_src_ready),              //         .ready
		.out_0_data     (avalon_st_adapter_009_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_009_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_009_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_009_out_0_error)               //         .error
	);

	KBandIPsubAffine_mm_interconnect_0_avalon_st_adapter_003 #(
		.inBitsPerSymbol (130),
		.inUsePackets    (0),
		.inDataWidth     (130),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (130),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_010 (
		.in_clk_0_clk   (clk_0_clk_clk),                                       // in_clk_0.clk
		.in_rst_0_reset (mm_bridge_LW_reset_reset_bridge_in_reset_reset),      // in_rst_0.reset
		.in_0_data      (onchip_mem_fpga_slave_s1_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (onchip_mem_fpga_slave_s1_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (onchip_mem_fpga_slave_s1_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_010_out_0_data),                    //    out_0.data
		.out_0_valid    (avalon_st_adapter_010_out_0_valid),                   //         .valid
		.out_0_ready    (avalon_st_adapter_010_out_0_ready),                   //         .ready
		.out_0_error    (avalon_st_adapter_010_out_0_error)                    //         .error
	);

endmodule
