INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:01:57 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 buffer9/outs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Destination:            buffer24/fifo/Memory_reg[0][27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.700ns  (clk rise@10.700ns - clk rise@0.000ns)
  Data Path Delay:        9.681ns  (logic 1.922ns (19.854%)  route 7.759ns (80.146%))
  Logic Levels:           22  (CARRY4=7 LUT3=3 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.183 - 10.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=999, unset)          0.508     0.508    buffer9/clk
    SLICE_X11Y110        FDRE                                         r  buffer9/outs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.198     0.706 f  buffer9/outs_reg[5]/Q
                         net (fo=7, routed)           0.503     1.209    buffer11/control/minusOp_carry_i_39[5]
    SLICE_X13Y111        LUT3 (Prop_lut3_I0_O)        0.127     1.336 f  buffer11/control/minusOp_carry_i_97/O
                         net (fo=2, routed)           0.438     1.775    cmpi1/buffer11_outs[2]
    SLICE_X12Y110        LUT6 (Prop_lut6_I4_O)        0.129     1.904 r  cmpi1/minusOp_carry_i_70/O
                         net (fo=1, routed)           0.340     2.244    cmpi1/minusOp_carry_i_70_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     2.435 r  cmpi1/minusOp_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.435    cmpi1/minusOp_carry_i_43_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.484 r  cmpi1/minusOp_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.484    cmpi1/minusOp_carry_i_18_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.533 r  cmpi1/minusOp_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.533    cmpi1/minusOp_carry_i_9_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.582 r  cmpi1/minusOp_carry_i_6/CO[3]
                         net (fo=47, routed)          0.580     3.161    control_merge0/tehb/control/Memory_reg[0][0][0]
    SLICE_X7Y112         LUT6 (Prop_lut6_I2_O)        0.043     3.204 f  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=8, routed)           0.366     3.571    control_merge0/fork_valid/generateBlocks[1].regblock/dataReg_reg[0]
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.043     3.614 r  control_merge0/fork_valid/generateBlocks[1].regblock/n_ready_INST_0_i_1/O
                         net (fo=48, routed)          0.527     4.141    buffer13/control/p_1_in
    SLICE_X17Y116        LUT6 (Prop_lut6_I0_O)        0.043     4.184 r  buffer13/control/dataReg[12]_i_1/O
                         net (fo=2, routed)           0.609     4.793    buffer4/control/D[5]
    SLICE_X20Y105        LUT3 (Prop_lut3_I0_O)        0.049     4.842 r  buffer4/control/outs[15]_i_5/O
                         net (fo=5, routed)           0.536     5.378    cmpi0/buffer4_outs[12]
    SLICE_X21Y109        LUT6 (Prop_lut6_I0_O)        0.127     5.505 r  cmpi0/i__i_59/O
                         net (fo=1, routed)           0.354     5.859    cmpi0/i__i_59_n_0
    SLICE_X20Y109        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     6.055 r  cmpi0/i__i_38/CO[3]
                         net (fo=1, routed)           0.000     6.055    cmpi0/i__i_38_n_0
    SLICE_X20Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.105 r  cmpi0/i__i_21/CO[3]
                         net (fo=1, routed)           0.000     6.105    cmpi0/i__i_21_n_0
    SLICE_X20Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.155 r  cmpi0/i__i_11/CO[3]
                         net (fo=20, routed)          0.610     6.765    buffer10/fifo/result[0]
    SLICE_X8Y111         LUT3 (Prop_lut3_I0_O)        0.047     6.812 r  buffer10/fifo/ctrlEnd_ready_i_2/O
                         net (fo=9, routed)           0.304     7.116    buffer10/fifo/Empty_reg_2
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.127     7.243 f  buffer10/fifo/transmitValue_i_3__18/O
                         net (fo=11, routed)          0.343     7.586    control_merge2/tehb/control/Memory_reg[0][0]_2
    SLICE_X7Y110         LUT5 (Prop_lut5_I2_O)        0.052     7.638 f  control_merge2/tehb/control/i___8_i_5/O
                         net (fo=19, routed)          0.483     8.121    control_merge2/tehb/control/fullReg_reg_1
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.131     8.252 r  control_merge2/tehb/control/transmitValue_i_2__4/O
                         net (fo=8, routed)           0.356     8.609    fork12/control/generateBlocks[4].regblock/mux5_outs_valid
    SLICE_X8Y106         LUT5 (Prop_lut5_I1_O)        0.043     8.652 f  fork12/control/generateBlocks[4].regblock/fullReg_i_6/O
                         net (fo=1, routed)           0.341     8.993    fork12/control/generateBlocks[4].regblock/blockStopArray[4]
    SLICE_X8Y107         LUT6 (Prop_lut6_I1_O)        0.043     9.036 f  fork12/control/generateBlocks[4].regblock/fullReg_i_4/O
                         net (fo=3, routed)           0.367     9.403    buffer9/control/anyBlockStop
    SLICE_X9Y110         LUT4 (Prop_lut4_I3_O)        0.043     9.446 r  buffer9/control/fullReg_i_3__4/O
                         net (fo=7, routed)           0.288     9.734    buffer24/fifo/Memory_reg[0][0]_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I5_O)        0.043     9.777 r  buffer24/fifo/Memory[0][31]_i_1__0/O
                         net (fo=32, routed)          0.412    10.189    buffer24/fifo/WriteEn3_out
    SLICE_X13Y116        FDRE                                         r  buffer24/fifo/Memory_reg[0][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.700    10.700 r  
                                                      0.000    10.700 r  clk (IN)
                         net (fo=999, unset)          0.483    11.183    buffer24/fifo/clk
    SLICE_X13Y116        FDRE                                         r  buffer24/fifo/Memory_reg[0][27]/C
                         clock pessimism              0.000    11.183    
                         clock uncertainty           -0.035    11.147    
    SLICE_X13Y116        FDRE (Setup_fdre_C_CE)      -0.194    10.953    buffer24/fifo/Memory_reg[0][27]
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  0.765    




