$date
	Tue Apr 21 14:46:57 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$scope module fsm $end
$var wire 1 ! X $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 $ Y $end
$var reg 2 % currentState [1:0] $end
$var reg 2 & nextState [1:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$var wire 1 $ Y $end
$upscope $end
$scope module testbench $end
$var reg 1 ! X $end
$upscope $end
$scope module testbench $end
$var reg 1 # reset $end
$upscope $end
$scope module testbench $end
$var reg 1 " clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
0$
1#
0"
0!
$end
#20
1"
#30
0#
#40
0"
#60
1"
#70
1$
b1 &
1!
#80
0"
#100
0$
b10 &
b1 %
1"
#120
0"
#140
b1 &
b10 %
1"
#160
0"
#180
b10 &
b1 %
1"
#200
0"
#220
b1 &
b10 %
1"
#230
1$
b11 &
0!
#240
0"
#260
b0 &
b11 %
1"
#280
0"
#300
0$
b0 %
1"
#310
1$
b1 &
1!
#320
0"
#340
0$
b10 &
b1 %
1"
#360
0"
#380
b1 &
b10 %
1"
#400
0"
#420
b10 &
b1 %
1"
#430
