// Seed: 3484867120
module module_0 (
    output logic id_0
    , id_5,
    output logic id_1,
    output id_2,
    output logic id_3,
    input id_4
);
  assign id_0 = (id_5 || id_4);
  logic id_6 = 1;
endmodule
