INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_code/git/Verilog_advanced/ch5/ch5.srcs/sources_1/new/Auto_LFSR_ALGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Auto_LFSR_ALGO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_code/git/Verilog_advanced/ch5/ch5.srcs/sim_1/new/tb_Auto_LFSR_ALGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Auto_LFSR_ALGO
