# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 310 \
    name SocketTableRx_0_theirIP_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_0_theirIP_V \
    op interface \
    ports { SocketTableRx_0_theirIP_V_dout { I 32 vector } SocketTableRx_0_theirIP_V_empty_n { I 1 bit } SocketTableRx_0_theirIP_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 311 \
    name SocketTableRx_1_theirIP_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_1_theirIP_V \
    op interface \
    ports { SocketTableRx_1_theirIP_V_dout { I 32 vector } SocketTableRx_1_theirIP_V_empty_n { I 1 bit } SocketTableRx_1_theirIP_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 312 \
    name SocketTableRx_2_theirIP_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_2_theirIP_V \
    op interface \
    ports { SocketTableRx_2_theirIP_V_dout { I 32 vector } SocketTableRx_2_theirIP_V_empty_n { I 1 bit } SocketTableRx_2_theirIP_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 313 \
    name SocketTableRx_3_theirIP_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_3_theirIP_V \
    op interface \
    ports { SocketTableRx_3_theirIP_V_dout { I 32 vector } SocketTableRx_3_theirIP_V_empty_n { I 1 bit } SocketTableRx_3_theirIP_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 314 \
    name SocketTableRx_4_theirIP_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_4_theirIP_V \
    op interface \
    ports { SocketTableRx_4_theirIP_V_dout { I 32 vector } SocketTableRx_4_theirIP_V_empty_n { I 1 bit } SocketTableRx_4_theirIP_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 315 \
    name SocketTableRx_5_theirIP_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_5_theirIP_V \
    op interface \
    ports { SocketTableRx_5_theirIP_V_dout { I 32 vector } SocketTableRx_5_theirIP_V_empty_n { I 1 bit } SocketTableRx_5_theirIP_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 316 \
    name SocketTableRx_6_theirIP_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_6_theirIP_V \
    op interface \
    ports { SocketTableRx_6_theirIP_V_dout { I 32 vector } SocketTableRx_6_theirIP_V_empty_n { I 1 bit } SocketTableRx_6_theirIP_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 317 \
    name SocketTableRx_7_theirIP_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_7_theirIP_V \
    op interface \
    ports { SocketTableRx_7_theirIP_V_dout { I 32 vector } SocketTableRx_7_theirIP_V_empty_n { I 1 bit } SocketTableRx_7_theirIP_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 318 \
    name SocketTableRx_8_theirIP_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_8_theirIP_V \
    op interface \
    ports { SocketTableRx_8_theirIP_V_dout { I 32 vector } SocketTableRx_8_theirIP_V_empty_n { I 1 bit } SocketTableRx_8_theirIP_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 319 \
    name SocketTableRx_9_theirIP_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_9_theirIP_V \
    op interface \
    ports { SocketTableRx_9_theirIP_V_dout { I 32 vector } SocketTableRx_9_theirIP_V_empty_n { I 1 bit } SocketTableRx_9_theirIP_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 320 \
    name SocketTableRx_10_theirIP_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_10_theirIP_V \
    op interface \
    ports { SocketTableRx_10_theirIP_V_dout { I 32 vector } SocketTableRx_10_theirIP_V_empty_n { I 1 bit } SocketTableRx_10_theirIP_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 321 \
    name SocketTableRx_11_theirIP_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_11_theirIP_V \
    op interface \
    ports { SocketTableRx_11_theirIP_V_dout { I 32 vector } SocketTableRx_11_theirIP_V_empty_n { I 1 bit } SocketTableRx_11_theirIP_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 322 \
    name SocketTableRx_12_theirIP_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_12_theirIP_V \
    op interface \
    ports { SocketTableRx_12_theirIP_V_dout { I 32 vector } SocketTableRx_12_theirIP_V_empty_n { I 1 bit } SocketTableRx_12_theirIP_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 323 \
    name SocketTableRx_13_theirIP_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_13_theirIP_V \
    op interface \
    ports { SocketTableRx_13_theirIP_V_dout { I 32 vector } SocketTableRx_13_theirIP_V_empty_n { I 1 bit } SocketTableRx_13_theirIP_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 324 \
    name SocketTableRx_14_theirIP_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_14_theirIP_V \
    op interface \
    ports { SocketTableRx_14_theirIP_V_dout { I 32 vector } SocketTableRx_14_theirIP_V_empty_n { I 1 bit } SocketTableRx_14_theirIP_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 325 \
    name SocketTableRx_15_theirIP_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_15_theirIP_V \
    op interface \
    ports { SocketTableRx_15_theirIP_V_dout { I 32 vector } SocketTableRx_15_theirIP_V_empty_n { I 1 bit } SocketTableRx_15_theirIP_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 326 \
    name SocketTableRx_0_theirPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_0_theirPort_V \
    op interface \
    ports { SocketTableRx_0_theirPort_V_dout { I 16 vector } SocketTableRx_0_theirPort_V_empty_n { I 1 bit } SocketTableRx_0_theirPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 327 \
    name SocketTableRx_1_theirPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_1_theirPort_V \
    op interface \
    ports { SocketTableRx_1_theirPort_V_dout { I 16 vector } SocketTableRx_1_theirPort_V_empty_n { I 1 bit } SocketTableRx_1_theirPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 328 \
    name SocketTableRx_2_theirPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_2_theirPort_V \
    op interface \
    ports { SocketTableRx_2_theirPort_V_dout { I 16 vector } SocketTableRx_2_theirPort_V_empty_n { I 1 bit } SocketTableRx_2_theirPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 329 \
    name SocketTableRx_3_theirPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_3_theirPort_V \
    op interface \
    ports { SocketTableRx_3_theirPort_V_dout { I 16 vector } SocketTableRx_3_theirPort_V_empty_n { I 1 bit } SocketTableRx_3_theirPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 330 \
    name SocketTableRx_4_theirPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_4_theirPort_V \
    op interface \
    ports { SocketTableRx_4_theirPort_V_dout { I 16 vector } SocketTableRx_4_theirPort_V_empty_n { I 1 bit } SocketTableRx_4_theirPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 331 \
    name SocketTableRx_5_theirPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_5_theirPort_V \
    op interface \
    ports { SocketTableRx_5_theirPort_V_dout { I 16 vector } SocketTableRx_5_theirPort_V_empty_n { I 1 bit } SocketTableRx_5_theirPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 332 \
    name SocketTableRx_6_theirPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_6_theirPort_V \
    op interface \
    ports { SocketTableRx_6_theirPort_V_dout { I 16 vector } SocketTableRx_6_theirPort_V_empty_n { I 1 bit } SocketTableRx_6_theirPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 333 \
    name SocketTableRx_7_theirPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_7_theirPort_V \
    op interface \
    ports { SocketTableRx_7_theirPort_V_dout { I 16 vector } SocketTableRx_7_theirPort_V_empty_n { I 1 bit } SocketTableRx_7_theirPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 334 \
    name SocketTableRx_8_theirPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_8_theirPort_V \
    op interface \
    ports { SocketTableRx_8_theirPort_V_dout { I 16 vector } SocketTableRx_8_theirPort_V_empty_n { I 1 bit } SocketTableRx_8_theirPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 335 \
    name SocketTableRx_9_theirPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_9_theirPort_V \
    op interface \
    ports { SocketTableRx_9_theirPort_V_dout { I 16 vector } SocketTableRx_9_theirPort_V_empty_n { I 1 bit } SocketTableRx_9_theirPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 336 \
    name SocketTableRx_10_theirPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_10_theirPort_V \
    op interface \
    ports { SocketTableRx_10_theirPort_V_dout { I 16 vector } SocketTableRx_10_theirPort_V_empty_n { I 1 bit } SocketTableRx_10_theirPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 337 \
    name SocketTableRx_11_theirPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_11_theirPort_V \
    op interface \
    ports { SocketTableRx_11_theirPort_V_dout { I 16 vector } SocketTableRx_11_theirPort_V_empty_n { I 1 bit } SocketTableRx_11_theirPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 338 \
    name SocketTableRx_12_theirPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_12_theirPort_V \
    op interface \
    ports { SocketTableRx_12_theirPort_V_dout { I 16 vector } SocketTableRx_12_theirPort_V_empty_n { I 1 bit } SocketTableRx_12_theirPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 339 \
    name SocketTableRx_13_theirPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_13_theirPort_V \
    op interface \
    ports { SocketTableRx_13_theirPort_V_dout { I 16 vector } SocketTableRx_13_theirPort_V_empty_n { I 1 bit } SocketTableRx_13_theirPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 340 \
    name SocketTableRx_14_theirPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_14_theirPort_V \
    op interface \
    ports { SocketTableRx_14_theirPort_V_dout { I 16 vector } SocketTableRx_14_theirPort_V_empty_n { I 1 bit } SocketTableRx_14_theirPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 341 \
    name SocketTableRx_15_theirPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_15_theirPort_V \
    op interface \
    ports { SocketTableRx_15_theirPort_V_dout { I 16 vector } SocketTableRx_15_theirPort_V_empty_n { I 1 bit } SocketTableRx_15_theirPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 342 \
    name SocketTableRx_0_myPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_0_myPort_V \
    op interface \
    ports { SocketTableRx_0_myPort_V_dout { I 16 vector } SocketTableRx_0_myPort_V_empty_n { I 1 bit } SocketTableRx_0_myPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 343 \
    name SocketTableRx_1_myPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_1_myPort_V \
    op interface \
    ports { SocketTableRx_1_myPort_V_dout { I 16 vector } SocketTableRx_1_myPort_V_empty_n { I 1 bit } SocketTableRx_1_myPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 344 \
    name SocketTableRx_2_myPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_2_myPort_V \
    op interface \
    ports { SocketTableRx_2_myPort_V_dout { I 16 vector } SocketTableRx_2_myPort_V_empty_n { I 1 bit } SocketTableRx_2_myPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 345 \
    name SocketTableRx_3_myPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_3_myPort_V \
    op interface \
    ports { SocketTableRx_3_myPort_V_dout { I 16 vector } SocketTableRx_3_myPort_V_empty_n { I 1 bit } SocketTableRx_3_myPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 346 \
    name SocketTableRx_4_myPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_4_myPort_V \
    op interface \
    ports { SocketTableRx_4_myPort_V_dout { I 16 vector } SocketTableRx_4_myPort_V_empty_n { I 1 bit } SocketTableRx_4_myPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 347 \
    name SocketTableRx_5_myPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_5_myPort_V \
    op interface \
    ports { SocketTableRx_5_myPort_V_dout { I 16 vector } SocketTableRx_5_myPort_V_empty_n { I 1 bit } SocketTableRx_5_myPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 348 \
    name SocketTableRx_6_myPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_6_myPort_V \
    op interface \
    ports { SocketTableRx_6_myPort_V_dout { I 16 vector } SocketTableRx_6_myPort_V_empty_n { I 1 bit } SocketTableRx_6_myPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 349 \
    name SocketTableRx_7_myPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_7_myPort_V \
    op interface \
    ports { SocketTableRx_7_myPort_V_dout { I 16 vector } SocketTableRx_7_myPort_V_empty_n { I 1 bit } SocketTableRx_7_myPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 350 \
    name SocketTableRx_8_myPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_8_myPort_V \
    op interface \
    ports { SocketTableRx_8_myPort_V_dout { I 16 vector } SocketTableRx_8_myPort_V_empty_n { I 1 bit } SocketTableRx_8_myPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 351 \
    name SocketTableRx_9_myPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_9_myPort_V \
    op interface \
    ports { SocketTableRx_9_myPort_V_dout { I 16 vector } SocketTableRx_9_myPort_V_empty_n { I 1 bit } SocketTableRx_9_myPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 352 \
    name SocketTableRx_10_myPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_10_myPort_V \
    op interface \
    ports { SocketTableRx_10_myPort_V_dout { I 16 vector } SocketTableRx_10_myPort_V_empty_n { I 1 bit } SocketTableRx_10_myPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 353 \
    name SocketTableRx_11_myPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_11_myPort_V \
    op interface \
    ports { SocketTableRx_11_myPort_V_dout { I 16 vector } SocketTableRx_11_myPort_V_empty_n { I 1 bit } SocketTableRx_11_myPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 354 \
    name SocketTableRx_12_myPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_12_myPort_V \
    op interface \
    ports { SocketTableRx_12_myPort_V_dout { I 16 vector } SocketTableRx_12_myPort_V_empty_n { I 1 bit } SocketTableRx_12_myPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 355 \
    name SocketTableRx_13_myPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_13_myPort_V \
    op interface \
    ports { SocketTableRx_13_myPort_V_dout { I 16 vector } SocketTableRx_13_myPort_V_empty_n { I 1 bit } SocketTableRx_13_myPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 356 \
    name SocketTableRx_14_myPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_14_myPort_V \
    op interface \
    ports { SocketTableRx_14_myPort_V_dout { I 16 vector } SocketTableRx_14_myPort_V_empty_n { I 1 bit } SocketTableRx_14_myPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 357 \
    name SocketTableRx_15_myPort_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTableRx_15_myPort_V \
    op interface \
    ports { SocketTableRx_15_myPort_V_dout { I 16 vector } SocketTableRx_15_myPort_V_empty_n { I 1 bit } SocketTableRx_15_myPort_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 358 \
    name numberSockets_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_numberSockets_V \
    op interface \
    ports { numberSockets_V { O 16 vector } numberSockets_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 359 \
    name myIpAddress_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_myIpAddress_V \
    op interface \
    ports { myIpAddress_V { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 360 \
    name ureMetaData_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ureMetaData_V \
    op interface \
    ports { ureMetaData_V_dout { I 97 vector } ureMetaData_V_empty_n { I 1 bit } ureMetaData_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 361 \
    name rthDropFifo_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_rthDropFifo_V \
    op interface \
    ports { rthDropFifo_V_din { O 113 vector } rthDropFifo_V_full_n { I 1 bit } rthDropFifo_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


