// Seed: 4009776171
module module_0;
  wor id_1;
  assign module_2.id_3 = 0;
  assign id_1 = -1;
  logic id_2, id_3;
  wire id_4 = -1;
endmodule
module module_1;
  wire id_1;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri   id_0,
    output tri   id_1,
    output wire  id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    input  uwire id_5,
    input  uwire id_6
);
  wire id_8;
  ;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_1 = 32'd59,
    parameter id_8 = 32'd26
) (
    output tri id_0,
    output wand _id_1,
    output supply1 id_2,
    input supply0 id_3,
    output uwire id_4,
    output wand id_5,
    input tri0 id_6,
    output wire id_7,
    input wor _id_8
);
  wire [-1 'b0 : -1 'b0] id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [{  id_8  ,  id_1  - "" ,  1  ,  -1  } : -1  ^  -1] id_11;
  localparam id_12 = 1;
  wire id_13;
endmodule
