#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jun  8 21:06:45 2021
# Process ID: 1228
# Current directory: D:/Personal_Project/8B-10B-Encoder-Decoder/Dec8B10B/Dec8B10B.runs/synth_1
# Command line: vivado.exe -log Dec8B10B.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Dec8B10B.tcl
# Log file: D:/Personal_Project/8B-10B-Encoder-Decoder/Dec8B10B/Dec8B10B.runs/synth_1/Dec8B10B.vds
# Journal file: D:/Personal_Project/8B-10B-Encoder-Decoder/Dec8B10B/Dec8B10B.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Dec8B10B.tcl -notrace
Command: synth_design -top Dec8B10B -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16260 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 694.145 ; gain = 177.906
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Dec8B10B' [D:/Personal_Project/8B-10B-Encoder-Decoder/Dec8B10B/Dec8B10B.srcs/sources_1/new/Dec8B10B.v:23]
INFO: [Synth 8-6157] synthesizing module 'fcn6b' [D:/Personal_Project/8B-10B-Encoder-Decoder/Dec8B10B/Dec8B10B.srcs/sources_1/new/fcn6b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fcn6b' (1#1) [D:/Personal_Project/8B-10B-Encoder-Decoder/Dec8B10B/Dec8B10B.srcs/sources_1/new/fcn6b.v:23]
INFO: [Synth 8-6157] synthesizing module 'inCheck' [D:/Personal_Project/8B-10B-Encoder-Decoder/Dec8B10B/Dec8B10B.srcs/sources_1/new/inCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'inCheck' (2#1) [D:/Personal_Project/8B-10B-Encoder-Decoder/Dec8B10B/Dec8B10B.srcs/sources_1/new/inCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'fcn6b5b' [D:/Personal_Project/8B-10B-Encoder-Decoder/Dec8B10B/Dec8B10B.srcs/sources_1/new/fcn6b5b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fcn6b5b' (3#1) [D:/Personal_Project/8B-10B-Encoder-Decoder/Dec8B10B/Dec8B10B.srcs/sources_1/new/fcn6b5b.v:23]
INFO: [Synth 8-6157] synthesizing module 'fcn4b3b' [D:/Personal_Project/8B-10B-Encoder-Decoder/Dec8B10B/Dec8B10B.srcs/sources_1/new/fcn4b3b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fcn4b3b' (4#1) [D:/Personal_Project/8B-10B-Encoder-Decoder/Dec8B10B/Dec8B10B.srcs/sources_1/new/fcn4b3b.v:23]
INFO: [Synth 8-6157] synthesizing module 'disCtr2' [D:/Personal_Project/8B-10B-Encoder-Decoder/Dec8B10B/Dec8B10B.srcs/sources_1/new/disCtrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'disCtr2' (5#1) [D:/Personal_Project/8B-10B-Encoder-Decoder/Dec8B10B/Dec8B10B.srcs/sources_1/new/disCtrl.v:23]
INFO: [Synth 8-4471] merging register 'rd_in_reg' into 'rdispout_reg' [D:/Personal_Project/8B-10B-Encoder-Decoder/Dec8B10B/Dec8B10B.srcs/sources_1/new/Dec8B10B.v:48]
WARNING: [Synth 8-6014] Unused sequential element rd_in_reg was removed.  [D:/Personal_Project/8B-10B-Encoder-Decoder/Dec8B10B/Dec8B10B.srcs/sources_1/new/Dec8B10B.v:48]
INFO: [Synth 8-6155] done synthesizing module 'Dec8B10B' (6#1) [D:/Personal_Project/8B-10B-Encoder-Decoder/Dec8B10B/Dec8B10B.srcs/sources_1/new/Dec8B10B.v:23]
WARNING: [Synth 8-3331] design disCtr2 has unconnected port data_in[9]
WARNING: [Synth 8-3331] design disCtr2 has unconnected port data_in[8]
WARNING: [Synth 8-3331] design disCtr2 has unconnected port data_in[7]
WARNING: [Synth 8-3331] design disCtr2 has unconnected port data_in[6]
WARNING: [Synth 8-3331] design fcn4b3b has unconnected port reset
WARNING: [Synth 8-3331] design fcn4b3b has unconnected port P[1]
WARNING: [Synth 8-3331] design fcn6b5b has unconnected port reset
WARNING: [Synth 8-3331] design inCheck has unconnected port reset
WARNING: [Synth 8-3331] design inCheck has unconnected port P[1]
WARNING: [Synth 8-3331] design fcn6b has unconnected port clk
WARNING: [Synth 8-3331] design fcn6b has unconnected port reset
WARNING: [Synth 8-3331] design fcn6b has unconnected port data_in[1]
WARNING: [Synth 8-3331] design fcn6b has unconnected port data_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 758.805 ; gain = 242.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 758.805 ; gain = 242.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 758.805 ; gain = 242.566
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Personal_Project/8B-10B-Encoder-Decoder/Dec8B10B/Dec8B10B.srcs/constrs_1/new/Constraint1.xdc]
Finished Parsing XDC File [D:/Personal_Project/8B-10B-Encoder-Decoder/Dec8B10B/Dec8B10B.srcs/constrs_1/new/Constraint1.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 874.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 874.656 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 874.656 ; gain = 358.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 874.656 ; gain = 358.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 874.656 ; gain = 358.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 874.656 ; gain = 358.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Dec8B10B 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module fcn6b 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module inCheck 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 9     
Module fcn6b5b 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module fcn4b3b 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 4     
Module disCtr2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 874.656 ; gain = 358.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 874.656 ; gain = 358.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 875.004 ; gain = 358.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 875.004 ; gain = 358.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 881.996 ; gain = 365.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 881.996 ; gain = 365.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 881.996 ; gain = 365.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 881.996 ; gain = 365.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 881.996 ; gain = 365.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 881.996 ; gain = 365.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     1|
|4     |LUT4 |     7|
|5     |LUT5 |     5|
|6     |LUT6 |    24|
|7     |FDRE |    42|
|8     |IBUF |    12|
|9     |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   107|
|2     |  dis    |disCtr2 |     9|
|3     |  err    |inCheck |    28|
|4     |  f43    |fcn4b3b |    13|
|5     |  f65    |fcn6b5b |    10|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 881.996 ; gain = 365.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 881.996 ; gain = 249.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 881.996 ; gain = 365.758
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 897.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 897.066 ; gain = 604.004
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 897.066 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Personal_Project/8B-10B-Encoder-Decoder/Dec8B10B/Dec8B10B.runs/synth_1/Dec8B10B.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Dec8B10B_utilization_synth.rpt -pb Dec8B10B_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  8 21:07:26 2021...
