Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct 10 11:14:06 2024
| Host         : Marlofst running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+-----------------------------------------+------------+
| Rule      | Severity | Description                             | Violations |
+-----------+----------+-----------------------------------------+------------+
| BIIVRC-1  | Warning  | Bank IO standard internal Vref conflict | 1          |
| REQP-1709 | Warning  | Clock output buffering                  | 1          |
+-----------+----------+-----------------------------------------+------------+

2. REPORT DETAILS
-----------------
BIIVRC-1#1 Warning
Bank IO standard internal Vref conflict  - IOBank:34
Conflicting INTERNAL_VREF constraint in Bank 34.  Some ports in this bank, for example, DDR3_dq[0]   (SSTL15, Vref=0.750V) 
 at site K2 conflict with constrained INTERNAL_VREF of 0.675V.DDR3_dq[0]
Related violations: <none>

REQP-1709#1 Warning
Clock output buffering  
PLLE2_ADV connectivity violation. The signal design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out on the design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
Related violations: <none>


