// Seed: 2763573869
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  assign id_6 = 1'b0;
  tri0 id_9 = id_3 == 1;
  id_10 :
  assert property (@(posedge id_10) id_8)
  else $display(id_9);
  always @(posedge id_9) id_8 = id_1;
  tri0 id_11 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1,
    output wire id_2,
    output supply0 id_3,
    input tri1 id_4,
    output tri id_5,
    output wor id_6,
    output wand id_7,
    input tri0 id_8
    , id_27,
    output tri id_9,
    output wand id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri0 id_13,
    input wor id_14,
    input tri0 id_15,
    output uwire id_16,
    input tri1 id_17,
    output tri1 id_18,
    input supply1 id_19,
    input tri1 id_20,
    input uwire id_21,
    input supply1 id_22,
    input tri1 id_23,
    input tri1 id_24,
    input tri id_25
);
  assign id_1 = 1'b0;
  module_0(
      id_27, id_27, id_27, id_27, id_27, id_27, id_27
  );
endmodule
