Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Nov 25 03:46:47 2018
| Host         : shelly running 64-bit unknown
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             100 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |            4 |
| Yes          | No                    | Yes                    |               8 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-----------------------------+-------------------+------------------+----------------+
|       Clock Signal      |        Enable Signal        |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------+-----------------------------+-------------------+------------------+----------------+
|  PAR_GEN/SLOWER_CLK/clk |                             |                   |                1 |              2 |
|  PAR_GEN/SLOWER_CLK/clk | PAR_GEN/nolabel_line16/E[0] | PAR_GEN/FSM/AR[0] |                1 |              8 |
|  PAR_GEN/SLOWER_CLK/clk | PAR_GEN/FSM/E[0]            |                   |                4 |             32 |
|  CLK_IBUF_BUFG          |                             |                   |               14 |             98 |
+-------------------------+-----------------------------+-------------------+------------------+----------------+


