/* Generated by Yosys 0.27+9 (git sha1 101d19bb6, gcc 11.2.0-7ubuntu2 -fPIC -Os) */


module \$paramod$a2dc3e9ebcf960f4809d283470e3be91810f69eb\bsg_encode_one_hot (i, addr_o, v_o);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  (* unused_bits = "64 65 68 69 72 73 76 77 96 97 98 104 105 106" *)
  wire [164:0] addr;
  
  output [4:0] addr_o;
  wire [4:0] addr_o;
  
  input [16:0] i;
  wire [16:0] i;
  
  wire [1:0] \rof[1].rof1[0].vs ;
  
  wire [1:0] \rof[1].rof1[10].vs ;
  
  wire [1:0] \rof[1].rof1[11].vs ;
  
  wire [1:0] \rof[1].rof1[12].vs ;
  
  wire [1:0] \rof[1].rof1[13].vs ;
  
  wire [1:0] \rof[1].rof1[14].vs ;
  
  wire [1:0] \rof[1].rof1[15].vs ;
  
  wire [1:0] \rof[1].rof1[1].vs ;
  
  wire [1:0] \rof[1].rof1[2].vs ;
  
  wire [1:0] \rof[1].rof1[3].vs ;
  
  wire [1:0] \rof[1].rof1[4].vs ;
  
  wire [1:0] \rof[1].rof1[5].vs ;
  
  wire [1:0] \rof[1].rof1[6].vs ;
  
  wire [1:0] \rof[1].rof1[7].vs ;
  wire \rof[1].rof1[8].vs ;
  
  wire [1:0] \rof[1].rof1[9].vs ;
  
  (* unused_bits = "1" *)
  wire [1:0] \rof[2].rof1[0].vs ;
  
  (* unused_bits = "1" *)
  wire [1:0] \rof[2].rof1[1].vs ;
  
  (* unused_bits = "1" *)
  wire [1:0] \rof[2].rof1[2].vs ;
  
  (* unused_bits = "1" *)
  wire [1:0] \rof[2].rof1[3].vs ;
  wire \rof[2].rof1[4].vs ;
  
  wire [1:0] \rof[2].rof1[5].vs ;
  
  wire [1:0] \rof[2].rof1[6].vs ;
  
  wire [1:0] \rof[2].rof1[7].vs ;
  
  (* unused_bits = "1" *)
  wire [1:0] \rof[3].rof1[0].vs ;
  
  (* unused_bits = "1" *)
  wire [1:0] \rof[3].rof1[1].vs ;
  wire \rof[3].rof1[2].vs ;
  
  wire [1:0] \rof[3].rof1[3].vs ;
  
  wire [1:0] \rof[4].rof1[0].vs ;
  wire \rof[4].rof1[1].vs ;
  
  wire [1:0] \rof[5].rof1[0].vs ;
  (* unused_bits = "34 38 42 46 68 76" *)
  wire [160:0] v;
  
  output v_o;
  wire v_o;
  assign _00_ = i[9] | i[8];
  assign _01_ = i[11] | i[10];
  assign _02_ = _01_ | _00_;
  assign _03_ = i[13] | i[12];
  assign _04_ = i[15] | i[14];
  assign _05_ = _04_ | _03_;
  assign addr_o[3] = _05_ | _02_;
  assign _06_ = i[1] | i[0];
  assign _07_ = i[3] | i[2];
  assign _08_ = _07_ | _06_;
  assign _09_ = i[5] | i[4];
  assign _10_ = i[7] | i[6];
  assign _11_ = _10_ | _09_;
  assign _12_ = _11_ | _08_;
  assign _13_ = _12_ | addr_o[3];
  assign v_o = _13_ | i[16];
  assign _14_ = i[3] | i[1];
  assign _15_ = i[7] | i[5];
  assign _16_ = _15_ | _14_;
  assign _17_ = i[11] | i[9];
  assign _18_ = i[15] | i[13];
  assign _19_ = _18_ | _17_;
  assign addr_o[0] = _19_ | _16_;
  assign _20_ = _10_ | _07_;
  assign _21_ = _04_ | _01_;
  assign addr_o[1] = _21_ | _20_;
  assign addr_o[2] = _11_ | _05_;
  assign { addr[164:107], addr[103:99], addr[95:78], addr[75:74], addr[71:70], addr[67:66], addr[63:0] } = { i[16], addr_o[3:0], 28'hxxx0xxx, addr_o[3:0], 67'bxxxxx000xxxxx000xxxxxxxxxxxx00xx00xx00xx00xxxxxxxxx0x0x0x0x0x0x0x0x, i[15], 1'h0, i[13], 1'h0, i[11], 1'h0, i[9], 1'h0, i[7], 1'h0, i[5], 1'h0, i[3], 1'h0, i[1], 32'h00000000 };
  assign addr_o[4] = i[16];
  assign \rof[1].rof1[0].vs  = i[1:0];
  assign \rof[1].rof1[10].vs  = 2'h0;
  assign \rof[1].rof1[11].vs  = 2'h0;
  assign \rof[1].rof1[12].vs  = 2'h0;
  assign \rof[1].rof1[13].vs  = 2'h0;
  assign \rof[1].rof1[14].vs  = 2'h0;
  assign \rof[1].rof1[15].vs  = 2'h0;
  assign \rof[1].rof1[1].vs  = i[3:2];
  assign \rof[1].rof1[2].vs  = i[5:4];
  assign \rof[1].rof1[3].vs  = i[7:6];
  assign \rof[1].rof1[4].vs  = i[9:8];
  assign \rof[1].rof1[5].vs  = i[11:10];
  assign \rof[1].rof1[6].vs  = i[13:12];
  assign \rof[1].rof1[7].vs  = i[15:14];
  assign \rof[1].rof1[8].vs  = i[16];
  assign \rof[1].rof1[9].vs  = 2'h0;
  assign \rof[2].rof1[0].vs  = { addr[65], 1'h0 };
  assign \rof[2].rof1[1].vs  = { addr[69], 1'h0 };
  assign \rof[2].rof1[2].vs  = { addr[73], 1'h0 };
  assign \rof[2].rof1[3].vs  = { addr[77], 1'h0 };
  assign \rof[2].rof1[4].vs  = i[16];
  assign \rof[2].rof1[5].vs  = 2'h0;
  assign \rof[2].rof1[6].vs  = 2'h0;
  assign \rof[2].rof1[7].vs  = 2'h0;
  assign \rof[3].rof1[0].vs  = { addr[98], 1'h0 };
  assign \rof[3].rof1[1].vs  = { addr[106], 1'h0 };
  assign \rof[3].rof1[2].vs  = i[16];
  assign \rof[3].rof1[3].vs  = 2'h0;
  assign \rof[4].rof1[0].vs  = { addr_o[3], 1'h0 };
  assign \rof[4].rof1[1].vs  = i[16];
  assign \rof[5].rof1[0].vs  = { i[16], 1'h0 };
  assign v = { v_o, 15'hxxxx, i[16], 31'bxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxx, i[16], 7'hxx, addr_o[3], 23'bxxxxxxxxxxx0xxx0xxx0xxx, i[16], 3'hx, addr[106], 7'hxx, addr[98], 19'bxxxxx0x0x0x0x0x0x0x, i[16], 1'h0, addr[77], 3'hx, addr[73], 3'hx, addr[69], 3'hx, addr[65], 17'bxx000000000000000, i };
endmodule

(* top =  1  *)

module bsg_thermometer_count(i, o);
  
  wire [16:0] \big.one_hot ;
  
  input [15:0] i;
  wire [15:0] i;
  
  output [4:0] o;
  wire [4:0] o;
  assign \big.one_hot [0] = ~i[0];
  assign \big.one_hot [1] = i[0] & ~(i[1]);
  assign \big.one_hot [2] = i[1] & ~(i[2]);
  assign \big.one_hot [3] = i[2] & ~(i[3]);
  assign \big.one_hot [4] = i[3] & ~(i[4]);
  assign \big.one_hot [5] = i[4] & ~(i[5]);
  assign \big.one_hot [6] = i[5] & ~(i[6]);
  assign \big.one_hot [7] = i[6] & ~(i[7]);
  assign \big.one_hot [8] = i[7] & ~(i[8]);
  assign \big.one_hot [9] = i[8] & ~(i[9]);
  assign \big.one_hot [10] = i[9] & ~(i[10]);
  assign \big.one_hot [11] = i[10] & ~(i[11]);
  assign \big.one_hot [12] = i[11] & ~(i[12]);
  assign \big.one_hot [13] = i[12] & ~(i[13]);
  assign \big.one_hot [14] = i[13] & ~(i[14]);
  assign \big.one_hot [15] = i[14] & ~(i[15]);
  (* module_not_derived = 32'd1 *)
  
  \$paramod$a2dc3e9ebcf960f4809d283470e3be91810f69eb\bsg_encode_one_hot  \big.encode_one_hot  (
    .addr_o(o),
    .i({ i[15], \big.one_hot [15:0] })
  );
  assign \big.one_hot [16] = i[15];
endmodule

