Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb  4 18:43:37 2018
| Host         : ALEXYZHOV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CAM_PS_Configure_wrapper_control_sets_placed.rpt
| Design       : CAM_PS_Configure_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    49 |
| Unused register locations in slices containing registers |   155 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             174 |           53 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             136 |           44 |
| Yes          | No                    | No                     |             410 |          120 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              85 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                      |                                                                              Enable Signal                                                                             |                                                                 Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count |
+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  CAM_7725/user_clock/inst/clk_out2                      |                                                                                                                                                                        | CAM_7725/vga_display/vga_hsync0                                                                                                                  |                1 |              1 |
|  CAM_7725/user_clock/inst/clk_out2                      |                                                                                                                                                                        | CAM_7725/vga_display/vga_vsync0                                                                                                                  |                1 |              1 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                  |                1 |              2 |
|  CAM_PCLK_IBUF_BUFG                                     |                                                                                                                                                                        |                                                                                                                                                  |                1 |              2 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                          |                2 |              4 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                2 |              4 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | CAM_PS_Configure_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                3 |              4 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0             |                3 |              4 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0             |                2 |              4 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | CAM_PS_Configure_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                               | CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                2 |              8 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[24]                    |                2 |              8 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  CAM_7725/user_clock/inst/clk_out1                      |                                                                                                                                                                        |                                                                                                                                                  |                7 |              9 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                          | CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                2 |              9 |
|  CAM_7725/user_clock/inst/clk_out2                      | CAM_7725/vga_display/vCounter_1                                                                                                                                        |                                                                                                                                                  |                4 |             10 |
|  CAM_7725/user_clock/inst/clk_out2                      |                                                                                                                                                                        |                                                                                                                                                  |                4 |             11 |
|  CAM_PCLK_IBUF_BUFG                                     | CAM_7725/frame_capture/dout_48bit_reg[47]                                                                                                                              |                                                                                                                                                  |                5 |             12 |
|  CAM_PCLK_IBUF_BUFG                                     | CAM_7725/frame_capture/dout_48bit_reg[23]                                                                                                                              |                                                                                                                                                  |                4 |             12 |
|  CAM_PCLK_IBUF_BUFG                                     | CAM_7725/frame_capture/dout_48bit_reg[35]                                                                                                                              |                                                                                                                                                  |                4 |             12 |
|  CAM_7725/user_clock/inst/clk_out2                      |                                                                                                                                                                        | CAM_7725/vga_display/blank                                                                                                                       |                6 |             12 |
|  CAM_PCLK_IBUF_BUFG                                     | CAM_7725/frame_capture/dout_48bit_reg[11]                                                                                                                              |                                                                                                                                                  |                4 |             12 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                                  |                2 |             12 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]       |                                                                                                                                                  |                5 |             12 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                  |                2 |             12 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                  |                6 |             12 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                  |                4 |             13 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                  |                3 |             14 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                  |                4 |             14 |
|  CAM_PCLK_IBUF_BUFG                                     | CAM_7725/frame_capture/din_latch_reg[15]_i_1_n_0                                                                                                                       |                                                                                                                                                  |                8 |             16 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                  |                3 |             16 |
|  CAM_PCLK_IBUF_BUFG                                     |                                                                                                                                                                        | CAM_VSYNC_IBUF                                                                                                                                   |                3 |             19 |
|  CAM_PCLK_IBUF_BUFG                                     | CAM_7725/frame_capture/p_0_in                                                                                                                                          | CAM_VSYNC_IBUF                                                                                                                                   |                5 |             19 |
|  CAM_7725/user_clock/inst/clk_out2                      | CAM_7725/vga_display/address[0]_i_2_n_0                                                                                                                                | CAM_7725/vga_display/clear                                                                                                                       |                5 |             19 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | CAM_PS_Configure_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                7 |             20 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                  |                8 |             21 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                                  |                7 |             21 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                                  |                7 |             32 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                  |                8 |             32 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                                  |                8 |             32 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                                  |                9 |             32 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                                  |                8 |             32 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                  |               11 |             45 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                  |               11 |             45 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               15 |             59 |
|  CAM_PS_Configure_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        |                                                                                                                                                  |               42 |            153 |
+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     2 |
| 4      |                     8 |
| 6      |                     1 |
| 8      |                     3 |
| 9      |                     2 |
| 10     |                     1 |
| 11     |                     1 |
| 12     |                     9 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                    17 |
+--------+-----------------------+


