MVPP2_TXD_L3_OFF_SHIFT	,	V_459
htons	,	F_258
ipv6_hdr	,	F_260
mvpp2_prs_hw_port_init	,	F_60
tcam_mask	,	V_260
"illegal MTU value %d, round to %d\n"	,	L_23
"device tree"	,	L_43
MVPP2_PRS_TCAM_LU_BYTE	,	V_46
MVPP2_PRS_SRAM_UDF_BITS	,	V_90
MVPP2_GMAC_CONFIG_MII_SPEED	,	V_524
MVPP2_POOL_BUF_SIZE_OFFSET	,	V_313
DMA_FROM_DEVICE	,	V_333
unlikely	,	F_128
mvpp2_txq_done	,	F_211
MVPP2_BM_SWF_SHORT_POOL	,	V_358
pool	,	V_335
"failed to initialize controller\n"	,	L_52
mvpp2_prs_tcam_port_map_get	,	F_20
mvpp2_port_enable	,	F_157
version	,	V_678
MVPP2_TXP_REFILL_PERIOD_ALL_MASK	,	V_401
MVPP2_PRS_UNTAGGED	,	V_197
mvpp2_bm_pool_use	,	F_140
size	,	V_9
done_pkts_coal	,	V_612
MVPP2_PRS_IPV4_IHL_MASK	,	V_222
MVPP2_GMAC_FC_ADV_EN	,	V_376
MVPP2_GMAC_PORT_RESET_MASK	,	V_385
tx_cmd	,	V_604
mvpp2_gmac_max_rx_size_set	,	F_162
MVPP2_RXQ_DESC_SIZE_REG	,	V_492
GFP_ATOMIC	,	V_561
mbus_dram_target_info	,	V_726
MVPP2_BM_MC_ID_MASK	,	V_341
MVPP2_PRS_PORT_MASK	,	V_53
rx_status	,	V_570
MVPP2_PRS_SRAM_IDX_REG	,	V_36
of_property_read_u32	,	F_342
MVPP2_PRS_L3_MULTI_CAST	,	V_171
mvpp2_prs_mcast_del_all	,	F_88
mvpp2_prs_flow_find	,	F_40
lu_first	,	V_186
tx_ring_size	,	V_499
ENOTSUPP	,	V_667
long_pool	,	V_322
"fail to change ring parameters"	,	L_36
MVPP2_PRS_SRAM_DATA_REG	,	F_11
MVPP2_AGGR_TXQ_DESC_ADDR_REG	,	F_221
per_cpu_ptr	,	F_192
c	,	V_670
free_percpu	,	F_337
"tx fifo underrun error\n"	,	L_20
PHY_GBIT_FEATURES	,	V_645
PPP_IP	,	V_238
MVPP2_PRS_MAX_LOOP_MASK	,	F_64
i	,	V_26
"wrong cpu on the end of Tx processing\n"	,	L_12
irq	,	V_514
err_clean_rxqs	,	V_686
MVPP2_PRS_UDF_MAC_DEF	,	V_265
enable_off	,	V_45
p	,	V_597
mvpp2_prs_sram_shift_set	,	F_38
netdev_err	,	F_138
buff_virt_addr	,	V_572
MVPP2_BM_PHY_RLS_REG	,	F_133
mvpp2_setup_rxqs	,	F_238
MVPP2_PRS_PORT_LU_MAX	,	V_257
MVPP2_CLS_FLOWS_TBL_SIZE	,	V_292
for_each_available_child_of_node	,	F_375
MVPP2_CLS_FLOW_TBL2_REG	,	V_281
MVPP2_RXQ_NUM_NEW_OFFSET	,	V_424
mvpp2_rxq_offset_set	,	F_182
MVPP2_PRS_DSA	,	V_200
MVPP2_ISR_ENABLE_INTERRUPT	,	F_149
new_rx_pending	,	V_629
MVPP2_PRS_RI_L3_IP4	,	V_223
gop_clk	,	V_752
MVPP2_PRS_RI_L3_IP6	,	V_227
bit_num	,	V_63
MVPP2_RXQ_DISABLE_MASK	,	V_408
tid	,	V_97
MVPP2_AGGR_TXQ_DESC_SIZE_REG	,	F_222
finish	,	V_208
MVPP2_PRS_RI_UDF3_RX_SPECIAL	,	V_215
mvpp2_bm_pool_destroy	,	F_115
swab16	,	F_51
req	,	V_447
mvpp2_ethtool_get_settings	,	F_321
add	,	V_49
ret	,	V_147
mvpp2_prs_def_flow_init	,	F_69
res	,	V_697
mvpp2_prs_sram_ri_update	,	F_33
strlcpy	,	F_328
MVPP2_PRS_RI_UDF7_MASK	,	V_248
MVPP2_TXQ_TOKEN_SIZE_MAX	,	V_470
MVPP2_PRS_SRAM_SHIFT_OFFS	,	V_83
mvpp2_rxq_init	,	F_223
port	,	V_19
MVPP2_BM_POOLS_NUM	,	V_318
mvpp2_txq_pend_desc_num_get	,	F_185
mvpp2_prs_dsa_tag_set	,	F_48
out_start	,	V_660
MVPP2_TXD_L4_UDP	,	V_463
tx_port_num	,	V_388
mvpp2_egress_disable	,	F_172
tx_done_timer	,	V_538
"pool %d: %d of %d allocated\n"	,	L_10
mvpp2_prs_mac_da_range_find	,	F_81
dma_map_single	,	F_126
MVPP2_PRS_SRAM_OP_SEL_UDF_MASK	,	V_94
MVPP2_TXP_SCHED_Q_CMD_REG	,	V_414
MVPP2_PE_ETYPE_EDSA_UNTAGGED	,	V_129
offs	,	V_54
MVPP2_PE_DSA_UNTAGGED	,	V_121
kmalloc	,	F_231
rx_bytes	,	V_583
end	,	V_102
MVPP2_B_HDR_INFO_IS_LAST	,	F_265
mvpp2_prs_ip4_init	,	F_77
MVPP2_RXD_BM_POOL_ID_MASK	,	V_432
mvpp2_txq_desc_put	,	F_195
mvpp2_prs_default_init	,	F_79
MVPP2_TXP_SCHED_ENQ_MASK	,	V_417
MVPP2_PE_VLAN_DBL	,	V_236
MVPP2_GMAC_AN_DUPLEX_EN	,	V_528
netdev_info	,	F_296
MVPP2_PRS_IPV6_EXT_AI_BIT	,	V_252
MVPP2_CLS_OVERSIZE_RXQ_LOW_BITS	,	V_299
MVPP2_PRS_SRAM_WORDS	,	V_37
BIT	,	F_27
tpid2	,	V_155
txq_id	,	V_603
tpid1	,	V_154
mac_from	,	V_699
mvpp2_txq_pcpu	,	V_6
MVPP2_RXD_ERR_OVERRUN	,	V_548
netif_napi_add	,	F_355
err_free_irq	,	V_651
MVPP2_PRS_LU_IP4	,	V_161
mvpp2_tx_queue	,	V_411
mvpp2_read	,	F_3
MVPP2_PRS_LU_IP6	,	V_181
" long"	,	L_7
mvpp2_pool_refill	,	F_135
mvpp2_port_reset	,	F_161
ETH_P_IP	,	V_218
mvpp2_cls_flow_write	,	F_91
phy_print_status	,	F_243
mvpp2_ethtool_get_coalesce	,	F_326
MVPP2_PPPOE_HDR_SIZE	,	V_203
mvpp2_get_mac_address	,	F_298
irq_dispose_mapping	,	F_357
MVPP2_CLS_FLOW_TBL1_REG	,	V_280
mvpp2_rx_error	,	F_252
HZ	,	V_707
skb_network_header_len	,	F_261
MVPP2_RXQ_POOL_LONG_OFFS	,	V_326
flow	,	V_96
data_size	,	V_547
MVPP2_MH_SIZE	,	V_194
MVPP2_PRS_AI_BITS	,	V_61
mvpp2_prs_update_mac_da	,	F_85
netdev_update_features	,	F_145
byte	,	V_47
ethertype	,	V_62
MVPP2_BM_POOL_PTR_ALIGN	,	V_306
MVPP2_BM_POOL_CTRL_REG	,	F_107
MVPP2_PRS_IPV6_NO_EXT_AI_BIT	,	V_183
IRQ_HANDLED	,	V_517
mvpp2_port_disable	,	F_158
MVPP2_PRS_TCAM_EN_MASK	,	V_255
ether_addr_copy	,	F_87
MVPP2_RXD_BUF_HDR	,	V_584
driver	,	V_676
priv_common_regs_num	,	V_703
mvpp2_bm_pool_mc_put	,	F_134
skb_network_offset	,	F_262
mvpp2_prs_tcam_data_byte_get	,	F_24
nexthdr	,	V_567
cmd	,	V_666
MVPP2_RXD_ERR_RESOURCE	,	V_549
dram_target_info	,	V_740
mvpp2_port_fc_adv_enable	,	F_156
IPPROTO_IPIP	,	V_180
MVPP2_CLS_SWFWD_P2HQ_REG	,	F_98
MVPP2_RX_BUF_SIZE	,	F_127
MVPP2_RXQ_PACKET_OFFSET_MASK	,	V_429
MVPP2_BM_STOP_MASK	,	V_316
new_pool	,	V_348
valid	,	V_42
phy_dev	,	V_520
MVPP2_AGGR_TXQ_SIZE	,	V_744
MVPP2_PE_VLAN_NONE	,	V_237
MVPP2_PE_IP6_PROTO_UN	,	V_250
MVPP2_CAUSE_RXQ_OCCUP_DESC_ALL_MASK	,	V_367
napi_enable	,	F_287
MVPP2_PE_MAC_PROMISCUOUS	,	V_107
mac_addr_l	,	V_635
log_id	,	V_482
mac_addr_m	,	V_636
err	,	V_232
mac_addr_h	,	V_637
MVPP2_ETH_TYPE_LEN	,	V_134
MVPP2_PRS_SRAM_RI_CTRL_WORD	,	V_168
mvpp2_bm_cookie_pool_get	,	F_131
MVPP2_CLS_OVERSIZE_RXQ_LOW_REG	,	F_97
netif_tx_start_all_queues	,	F_289
rx_done	,	V_622
ai_bits	,	V_140
mvpp2_get_rx_queue	,	F_208
mvpp2_bm_init	,	F_118
"short"	,	L_6
mvpp2_rxq_short_pool_set	,	F_123
dma_free_coherent	,	F_103
MVPP2_CAUSE_TXQ_OCCUP_DESC_ALL_MASK	,	V_623
tx_max_pending	,	V_682
skb_frag_t	,	T_8
MVPP2_SNOOP_PKT_SIZE_MASK	,	V_406
lkpid	,	V_286
hrtimer_cancel	,	F_307
MVPP2_PRS_SRAM_NEXT_LU_OFFS	,	V_78
pkts	,	V_471
MVPP2_RX_MIN_PKT_SIZE_REG	,	V_737
mvpp2_prs_dsa_init	,	F_72
mvpp2_buff_hdr_rx	,	F_263
ktime_set	,	F_245
function	,	V_716
ERANGE	,	V_156
skb_headlen	,	F_207
MVPP2_RX_ATTR_FIFO_SIZE_REG	,	F_367
udf_type	,	V_262
mac_bcast	,	V_647
MVPP2_CLS_LKP_TBL_LOOKUP_EN_MASK	,	V_297
MVPP2_PRS_IPV4_IHL	,	V_220
descs_phys	,	V_488
swap	,	F_44
MVPP2_CLS_LKP_TBL_REG	,	V_288
mvpp2_skb_alloc	,	F_124
cpu	,	V_363
MVPP2_DRIVER_NAME	,	V_677
MVPP2_PRS_IPV4_MC_MASK	,	V_173
HRTIMER_MODE_REL_PINNED	,	V_539
descs	,	V_413
mvpp2_cls_flow_entry	,	V_276
MVPP2_GMAC_CONFIG_GMII_SPEED	,	V_525
MVPP2_PRS_PORT_LU_VAL	,	F_62
prev_rx_ring_size	,	V_683
tx_dropped	,	V_611
MVPP2_PRS_SINGLE_VLAN_AI	,	V_151
MVPP2_BM_SWF_SHORT	,	V_346
hrtimer_restart	,	V_540
mvpp2_rx_time_coal_set	,	F_203
buff_virt_addr_next	,	V_574
MVPP2_CLS_FLOW_TBL0_REG	,	V_279
devm_kzalloc	,	F_334
MVPP2_PE_MAC_MC_ALL	,	V_114
mvpp2_prs_sram_offset_set	,	F_39
MVPP2_BM_LONG_BUF_NUM	,	V_352
MVPP2_TX_DISABLE_TIMEOUT_MSEC	,	V_419
napi_disable	,	F_291
mvpp2_prs_tcam_ai_update	,	F_26
cause	,	V_479
MVPP2_PRS_SRAM_AI_OFFS	,	V_72
timer	,	V_542
MAX_SKB_FRAGS	,	V_484
MVPP2_TXQ_SCHED_REFILL_REG	,	F_229
MVPP2_ISR_RXQ_GROUP_REG	,	F_336
MVPP2_TXQ_INDEX_REG	,	V_503
mvpp2_rxq_deinit	,	F_225
"rx fifo overrun error\n"	,	L_19
MVPP2_RX_FIFO_PORT_MIN_PKT	,	V_738
mvpp2	,	V_1
MVPP2_RXQ_STATUS_REG	,	F_176
MVPP2_PRS_SRAM_OP_SEL_UDF_ADD	,	V_164
EADDRNOTAVAIL	,	V_659
phy_device	,	V_518
mvpp2_prs_match_etype	,	F_29
pending_cause_rx	,	V_625
MVPP2_PRS_TCAM_PORT_BYTE	,	V_50
rxq_number	,	V_356
tx_desc	,	V_13
time_coal	,	V_477
MVPP2_OCCUPIED_THRESH_MASK	,	V_472
dev_id	,	V_515
MVPP2_PE_DROP_ALL	,	V_103
MVPP2_BM_POOL_SIZE_MAX	,	V_317
MVPP2_PRS_SRAM_OP_SEL_SHIFT_ADD	,	V_112
MVPP2_MAX_L3_ADDR_SIZE	,	V_226
txq_get_index	,	V_8
IPPROTO_UDP	,	V_159
MVPP2_TXQ_DRAIN_EN_MASK	,	V_510
txq_pcpu	,	V_7
mvpp2_egress_port	,	F_7
IS_ERR	,	F_347
err_free_txq_pcpu	,	V_714
mvpp2_prs_ip6_init	,	F_78
mvpp2_prs_shadow	,	V_256
MVPP2_PRS_SRAM_SHIFT_SIGN_BIT	,	V_82
ring	,	V_628
vlan_features	,	V_723
shift	,	V_80
advertising	,	V_646
mvpp2_prs_tcam_data_byte_set	,	F_21
MVPP2_TXQ_RSVD_RSLT_MASK	,	V_446
"mvpp2_prs_tag_mode_set failed\n"	,	L_29
mvpp2_txq_sent_counter_clear	,	F_199
MVPP2_PREF_BUF_PTR	,	F_227
len	,	V_264
tagged	,	V_116
stats	,	V_586
MVPP2_PHY_AN_CFG0_REG	,	V_742
napi_schedule	,	F_241
buff_phys_addr_next	,	V_573
MVPP2_CAUSE_RX_FIFO_OVERRUN_MASK	,	V_615
MVPP2_PRS_SRAM_OP_SEL_SHIFT_MASK	,	V_85
"invalid queue size parameter\n"	,	L_49
MVPP2_PRS_LU_DSA	,	V_108
MVPP2_ISR_DISABLE_INTERRUPT	,	F_151
mvpp2_rx_refill	,	F_254
mvpp2_tx_frag_process	,	F_276
mvpp2_prs_double_vlan_add	,	F_55
buf_num	,	V_310
netif_carrier_off	,	F_292
"bad rx status %08x (resource error), size=%d\n"	,	L_16
MVPP2_CPU_DESC_CHUNK	,	V_452
MVPP2_RXQ_CONFIG_REG	,	F_122
"mvpp2_prs_mac_da_accept MC failed\n"	,	L_28
tid_aux	,	V_146
GFP_KERNEL	,	V_98
reg_data	,	V_415
size_bytes	,	V_303
MVPP2_SNOOP_BUF_HDR_MASK	,	V_407
phy_ethtool_gset	,	F_322
MVPP2_PE_ETYPE_DSA_UNTAGGED	,	V_131
MVPP2_TXQ_NUM_REG	,	V_435
CLOCK_MONOTONIC	,	V_715
MVPP2_PRS_INIT_OFF_VAL	,	F_68
mc_id	,	V_340
MVPP2_PE_DSA_TAGGED	,	V_120
napi_gro_receive	,	F_271
MVPP2_RXD_L4_TCP	,	V_554
device_node	,	V_693
tcam_byte	,	V_259
MVPP2_PRS_RI_VLAN_SINGLE	,	V_143
MVPP2_PRS_INIT_OFFS_REG	,	F_66
err_free_percpu	,	V_689
MVPP2_PRS_RI_PPPOE_MASK	,	V_205
phy_mode	,	V_702
MVPP2_PRS_LU_VLAN	,	V_124
arg	,	V_365
phy_mii_ioctl	,	F_320
"marvell,loopback"	,	L_42
MVPP2_VLAN_TAG_LEN	,	V_150
ip_hdr	,	F_259
MVPP2_PRS_FLOW_ID_MASK	,	V_100
MVPP2_TXQ_REFILL_TOKENS_ALL_MASK	,	V_509
MVPP2_MAX_RXQ	,	V_741
logic_rxq	,	V_626
for_each_present_cpu	,	F_147
mvpp2_prs_hw_write	,	F_9
ETH_ALEN	,	V_111
mvpp2_prs_sram_ai_update	,	F_35
MVPP2_TX_SNOOP_REG	,	V_747
NETIF_F_RXCSUM	,	V_720
mvpp2_rx_fifo_init	,	F_365
txq	,	V_22
"failed to refill BM pools\n"	,	L_17
mvpp2_rx_pkts_coal_set	,	F_202
new_tx_pending	,	V_631
MVPP2_TXQ_DESC_ADDR_REG	,	V_500
MVPP2_MAX_RXD	,	V_633
tasklet_kill	,	F_308
mvpp2_prs_pppoe_init	,	F_76
MVPP2_GMAC_AUTONEG_CONFIG	,	V_375
buf_cookie	,	V_496
MVPP2_PRS_UDF_MAC_RANGE	,	V_266
MVPP2_ISR_RX_TX_MASK_REG	,	F_153
ethtool_ringparam	,	V_627
supported	,	V_644
MVPP2_TXQ_PENDING_REG	,	V_436
MVPP2_PRS_LU_PPPOE	,	V_204
mdelay	,	F_174
mvpp2_isr	,	F_240
MVPP2_ISR_RX_TX_CAUSE_REG	,	F_284
"cannot allocate Tx queues\n"	,	L_32
MVPP2_RXD_L3_IP6	,	V_552
features	,	V_701
MVPP2_RXD_L3_IP4	,	V_550
"cannot change mtu to less than 68\n"	,	L_21
priv	,	V_2
MVPP2_CLS_PORT_WAY_MASK	,	F_95
err_unroll_pools	,	V_320
mvpp2_check_mtu_valid	,	F_295
MVPP2_PRS_RI_L2_MCAST	,	V_115
budget	,	V_618
MVPP2_PRS_DBL_VLANS_MAX	,	V_152
err_out	,	V_685
netdev_mc_empty	,	F_310
tx_queue_len	,	V_705
mvpp2_rxq_drop_pkts	,	F_224
MVPP2_SRC_ADDR_HIGH	,	V_640
WARN	,	F_116
mvpp2_txq_clean	,	F_233
this_cpu_ptr	,	F_216
MVPP2_PRS_RI_CPU_CODE_MASK	,	V_216
clk_get_rate	,	F_373
MVPP2_TXD_L4_CSUM_FRAG	,	V_464
mvpp2_txq_init	,	F_226
MVPP2_TXP_SCHED_MTU_REG	,	V_469
MVPP2_PRS_SRAM_AI_CTRL_BITS	,	V_73
name	,	V_649
MVPP2_PE_MAC_NON_PROMISCUOUS	,	V_195
page	,	V_596
mvpp2_txq_sent_desc_proc	,	F_197
cpu_mask	,	V_364
MVPP2_PRS_TCAM_PROTO_MASK_L	,	V_169
"BM pool %d is not %d bytes aligned\n"	,	L_1
MVPP2_RXQ_POOL_SHORT_MASK	,	V_328
MVPP2_PRS_RI_UDF7_IP6_LITE	,	V_247
mvpp2_set_mac_address	,	F_312
of_get_mac_address	,	F_350
prefetch	,	F_181
phys_txq	,	V_599
ai_shift	,	V_76
MVPP2_PRS_RI_IP_FRAG_MASK	,	V_166
on_each_cpu	,	F_236
lrxq	,	V_321
MVPP2_TXQ_REFILL_PERIOD_ALL_MASK	,	V_508
mvpp2_prs_hw_read	,	F_12
mvpp2_set_rx_mode	,	F_309
"Using %s mac address %pM\n"	,	L_48
netdev_warn	,	F_173
mvpp2_netdev_ops	,	V_709
kzalloc	,	F_41
MVPP2_RXD_BM_POOL_ID_OFFS	,	V_433
dma_mapping_error	,	F_129
rxqs	,	V_324
tx_done	,	V_483
napi	,	V_516
mvpp2_prs_vlan_add	,	F_52
netdev_priv	,	F_86
MVPP2_MAX_TXQ	,	V_23
mvpp2_prs_mac_drop_all_set	,	F_45
cause_rx_tx	,	V_619
MVPP2_PRS_TCAM_ENTRY_INVALID	,	V_39
MVPP2_PRS_RI_L2_CAST_MASK	,	V_110
start	,	V_101
MVPP2_PRS_L3_BROAD_CAST	,	V_176
rxq	,	V_354
mvpp2_rx_desc	,	V_425
MVPP2_TXQ_RSVD_REQ_Q_OFFSET	,	V_443
tcam	,	V_30
way	,	V_284
mvpp2_bm_pools_init	,	F_117
"cannot allocate Rx queues\n"	,	L_31
MVPP2_MAX_TXD	,	V_634
of_get_available_child_count	,	F_374
MVPP2_PRS_SRAM_OP_SEL_UDF_OFFS	,	V_93
hw_mac_addr	,	V_700
mvpp2_probe	,	F_370
ETH_P_IPV6	,	V_225
MVPP2_TXQ_PREF_BUF_REG	,	V_506
mvpp2_interrupts_disable	,	F_150
mvpp2_get_tx_queue	,	F_210
rx_max_pending	,	V_681
queue_phy_id	,	V_688
MVPP2_CLS_OVERSIZE_RXQ_LOW_MASK	,	V_298
pcpu	,	V_451
mvpp2_prs_tcam_ai_get	,	F_28
MVPP2_PRS_IPV4_HEAD_MASK	,	V_221
skb_reserve	,	F_268
pp_clk	,	V_751
MVPP2_CLS_LKP_INDEX_WAY_OFFS	,	V_285
"port %d: cleaning queue %d timed out\n"	,	L_13
phys_addr	,	V_305
MVPP2_QUEUE_NEXT_DESC	,	F_180
MVPP2_PRS_SRAM_UDF_TYPE_L3	,	V_212
MVPP2_PRS_SRAM_UDF_TYPE_L4	,	V_162
napi_struct	,	V_617
mvpp2_prs_tcam_data_cmp	,	F_25
mvpp2_bm_bufs_add	,	F_136
first_rxq	,	V_296
MVPP2_GMAC_PCS_ENABLE_MASK	,	V_374
dma_unmap_single	,	F_206
tcam_data	,	V_57
"mvpp2_prs_def_flow failed\n"	,	L_30
MVPP2_AGGR_TXQ_UPDATE_REG	,	V_439
MVPP2_GMAC_TX_FIFO_MIN_TH_MASK	,	F_164
MVPP2_TXQ_DESC_SIZE_REG	,	V_501
MVPP2_PRS_TCAM_DATA_BYTE	,	F_22
HRTIMER_NORESTART	,	V_544
MVPP2_PE_EDSA_UNTAGGED	,	V_119
desc_count	,	V_448
for_each_possible_cpu	,	F_316
mvpp2_prs_dsa_tag_ethertype_set	,	F_49
lu_max	,	V_187
flags	,	V_391
MVPP2_RXQ_PACKET_OFFSET_OFFS	,	V_430
MVPP2_RXD_ERR_SUMMARY	,	V_585
MVPP2_MAX_TCONT	,	V_20
hrtimer_init	,	F_353
MVPP2_PRS_SRAM_RI_OFFS	,	V_68
MVPP2_DRIVER_VERSION	,	V_679
MVPP2_PE_MAC_MC_IP6	,	V_196
MVPP2_PRS_SRAM_RI_CTRL_BITS	,	V_66
MVPP2_BM_VIRT_ALLOC_REG	,	V_315
mvpp2_aggr_txq_pend_desc_add	,	F_187
mvpp2_start_dev	,	F_286
MVPP2_PRS_LU_FLOWS	,	V_99
mvpp2_tx_desc	,	V_12
tx_bytes	,	V_610
NETIF_F_IP_CSUM	,	V_719
clk_prepare_enable	,	F_372
ip_summed	,	V_557
eth_type_trans	,	F_270
port_pool	,	V_361
MVPP2_RX_TOTAL_SIZE	,	F_137
MVPP2_PRS_SRAM_NEXT_LU_MASK	,	V_79
mvpp2_prs_tag_mode_set	,	F_89
mvpp2_init	,	F_368
MVPP2_TX_DESC_ALIGN	,	V_601
MVPP2_PRS_SRAM_OP_SEL_BASE_OFFS	,	V_86
MVPP2_PRS_SRAM_LU_DONE_BIT	,	V_191
MVPP2_PRS_TCAM_AI_BYTE	,	V_60
mvpp2_rx_csum	,	F_253
MVPP2_PRS_RI_L3_MCAST	,	V_174
devm_kcalloc	,	F_75
MVPP2_BM_COOKIE_POOL_OFFS	,	V_337
MVPP2_PRS_TCAM_DATA_REG	,	F_10
MVPP2_IP_LBDT_TYPE	,	V_213
mvpp2_port_pcpu	,	V_533
mvpp2_ethtool_set_coalesce	,	F_325
mvpp2_prs_tcam_port_set	,	F_18
qmap	,	V_409
num	,	V_349
mbus_attr	,	V_732
usec	,	V_476
MVPP2_TXQ_RSVD_CLR_OFFSET	,	V_505
ktime_t	,	T_7
mvpp2_prs_mac_range_equals	,	F_80
MVPP2_CPU_D_CACHE_LINE_SIZE	,	V_489
txqs	,	V_412
MVPP2_SRC_ADDR_MIDDLE	,	V_639
protocol	,	V_563
aggr_txq	,	V_440
MVPP2_GMAC_AN_SPEED_EN	,	V_527
NETIF_F_SG	,	V_718
MVPP2_TXP_REFILL_PERIOD_MASK	,	F_166
mvpp2_prs_shadow_set	,	F_14
MVPP2_RXQ_NUM_REG	,	V_473
ETH_P_EDSA	,	V_132
MVPP2_RX_PKT_SIZE	,	F_144
atomic_dec	,	F_256
MVPP2_PRS_LU_L2	,	V_127
MVPP2_TXD_L4_CSUM_NOT	,	V_465
MVPP2_BM_SWF_LONG	,	V_350
page_offset	,	V_598
MVPP2_GMAC_INBAND_AN_MASK	,	V_371
phy_disconnect	,	F_302
"bad rx status %08x (overrun error), size=%d\n"	,	L_15
udf	,	V_206
rxq_id	,	V_420
win_enable	,	V_728
MVPP2_PRS_LU_MAC	,	V_104
MVPP2_PRS_SRAM_LU_GEN_BIT	,	V_106
NAPI_POLL_WEIGHT	,	V_717
dt_mac_addr	,	V_698
MVPP2_PRS_TCAM_PROTO_MASK	,	V_167
mvpp2_setup_txqs	,	F_239
mvpp2_pcpu_stats	,	V_588
ptxq	,	V_390
MVPP2_PRS_IPV6_HOP_MASK	,	V_249
MVPP2_RX_USE_PSEUDO_FOR_CSUM_MASK	,	V_405
MVPP2_TXQ_RSVD_RSLT_REG	,	V_445
allmulti	,	V_654
mvpp2_prs_double_vlan_find	,	F_54
IS_ALIGNED	,	F_102
used_count	,	V_422
CHECKSUM_NONE	,	V_559
MVPP2_RXQ_INDEX_REG	,	V_493
mbus_dram_target_id	,	V_733
MVPP2_PE_ETYPE_EDSA_TAGGED	,	V_128
mbus_dram_window	,	V_730
prev_tx_ring_size	,	V_684
addr	,	V_595
IORESOURCE_MEM	,	V_712
MVPP2_BM_SHORT_BUF_NUM	,	V_353
tx_packets	,	V_609
phydev	,	V_519
"incorrect phy mode\n"	,	L_39
port_list	,	V_725
"fail to change MTU\n"	,	L_35
prs_double_vlans	,	V_153
MVPP2_PRS_RI_L4_TCP	,	V_240
mvpp2_defaults_set	,	F_163
"bad rx status %08x (crc error), size=%d\n"	,	L_14
phy_stop	,	F_294
pkts_coal	,	V_475
port_count	,	V_750
mvpp2_txq_inc_get	,	F_5
MVPP2_PRS_RI_L3_IP4_OPT	,	V_224
MVPP2_BM_FREE	,	V_308
parent	,	V_331
bm_pool	,	V_302
atomic_set	,	F_108
txq_pcpu_aux	,	V_450
rx_filled	,	V_580
MVPP2_GMAC_GMII_LB_EN_MASK	,	V_383
MVPP2_RXD_IP4_HEADER_ERR	,	V_551
MVPP2_BM_POOL_SIZE_REG	,	F_106
of_phy_connect	,	F_300
MVPP2_TAG_TYPE_MH	,	V_274
MVPP2_PRS_TCAM_WORDS	,	V_35
netif_tx_wake_queue	,	F_214
dev	,	V_233
tx_max_coalesced_frames	,	V_673
mvpp2_interrupts_unmask	,	F_154
tclk	,	V_398
bus_info	,	V_680
NETIF_F_GRO	,	V_722
MVPP2_PRS_LU_MASK	,	V_48
mvpp2_port_power_up	,	F_332
ai	,	V_136
MVPP2_PRS_SRAM_OP_SEL_SHIFT_OFFS	,	V_84
mvpp2_interrupts_enable	,	F_146
NETDEV_TX_OK	,	V_613
EIO	,	V_362
rtnl_link_stats64	,	V_661
reserved_num	,	V_449
mvpp2_open	,	F_303
extend	,	V_117
MVPP2_PE_IP4_ADDR_UN	,	V_245
NET_SKB_PAD	,	V_494
mvpp2_prs_ip6_cast	,	F_59
delay	,	V_416
"%s pool %d: pkt_size=%4d, buf_size=%4d, total_size=%4d\n"	,	L_5
MVPP2_GMAC_FORCE_LINK_DOWN	,	V_532
rx_pending	,	V_630
next_buff_virt_addr	,	V_578
of_node	,	V_749
skb_shinfo	,	F_277
mvpp2_rx	,	F_266
mvpp2_link_event	,	F_242
entry_pmap	,	V_263
ETH_P_8021Q	,	V_234
free_irq	,	F_305
u64_stats_fetch_retry_irq	,	F_318
bm	,	V_336
mvpp2_tx_done	,	F_215
wmb	,	F_274
dma_alloc_coherent	,	F_101
buff_hdr	,	V_569
ETH_P_ARP	,	V_209
prxq	,	V_323
MVPP2_RXD_L4_CSUM_OK	,	V_555
mvpp2_remove	,	F_378
MVPP2_WIN_REMAP	,	F_364
dev_addr	,	V_270
bm_pools	,	V_319
MVPP2_CLS_PORT_WAY_REG	,	V_294
MVPP2_PRS_IPV6_MC_MASK	,	V_185
MVPP2_POOL_BUF_SIZE_REG	,	F_111
MVPP2_RX_LOW_LATENCY_PKT_SIZE	,	F_168
rx_desc	,	V_427
packet_offset	,	V_600
next_buff_phys_addr	,	V_577
MVPP2_GMAC_CONFIG_FULL_DUPLEX	,	V_526
mvpp2_cls_port_config	,	F_94
MVPP2_BM_MC_RLS_REG	,	V_342
MVPP2_F_LOOPBACK	,	V_392
mvpp2_bm_cookie_pool_set	,	F_130
MVPP2_PRS_RI_L3_ADDR_MASK	,	V_175
fls	,	F_209
pool_id	,	V_575
mvpp2_prs_mac_promisc_set	,	F_46
desc_num	,	V_486
cs	,	V_731
rx_ring_size	,	V_490
MVPP2_PRS_LU_MH	,	V_193
tx_skb	,	V_14
of_property_read_bool	,	F_344
netdev_queue	,	V_480
platform_device	,	V_230
da	,	V_258
"mvpp2_prs_mac_da_accept BC failed\n"	,	L_27
MVPP2_PE_EDSA_TAGGED	,	V_118
mvpp2_prs_tcam_first_free	,	F_43
pkt_size	,	V_309
MVPP2_RX_COAL_PKTS	,	V_691
"mixing pool types is forbidden\n"	,	L_9
MVPP2_TXP_SCHED_PORT_INDEX_REG	,	V_395
register_netdev	,	F_356
dn	,	V_748
"%s pool %d: %d of %d buffers added\n"	,	L_8
MVPP2_PRS_SRAM_RI_WORD	,	V_70
MVPP2_PRS_RI_L3_PROTO_MASK	,	V_211
MVPP2_PRS_RI_VLAN_TRIPLE	,	V_144
MVPP2_PRS_SRAM_UDF_TYPE_OFFS	,	V_91
ethtool_ops	,	V_710
"missing phy\n"	,	L_38
mvpp2_ingress_enable	,	F_169
mvpp2_ethtool_set_ringparam	,	F_331
PHY_INTERFACE_MODE_SGMII	,	V_370
"hardware"	,	L_44
info	,	V_576
tpid	,	V_135
MVPP2_GMAC_PORT_EN_MASK	,	V_378
cause_rx	,	V_620
sa_data	,	V_658
mvpp2_prs_hw_inv	,	F_13
count	,	V_441
IFF_ALLMULTI	,	V_655
tx_buffs	,	V_16
MVPP2_BM_COOKIE_CPU_OFFS	,	V_434
short_pool	,	V_327
USEC_PER_SEC	,	V_399
pool_short	,	V_357
mvpp2_txq_bufs_free	,	F_205
pkts_num	,	V_351
MVPP2_TXP_SCHED_DISQ_OFFSET	,	V_418
mvpp2_txq_phys	,	F_8
MVPP2_TXQ_SCHED_TOKEN_CNTR_REG	,	F_165
mvpp2_txq_alloc_reserved_desc	,	F_190
platform_get_resource	,	F_345
MVPP2_BIT_TO_BYTE	,	F_31
fe	,	V_277
mvpp2_bm_bufs_free	,	F_112
err_cleanup	,	V_513
MVPP2_CAUSE_TX_FIFO_UNDERRUN_MASK	,	V_616
tasklet_init	,	F_354
netif_tx_queue_stopped	,	F_213
MVPP2_TXP_SCHED_REFILL_REG	,	V_400
MVPP2_AGGR_TXQ_PENDING_MASK	,	V_442
MVPP2_RXQ_POOL_SHORT_OFFS	,	V_329
mvpp2_prs_sram_bits_set	,	F_30
ri_mask	,	V_44
mvpp2_prs_sram_bits_clear	,	F_32
mvpp2_cause_error	,	F_282
mvpp2_prs_vlan_init	,	F_74
mvpp2_tx_proc_cb	,	F_247
mvpp2_check_ringparam_valid	,	F_297
alloc_etherdev_mqs	,	F_339
netdev_get_tx_queue	,	F_212
MVPP2_GMAC_SA_LOW_OFFS	,	V_641
next_desc_to_proc	,	V_428
PTR_ALIGN	,	F_219
MVPP2_BM_POOL_BASE_REG	,	F_105
MVPP2_BM_INTR_MASK_REG	,	F_119
MVPP2_PRS_SRAM_UDF_OFFS	,	V_88
mvpp2_ethtool_get_ringparam	,	F_330
mvpp2_bm_update_mtu	,	F_143
MVPP2_BM_SWF_LONG_POOL	,	F_142
ha	,	V_653
mvpp2_tx	,	F_279
mvpp2_txq_reserved_desc_num_proc	,	F_191
ENOMEM	,	V_148
MVPP2_PRS_RI_L4_OTHER	,	V_244
MVPP2_TRANSMITTED_COUNT_MASK	,	V_466
mvpp2_swf_bm_pool_init	,	F_141
"fail to change MAC address\n"	,	L_34
skb	,	V_11
ip_hdr_len	,	V_456
PHY_INTERFACE_MODE_RGMII	,	V_372
MVPP2_RXQ_THRESH_REG	,	V_474
"cannot request IRQ %d\n"	,	L_33
MVPP2_MNG_EXTENDED_GLOBAL_CTRL_REG	,	V_746
MVPP2_PE_FIRST_DEFAULT_FLOW	,	V_190
ri_bits	,	V_139
frags	,	V_594
IPPROTO_TCP	,	V_158
dram	,	V_727
MVPP2_PRS_PORT_LU_MASK	,	F_61
MVPP2_WIN_BASE	,	F_362
MVPP2_RX_DATA_FIFO_SIZE_REG	,	F_366
id	,	V_21
MVPP2_PRS_IPV4_DIP_AI_BIT	,	V_165
gfp_mask	,	V_330
MVPP2_AGGR_TXQ_STATUS_REG	,	F_189
MVPP2_B_HDR_INFO_MC_ID	,	F_264
"failed to register netdev\n"	,	L_47
skb_get_queue_mapping	,	F_280
mvpp2_bm_pool_create	,	F_100
cookie	,	V_334
bits	,	V_58
index	,	V_27
in_use_thresh	,	V_345
mvpp2_port_init	,	F_333
da_mc	,	V_113
phy_interface	,	V_369
interval	,	V_535
SPEED_1000	,	V_529
mvpp2_cleanup_txqs	,	F_234
mvpp2_aggr_txq_init	,	F_217
status	,	V_431
MVPP2_PRS_RI_MAC_ME_MASK	,	V_268
mvpp2_prs_sram_ri_get	,	F_34
net_device	,	V_269
MVPP2_CLS_LKP_TBL_SIZE	,	V_293
sockaddr	,	V_657
l3_offs	,	V_454
MVPP2_GMAC_MAX_RX_SIZE_OFFS	,	V_387
mvpp2_egress_enable	,	F_171
SET_NETDEV_DEV	,	F_352
ALIGN	,	F_110
"port-id"	,	L_40
CHECKSUM_PARTIAL	,	V_562
"cannot connect to phy\n"	,	L_26
mvpp2_prs_vlan_find	,	F_50
MVPP2_TAG_TYPE_DSA	,	V_273
u16	,	T_2
MVPP2_TXQ_REFILL_PERIOD_MASK	,	F_230
ai_idx	,	V_59
MVPP2_TXQ_PENDING_MASK	,	V_437
last_desc	,	V_453
max	,	F_193
tx_desc_unmap_put	,	F_275
MVPP2_CLS_MODE_REG	,	V_289
MVPP2_BM_START_MASK	,	V_307
IFF_PROMISC	,	V_656
off	,	V_56
MVPP2_PRS_IPV4_HEAD	,	V_219
MVPP2_PRS_INIT_OFF_MASK	,	F_67
drvinfo	,	V_675
lms_base	,	V_638
MVPP2_TXQ_RSVD_REQ_REG	,	V_444
le	,	V_283
port_node	,	V_694
mvpp2_rx_queue	,	V_426
virt_addr	,	V_304
MVPP2_BM_SHORT_PKT_SIZE	,	V_359
MVPP2_GMAC_PORT_RGMII_MASK	,	V_373
num_present_cpus	,	F_194
is_valid_ether_addr	,	F_313
is_recycle	,	V_560
mvpp2_eth_tool_ops	,	V_711
lu	,	V_40
da_mask	,	V_271
mvpp2_write	,	F_1
mvpp2_rxq_long_pool_set	,	F_121
mvpp2_hr_timer_cb	,	F_249
MVPP2_TXDONE_COAL_PKTS_THRESH	,	V_690
pdev	,	V_231
MVPP2_BM_INTR_CAUSE_REG	,	F_120
num_cs	,	V_729
MVPP2_RXQ_STATUS_UPDATE_REG	,	F_178
cpu_stats	,	V_662
port_mask	,	V_52
iphdr	,	V_163
u32	,	T_1
MVPP2_PRS_TCAM_DSA_TAGGED_BIT	,	V_122
MVPP2_TXQ_SCHED_TOKEN_SIZE_REG	,	F_201
MVPP2_TX_PENDING_TIMEOUT_MSEC	,	V_511
MVPP2_PRS_DBL_VLAN_AI_BIT	,	V_142
mvpp2_ethtool_get_drvinfo	,	F_327
rcvd_pkts	,	V_581
ai_en_off	,	V_75
SPEED_100	,	V_530
err_free_netdev	,	V_704
tasklet_schedule	,	F_251
MVPP2_PRS_SRAM_UDF_SIGN_BIT	,	V_87
MVPP2_TXD_IP_HLEN_SHIFT	,	V_460
watchdog_timeo	,	V_706
of_get_phy_mode	,	F_341
l3_proto	,	V_455
mvpp2_aggr_desc_num_check	,	F_188
MVPP2_GMAC_FORCE_LINK_PASS	,	V_531
mvpp2_prs_entry	,	V_24
mvpp2_prs_tcam_lu_set	,	F_16
mvpp2_rxq_status_update	,	F_177
aggr_txqs	,	V_605
mvpp2_rxq_next_desc_get	,	F_179
irq_of_parse_and_map	,	F_343
MVPP2_PE_MH_DEFAULT	,	V_192
platform_set_drvdata	,	F_376
MVPP2_PRS_RI_L3_UN	,	V_229
frag	,	V_593
nq	,	V_481
CHECKSUM_UNNECESSARY	,	V_558
platform_get_drvdata	,	F_379
netdev_dbg	,	F_139
MVPP2_TXD_F_DESC	,	V_607
mvpp2_txp_max_tx_size_set	,	F_200
skb_put	,	F_269
head	,	V_332
MVPP2_ISR_ENABLE_REG	,	F_148
mvpp2_prs_sram_ai_get	,	F_36
MVPP2_PE_LAST_FREE_TID	,	V_138
u64_stats_fetch_begin_irq	,	F_317
op	,	V_81
dev_name	,	F_329
writel	,	F_2
netdev_for_each_mc_addr	,	F_311
mvpp2_ethtool_set_settings	,	F_323
ethtool_coalesce	,	V_669
total_size	,	V_344
MVPP2_ISR_RX_THRESHOLD_REG	,	F_204
mvpp2_bm_pool_bufsize_set	,	F_109
MVPP2_CAUSE_FCS_ERR_MASK	,	V_614
mvpp2_cleanup_rxqs	,	F_237
MVPP2_ISR_MISC_CAUSE_REG	,	V_624
container_of	,	F_250
u64	,	T_9
MVPP2_BM_PHY_RLS_MC_BUFF_MASK	,	V_343
phy_node	,	V_642
netdev_alloc_pcpu_stats	,	F_349
pe	,	V_25
"Tx stop timed out, status=0x%08x\n"	,	L_11
"illegal MTU value %d, round to 9676\n"	,	L_22
timer_scheduled	,	V_536
"FCS error\n"	,	L_18
MVPP2_RXQ_TOTAL_NUM	,	V_687
"illegal Rx ring size value %d, round to %d\n"	,	L_24
mvpp2_phy_disconnect	,	F_301
dma_addr_t	,	T_4
MVPP2_TX_PORT_FLUSH_REG	,	V_512
MVPP2_PRS_SRAM_UDF_MASK	,	V_89
in_use	,	V_311
MVPP2_PRS_TCAM_IDX_REG	,	V_34
MVPP2_PRS_TCAM_DATA_BYTE_EN	,	F_23
l4_proto	,	V_457
MVPP2_MAX_PORTS	,	V_189
MVPP2_TAG_TYPE_EDSA	,	V_272
of_parse_phandle	,	F_340
MVPP2_GMAC_CTRL_0_REG	,	V_377
MVPP2_PRS_TCAM_SRAM_SIZE	,	V_28
ethtool_cmd	,	V_668
mvpp2_port_periodic_xon_disable	,	F_159
MVPP2_WIN_SIZE	,	F_363
rx_todo	,	V_579
MVPP2_PRS_INIT_LOOKUP_REG	,	V_188
MVPP2_PRS_RI_L2_UCAST	,	V_109
MVPP2_RX_FIFO_PORT_DATA_SIZE	,	V_735
request_irq	,	F_304
ip4h	,	V_564
MVPP2_TXP_SCHED_CMD_1_REG	,	V_396
MVPP2_TRANSMITTED_COUNT_OFFSET	,	V_467
mvpp2_port_mii_set	,	F_155
MVPP2_GMAC_PORT_FIFO_CFG_1_REG	,	V_393
rx_max_coalesced_frames	,	V_672
MVPP2_PRS_IPV4_MC	,	V_172
ri	,	V_43
prs_shadow	,	V_41
MVPP2_PRS_EDSA	,	V_198
mvpp2_buff_hdr	,	V_568
device	,	V_591
mvpp2_prs_double_vlan_ai_free_get	,	F_53
mvpp2_prs_mh_init	,	F_70
u64_stats_update_begin	,	F_272
MVPP2_BM_PHY_ALLOC_REG	,	F_113
netif_tx_stop_all_queues	,	F_293
mvpp2_stop	,	F_306
mvpp2_port_loopback_set	,	F_160
err_gop_clk	,	V_754
ports	,	V_51
port_pcpu	,	V_534
mvpp2_phy_connect	,	F_299
MVPP2_PRS_RI_DROP_MASK	,	V_105
is_broadcast_ether_addr	,	F_83
"no ports enabled\n"	,	L_53
rcvd_bytes	,	V_582
mvpp2_bm_cookie_build	,	F_183
MVPP2_TX_PORT_FLUSH_MASK	,	F_235
mvpp2_prs_mac_multi_set	,	F_47
mvpp2_bm_pool	,	V_301
"failed to create BM pool %d, size %d\n"	,	L_3
devm_ioremap_resource	,	F_346
u8	,	T_3
status_change	,	V_521
atomic_read	,	F_255
mvpp2_prs_ip4_proto	,	F_56
MVPP2_TXDONE_HRTIMER_PERIOD_NS	,	V_537
ip6h	,	V_566
err_free_port_pcpu	,	V_724
MVPP2_TAG_TYPE_NONE	,	V_275
MVPP2_RXD_L4_UDP	,	V_553
alloc_percpu	,	F_335
cause_misc	,	V_621
"illegal Tx ring size value %d, round to %d\n"	,	L_25
hw_features	,	V_721
"cannot allocate %d buffers for pool %d\n"	,	L_4
smp_processor_id	,	F_184
mvpp2_stop_dev	,	F_290
ETH_P_8021AD	,	V_235
MVPP2_EXT_GLOBAL_CTRL_DEFAULT	,	V_745
mvpp2_interrupts_mask	,	F_152
MVPP2_PRS_SRAM_AI_CTRL_OFFS	,	V_74
mvpp2_cls_oversize_rxq_set	,	F_96
MVPP2_RXQ_OCCUPIED_MASK	,	V_421
MVPP2_GMAC_CTRL_1_REG	,	V_380
mvpp2_txq_deinit	,	F_232
duplex	,	V_523
mvpp2_txq_desc_csum	,	F_196
MVPP2_PRS_RI_CPU_CODE_RX_SPEC	,	V_214
rx_coalesce_usecs	,	V_671
MVPP2_PE_FIRST_FREE_TID	,	V_137
mvpp2_prs_ip6_proto	,	F_58
"pp_clk"	,	L_50
MVPP2_PRS_SRAM_UDF_TYPE_MASK	,	V_92
MVPP2_PRS_RI_VLAN_DOUBLE	,	V_149
tx_done_tasklet	,	V_543
mvpp2_poll	,	F_283
netif_running	,	F_248
pool_long	,	V_355
l3_cast	,	V_170
buf_size	,	V_312
MVPP2_PRS_SRAM_OP_SEL_UDF_BITS	,	V_95
PPP_IPV6	,	V_239
buf_phys_addr	,	V_17
MVPP2_PE_IP4_PROTO_UN	,	V_243
MVPP2_AGGR_TXQ_INDEX_REG	,	F_220
mvpp2_cls_init	,	F_93
MVPP2_RX_FIFO_PORT_ATTR_SIZE	,	V_736
MVPP2_CAUSE_MISC_SUM_MASK	,	V_366
__dev_alloc_skb	,	F_125
sk_buff	,	V_10
MVPP2_PRS_RI_VLAN_MASK	,	V_126
MVPP2_PE_IP6_ADDR_UN	,	V_253
desc	,	V_497
netdev_ops	,	V_708
MVPP2_PRS_MAX_LOOP_VAL	,	F_65
BUG_ON	,	F_218
pending	,	V_438
phy_start	,	F_288
mvpp2_get_stats64	,	F_315
speed	,	V_382
dev_err	,	F_104
rx_received	,	V_495
rx_packets	,	V_590
netdev_hw_addr	,	V_652
txq_number	,	V_410
MVPP2_CLS_LKP_TBL_RXQ_MASK	,	V_295
pmap	,	V_261
mask	,	V_65
hrtimer	,	V_541
mvpp2_prs_ip4_cast	,	F_57
MVPP2_TXP_MTU_MAX	,	V_468
devm_clk_get	,	F_371
err_pp_clk	,	V_753
rx_dropped	,	V_663
clk_disable_unprepare	,	F_377
MVPP2_PE_IP6_EXT_PROTO_UN	,	V_251
MVPP2_PREF_BUF_THRESH	,	F_228
MVPP2_PRS_IPV6_MC	,	V_184
mvpp2_prs_mac_init	,	F_71
MVPP2_CLS_FLOWS_TBL_DATA_WORDS	,	V_291
phy_ethtool_sset	,	F_324
MVPP2_CLS_SWFWD_PCTRL_MASK	,	F_99
ifr	,	V_665
MVPP2_CLS_MODE_ACTIVE_MASK	,	V_290
mv_mbus_dram_info	,	F_369
MVPP2_TXP_SCHED_TOKEN_SIZE_REG	,	V_404
eth_hw_addr_random	,	F_351
mvpp2_cls_lookup_write	,	F_92
MVPP2_PRS_RI_L3_ARP	,	V_210
gfp_t	,	T_5
MVPP2_RX_COAL_USEC	,	V_692
sram	,	V_38
base	,	V_5
MVPP2_RX_FIFO_INIT_REG	,	V_739
MVPP2_TXP_REFILL_TOKENS_ALL_MASK	,	V_402
mvpp2_conf_mbus_windows	,	F_361
mvpp2_bm_type	,	V_347
MVPP2_RXQ_POOL_LONG_MASK	,	V_325
MVPP2_RX_CTRL_REG	,	F_167
MVPP2_GMAC_TX_FIFO_MIN_TH_ALL_MASK	,	V_394
MVPP2_PRS_TCAM_EN_OFFS	,	F_17
enable	,	V_55
ri_off	,	V_67
MVPP2_PRS_TCAM_INV_MASK	,	V_33
mvpp2_txq_next_desc_get	,	F_186
MVPP2_TXQ_SENT_REG	,	F_198
DMA_TO_DEVICE	,	V_478
MVPP2_PRS_RI_L3_BCAST	,	V_178
free_netdev	,	F_358
val	,	V_64
sram_next_off	,	V_77
csum	,	V_556
MVPP2_PE_DSA_DEFAULT	,	V_201
u64_stats_update_end	,	F_273
ihl	,	V_565
MVPP2_PRS_TCAM_CTRL_REG	,	V_254
MVPP2_GMAC_CTRL_2_REG	,	V_368
MVPP2_GMAC_PERIODIC_XON_EN_MASK	,	V_381
MVPP2_PRS_TAGGED	,	V_199
word	,	V_31
MVPP2_PRS_SRAM_RI_CTRL_OFFS	,	V_69
ENODEV	,	V_643
mvpp2_timer_set	,	F_244
MVPP2_TXQ_DESC_SIZE_MASK	,	V_502
kfree	,	F_42
MVPP2_GMAC_MIB_CNTR_EN_MASK	,	V_379
MVPP2_GMAC_MAX_RX_SIZE_MASK	,	V_386
txq_put_index	,	V_15
mvpp2_prs_mac_da_accept	,	F_82
MVPP2_PE_ETH_TYPE_UN	,	V_228
out	,	V_606
free_count	,	V_423
page_address	,	F_278
napi_complete	,	F_285
mvpp2_prs_tcam_port_map_set	,	F_19
MVPP2_BASE_ADDR_ENABLE	,	V_734
mvpp2_rxq_received	,	F_175
mvpp2_cls_lookup_entry	,	V_282
"random"	,	L_45
MVPP2_PRS_RI_VLAN_NONE	,	V_125
buf_virt_addr	,	V_338
EINVAL	,	V_29
err_cleanup_rxqs	,	V_648
dev_kfree_skb_any	,	F_114
"missing port-id value\n"	,	L_41
queue	,	V_389
is_multicast_ether_addr	,	F_84
data	,	V_4
mvpp2_port_probe	,	F_338
atomic_inc	,	F_267
MVPP2_CLS_LKP_INDEX_REG	,	V_287
MVPP2_RXD_ERR_CRC	,	V_546
next_first_rxq	,	V_695
ipv6hdr	,	V_182
IPPROTO_IGMP	,	V_160
mvpp2_port_remove	,	F_359
mvpp2_skb_tx_csum	,	F_257
mvpp2_prs_sram_next_lu_set	,	F_37
ifreq	,	V_664
netif_tx_stop_queue	,	F_281
MVPP2_PRS_RI_DSA_MASK	,	V_133
mvpp2_ingress_disable	,	F_170
hrtimer_start	,	F_246
MVPP2_PRS_RI_L2_BCAST	,	V_267
ai_off	,	V_71
MVPP2_RXQ_DESC_ADDR_REG	,	V_491
offset	,	V_3
MVPP2_BM_VIRT_RLS_REG	,	V_339
MVPP2_GMAC_PCS_LB_EN_MASK	,	V_384
resource	,	V_696
MVPP2_TXP_TOKEN_SIZE_MAX	,	V_403
tx_todo	,	V_485
mvpp2_change_mtu	,	F_314
ethtool_drvinfo	,	V_674
PTR_ERR	,	F_348
"cannot free all buffers in pool %d\n"	,	L_2
mtu	,	V_360
nr_frags	,	V_592
"gop_clk"	,	L_51
mvpp2_txq_inc_put	,	F_6
proto	,	V_157
ETH_P_PPP_SES	,	V_202
desc_per_txq	,	V_498
syncp	,	V_589
mvpp2_bm_pool_put	,	F_132
MVPP2_PRS_MAX_LOOP_REG	,	F_63
err_cleanup_txqs	,	V_650
buff_phys_addr	,	V_571
MVPP2_CLS_FLOW_INDEX_REG	,	V_278
MVPP2_RXD_ERR_CODE_MASK	,	V_545
err_free_stats	,	V_713
link	,	V_522
MVPP2_TXD_L_DESC	,	V_602
vaddr	,	V_314
MVPP2_PRS_RI_L4_PROTO_MASK	,	V_241
rx_errors	,	V_587
MVPP2_PRS_RI_UDF3_MASK	,	V_217
MVPP2_PRS_RI_L4_UDP	,	V_242
MVPP2_DESC_ALIGNED_SIZE	,	V_487
MVPP2_TXQ_RSVD_CLR_REG	,	V_504
MVPP2_PRS_UDF_L2_DEF	,	V_207
MVPP2_PRS_SRAM_AI_MASK	,	V_123
mvpp2_port	,	V_18
mvpp2_prs_shadow_ri_set	,	F_15
MVPP2_TXP_SCHED_PERIOD_REG	,	V_397
"failed to init port %d\n"	,	L_46
MVPP2_TXD_PADDING_DISABLE	,	V_608
MVPP2_PRS_IPV4_BC_MASK	,	V_177
mvpp2_prs_etype_init	,	F_73
mvpp2_ioctl	,	F_319
readl	,	F_4
irqreturn_t	,	T_6
tx_pending	,	V_632
match	,	V_141
MVPP2_CLS_SWFWD_PCTRL_REG	,	V_300
MVPP2_PHY_AN_STOP_SMI0_MASK	,	V_743
mvpp2_prs_def_flow	,	F_90
command	,	V_458
"phy"	,	L_37
port_map	,	V_145
MVPP2_PRS_TCAM_INV_WORD	,	V_32
MVPP2_PREF_BUF_SIZE_16	,	V_507
unregister_netdev	,	F_360
MVPP2_PE_ETYPE_DSA_TAGGED	,	V_130
IPPROTO_ICMPV6	,	V_179
MVPP2_TXD_IP_CSUM_DISABLE	,	V_461
MVPP2_TXD_L3_IP6	,	V_462
MVPP2_PRS_RI_L3_UCAST	,	V_246
