============================================
doulos/116.1_`begin_keywords
============================================

// Section 116.1: `begin_keywords

`begin_keywords "1364-2001-noconfig"
module design;         // design is a keyword in Verilog-2001
  reg logic;           // logic is a keyword in SystemVerilog
endmodule
`end_keywords



----

(source_file
  (comment)
  (keywords_directive
    (version_specifier))
  (module_declaration
    (module_ansi_header
      (module_keyword)
      name: (simple_identifier))
    (comment)
    (data_declaration
      (data_type_or_implicit1
        (data_type
          (integer_vector_type)))
      (list_of_variable_decl_assignments
        (variable_decl_assignment
          (simple_identifier))))
    (comment))
  (endkeywords_directive))
