0.6
2018.2
Jun 14 2018
20:41:02
E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB/ROM_Using_IP_With_MATLAB.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB/ROM_Using_IP_With_MATLAB.srcs/sim_1/new/ROM_Using_IP_With_MATLAB_Tb.v,1691679144,verilog,,,,ROM_Using_IP_With_MATLAB_Tb,,,,,,,,
E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB/ROM_Using_IP_With_MATLAB.srcs/sources_1/bd/ROM_Using_IP_With_MATLAB/hdl/ROM_Using_IP_With_MATLAB_wrapper.v,1703161567,verilog,,E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB/ROM_Using_IP_With_MATLAB.srcs/sim_1/new/ROM_Using_IP_With_MATLAB_Tb.v,,ROM_Using_IP_With_MATLAB_wrapper,,,,,,,,
E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB/ROM_Using_IP_With_MATLAB.srcs/sources_1/bd/ROM_Using_IP_With_MATLAB/ip/ROM_Using_IP_With_MATLAB_blk_mem_gen_0_0/sim/ROM_Using_IP_With_MATLAB_blk_mem_gen_0_0.v,1691675100,verilog,,E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB/ROM_Using_IP_With_MATLAB.srcs/sources_1/bd/ROM_Using_IP_With_MATLAB/sim/ROM_Using_IP_With_MATLAB.v,,ROM_Using_IP_With_MATLAB_blk_mem_gen_0_0,,,,,,,,
E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB/ROM_Using_IP_With_MATLAB.srcs/sources_1/bd/ROM_Using_IP_With_MATLAB/ip/ROM_Using_IP_With_MATLAB_c_counter_binary_0_0/sim/ROM_Using_IP_With_MATLAB_c_counter_binary_0_0.vhd,1691675100,vhdl,,,,rom_using_ip_with_matlab_c_counter_binary_0_0,,,,,,,,
E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB/ROM_Using_IP_With_MATLAB.srcs/sources_1/bd/ROM_Using_IP_With_MATLAB/sim/ROM_Using_IP_With_MATLAB.v,1691675099,verilog,,E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB/ROM_Using_IP_With_MATLAB.srcs/sources_1/bd/ROM_Using_IP_With_MATLAB/hdl/ROM_Using_IP_With_MATLAB_wrapper.v,,ROM_Using_IP_With_MATLAB,,,,,,,,
