=====
SETUP
5.668
9.626
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s1
5.329
5.561
uart_inst/tx_s8
6.000
6.453
uart_inst/tx_s5
6.850
7.367
uart_inst/tx_s10
7.619
8.072
uart_inst/n334_s0
8.577
9.126
uart_inst/bit_index_0_s0
9.626
=====
SETUP
5.764
9.530
15.294
Clock_ibuf
0.000
2.088
uart_inst/fifo_count_0_s1
5.329
5.561
uart_inst/n32_s2
5.977
6.348
uart_inst/n32_s3
6.541
7.058
uart_inst/shift_reg_0_s4
7.722
8.277
uart_inst/n183_s1
8.960
9.530
uart_inst/baud_counter_10_s1
9.530
=====
SETUP
5.872
9.422
15.294
Clock_ibuf
0.000
2.088
uart_inst/fifo_count_0_s1
5.329
5.561
uart_inst/n32_s2
5.977
6.348
uart_inst/n32_s3
6.541
7.058
uart_inst/shift_reg_0_s4
7.722
8.277
uart_inst/n179_s1
8.960
9.422
uart_inst/baud_counter_14_s1
9.422
=====
SETUP
5.907
9.388
15.294
Clock_ibuf
0.000
2.088
uart_counter_10_s1
5.329
5.561
n194_s2
5.746
6.316
n121_s93
6.490
7.045
n121_s102
7.458
7.829
uart_counter_31_s5
8.283
8.832
uart_counter_6_s1
9.388
=====
SETUP
5.907
9.388
15.294
Clock_ibuf
0.000
2.088
uart_counter_10_s1
5.329
5.561
n194_s2
5.746
6.316
n121_s93
6.490
7.045
n121_s102
7.458
7.829
uart_counter_31_s5
8.283
8.832
uart_counter_9_s1
9.388
=====
SETUP
5.907
9.388
15.294
Clock_ibuf
0.000
2.088
uart_counter_10_s1
5.329
5.561
n194_s2
5.746
6.316
n121_s93
6.490
7.045
n121_s102
7.458
7.829
uart_counter_31_s5
8.283
8.832
uart_counter_12_s1
9.388
=====
SETUP
5.910
9.384
15.294
Clock_ibuf
0.000
2.088
uart_counter_10_s1
5.329
5.561
n194_s2
5.746
6.316
n121_s93
6.490
7.045
n121_s102
7.458
7.829
uart_counter_31_s5
8.283
8.832
uart_counter_4_s1
9.384
=====
SETUP
5.910
9.384
15.294
Clock_ibuf
0.000
2.088
uart_counter_10_s1
5.329
5.561
n194_s2
5.746
6.316
n121_s93
6.490
7.045
n121_s102
7.458
7.829
uart_counter_31_s5
8.283
8.832
uart_counter_5_s1
9.384
=====
SETUP
5.910
9.384
15.294
Clock_ibuf
0.000
2.088
uart_counter_10_s1
5.329
5.561
n194_s2
5.746
6.316
n121_s93
6.490
7.045
n121_s102
7.458
7.829
uart_counter_31_s5
8.283
8.832
uart_counter_7_s1
9.384
=====
SETUP
5.910
9.384
15.294
Clock_ibuf
0.000
2.088
uart_counter_10_s1
5.329
5.561
n194_s2
5.746
6.316
n121_s93
6.490
7.045
n121_s102
7.458
7.829
uart_counter_31_s5
8.283
8.832
uart_counter_8_s1
9.384
=====
SETUP
5.910
9.384
15.294
Clock_ibuf
0.000
2.088
uart_counter_10_s1
5.329
5.561
n194_s2
5.746
6.316
n121_s93
6.490
7.045
n121_s102
7.458
7.829
uart_counter_31_s5
8.283
8.832
uart_counter_14_s1
9.384
=====
SETUP
5.951
9.344
15.294
Clock_ibuf
0.000
2.088
uart_inst/fifo_count_0_s1
5.329
5.561
uart_inst/n32_s2
5.977
6.348
uart_inst/n32_s3
6.541
7.058
uart_inst/shift_reg_0_s4
7.722
8.277
uart_inst/n185_s1
8.795
9.344
uart_inst/baud_counter_8_s1
9.344
=====
SETUP
5.963
9.331
15.294
Clock_ibuf
0.000
2.088
uart_inst/fifo_count_0_s1
5.329
5.561
uart_inst/n32_s2
5.977
6.348
uart_inst/n32_s3
6.541
7.058
uart_inst/shift_reg_0_s4
7.722
8.277
uart_inst/n184_s1
8.960
9.331
uart_inst/baud_counter_9_s1
9.331
=====
SETUP
5.988
9.306
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s1
5.329
5.561
uart_inst/tx_s8
6.000
6.453
uart_inst/tx_s5
6.850
7.367
uart_inst/tx_s10
7.619
8.081
uart_inst/tx_s2
9.306
=====
SETUP
5.991
9.303
15.294
Clock_ibuf
0.000
2.088
uart_inst/fifo_count_0_s1
5.329
5.561
uart_inst/n32_s2
5.977
6.348
uart_inst/n32_s3
6.541
7.058
uart_inst/shift_reg_0_s4
7.722
8.277
uart_inst/n190_s1
8.733
9.303
uart_inst/baud_counter_3_s1
9.303
=====
SETUP
5.995
9.299
15.294
Clock_ibuf
0.000
2.088
uart_inst/fifo_count_0_s1
5.329
5.561
uart_inst/n32_s2
5.977
6.348
uart_inst/n32_s3
6.541
7.058
uart_inst/shift_reg_0_s4
7.722
8.277
uart_inst/n189_s1
8.729
9.299
uart_inst/baud_counter_4_s1
9.299
=====
SETUP
5.995
9.299
15.294
Clock_ibuf
0.000
2.088
uart_inst/fifo_count_0_s1
5.329
5.561
uart_inst/n32_s2
5.977
6.348
uart_inst/n32_s3
6.541
7.058
uart_inst/shift_reg_0_s4
7.722
8.277
uart_inst/n188_s3
8.729
9.299
uart_inst/baud_counter_5_s1
9.299
=====
SETUP
5.997
9.297
15.294
Clock_ibuf
0.000
2.088
uart_inst/fifo_count_0_s1
5.329
5.561
uart_inst/n32_s2
5.977
6.348
uart_inst/n32_s3
6.541
7.058
uart_inst/shift_reg_0_s4
7.722
8.277
uart_inst/n186_s1
8.727
9.297
uart_inst/baud_counter_7_s1
9.297
=====
SETUP
6.011
9.283
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s1
5.329
5.561
uart_inst/tx_s8
6.000
6.453
uart_inst/tx_s5
6.850
7.367
uart_inst/tx_s10
7.619
8.072
uart_inst/n334_s0
8.577
9.126
uart_inst/bit_index_1_s0
9.283
=====
SETUP
6.011
9.283
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s1
5.329
5.561
uart_inst/tx_s8
6.000
6.453
uart_inst/tx_s5
6.850
7.367
uart_inst/tx_s10
7.619
8.072
uart_inst/n334_s0
8.577
9.126
uart_inst/bit_index_2_s0
9.283
=====
SETUP
6.011
9.283
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s1
5.329
5.561
uart_inst/tx_s8
6.000
6.453
uart_inst/tx_s5
6.850
7.367
uart_inst/tx_s10
7.619
8.072
uart_inst/n334_s0
8.577
9.126
uart_inst/bit_index_3_s0
9.283
=====
SETUP
6.011
9.283
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_0_s1
5.329
5.561
uart_inst/tx_s8
6.000
6.453
uart_inst/tx_s5
6.850
7.367
uart_inst/tx_s10
7.619
8.072
uart_inst/n334_s0
8.577
9.126
uart_inst/transmitting_s0
9.283
=====
SETUP
6.012
9.282
15.294
Clock_ibuf
0.000
2.088
uart_inst/fifo_count_0_s1
5.329
5.561
uart_inst/n32_s2
5.977
6.348
uart_inst/n32_s3
6.541
7.058
uart_inst/shift_reg_0_s4
7.722
8.277
uart_inst/n192_s1
8.733
9.282
uart_inst/baud_counter_1_s1
9.282
=====
SETUP
6.012
9.282
15.294
Clock_ibuf
0.000
2.088
uart_inst/fifo_count_0_s1
5.329
5.561
uart_inst/n32_s2
5.977
6.348
uart_inst/n32_s3
6.541
7.058
uart_inst/shift_reg_0_s4
7.722
8.277
uart_inst/n191_s1
8.733
9.282
uart_inst/baud_counter_2_s1
9.282
=====
SETUP
6.016
9.278
15.294
Clock_ibuf
0.000
2.088
uart_inst/fifo_count_0_s1
5.329
5.561
uart_inst/n32_s2
5.977
6.348
uart_inst/n32_s3
6.541
7.058
uart_inst/shift_reg_0_s4
7.722
8.277
uart_inst/n182_s1
8.729
9.278
uart_inst/baud_counter_11_s1
9.278
=====
HOLD
0.319
3.912
3.593
Clock_ibuf
0.000
1.392
uart_inst/fifo_tail_1_s2
3.583
3.784
uart_inst/fifo_fifo_0_1_s
3.912
=====
HOLD
0.322
3.915
3.593
Clock_ibuf
0.000
1.392
uart_inst/fifo_tail_3_s0
3.583
3.784
uart_inst/fifo_fifo_0_1_s
3.915
=====
HOLD
0.323
3.916
3.593
Clock_ibuf
0.000
1.392
uart_inst/fifo_tail_2_s0
3.583
3.784
uart_inst/fifo_fifo_0_1_s
3.916
=====
HOLD
0.325
3.918
3.593
Clock_ibuf
0.000
1.392
uart_inst/fifo_tail_0_s2
3.583
3.784
uart_inst/fifo_fifo_0_1_s
3.918
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_7_s1
3.583
3.785
uart_inst/n186_s1
3.787
4.019
uart_inst/baud_counter_7_s1
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_13_s1
3.583
3.785
uart_inst/n180_s1
3.787
4.019
uart_inst/baud_counter_13_s1
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_1_s1
3.583
3.785
n206_s1
3.787
4.019
uart_counter_1_s1
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_3_s1
3.583
3.785
n204_s1
3.787
4.019
uart_counter_3_s1
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_5_s1
3.583
3.785
n202_s1
3.787
4.019
uart_counter_5_s1
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_13_s1
3.583
3.785
n194_s1
3.787
4.019
uart_counter_13_s1
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_15_s1
3.583
3.785
n192_s1
3.787
4.019
uart_counter_15_s1
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_string_index_3_s0
3.583
3.785
n167_s0
3.787
4.019
uart_string_index_3_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_2_s0
3.583
3.785
n30_s
3.787
4.019
count_value_reg_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_6_s0
3.583
3.785
n26_s
3.787
4.019
count_value_reg_6_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_8_s0
3.583
3.785
n24_s
3.787
4.019
count_value_reg_8_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_12_s0
3.583
3.785
n20_s
3.787
4.019
count_value_reg_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_14_s0
3.583
3.785
n18_s
3.787
4.019
count_value_reg_14_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_18_s0
3.583
3.785
n14_s
3.787
4.019
count_value_reg_18_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_20_s0
3.583
3.785
n12_s
3.787
4.019
count_value_reg_20_s0
4.019
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
uart_inst/fifo_tail_0_s2
3.583
3.785
uart_inst/n12_s3
3.789
4.021
uart_inst/fifo_tail_0_s2
4.021
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_10_s1
3.583
3.785
uart_inst/n183_s1
3.789
4.021
uart_inst/baud_counter_10_s1
4.021
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
uart_inst/bit_index_2_s0
3.583
3.785
uart_inst/n135_s0
3.789
4.021
uart_inst/bit_index_2_s0
4.021
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
direction_s6
3.583
3.785
n51_s4
3.789
4.021
direction_s6
4.021
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
uart_counter_10_s1
3.583
3.785
n197_s1
3.789
4.021
uart_counter_10_s1
4.021
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
uart_counter_17_s1
3.583
3.785
n190_s1
3.789
4.021
uart_counter_17_s1
4.021
