<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="project2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ALU74181.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU74181.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU74181.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ALU74181.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU74181.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ALU74181.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU74181.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ALU74181.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ALU74181.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ALU74181.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU74181.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ALU74181.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU74181.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU74181.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ALU74181.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ALU74181.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ALU74181.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ALU74181.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU74181.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU74181_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ALU74181_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ALU74181_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ALU74181_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ALU74181_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ALU74181_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU74181_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU74181_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ALU74181_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ALU74181_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU74181_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU74181_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ALU74181_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ALU74181_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU74181_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALU_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cal_p_g.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cal_p_g.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cal_p_g.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1614761536" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1614761536">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1614763946" xil_pn:in_ck="60597925223824666" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1614763946">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU74181.v"/>
      <outfile xil_pn:name="ALU_test.v"/>
      <outfile xil_pn:name="cal_g_bit.v"/>
      <outfile xil_pn:name="cal_p_bit.v"/>
      <outfile xil_pn:name="cal_p_g.v"/>
      <outfile xil_pn:name="cal_sigma.v"/>
      <outfile xil_pn:name="cal_sigma_bit.v"/>
      <outfile xil_pn:name="not_all.v"/>
      <outfile xil_pn:name="xor_all.v"/>
    </transform>
    <transform xil_pn:end_ts="1614761536" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4903655690212073848" xil_pn:start_ts="1614761536">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1614761536" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2451119028935723078" xil_pn:start_ts="1614761536">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1614761536" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8926599616809793799" xil_pn:start_ts="1614761536">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1614763946" xil_pn:in_ck="60597925223824666" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1614763946">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU74181.v"/>
      <outfile xil_pn:name="ALU_test.v"/>
      <outfile xil_pn:name="cal_g_bit.v"/>
      <outfile xil_pn:name="cal_p_bit.v"/>
      <outfile xil_pn:name="cal_p_g.v"/>
      <outfile xil_pn:name="cal_sigma.v"/>
      <outfile xil_pn:name="cal_sigma_bit.v"/>
      <outfile xil_pn:name="not_all.v"/>
      <outfile xil_pn:name="xor_all.v"/>
    </transform>
    <transform xil_pn:end_ts="1614763948" xil_pn:in_ck="60597925223824666" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4411481142268835183" xil_pn:start_ts="1614763946">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_test_beh.prj"/>
      <outfile xil_pn:name="ALU_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1614780276" xil_pn:in_ck="-5556151106647696816" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3001736588203940556" xil_pn:start_ts="1614780275">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1614717519" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1614717519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1614717519" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7730321365446087616" xil_pn:start_ts="1614717519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1614717519" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8926599616809793799" xil_pn:start_ts="1614717519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1614717519" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1614717519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1614717519" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5673523487816264450" xil_pn:start_ts="1614717519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1614717519" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280845075520" xil_pn:start_ts="1614717519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1614717519" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6983381501732969469" xil_pn:start_ts="1614717519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1614750959" xil_pn:in_ck="-1532451855008329419" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1997521261589919892" xil_pn:start_ts="1614750953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="ALU74181.lso"/>
      <outfile xil_pn:name="ALU74181.ngc"/>
      <outfile xil_pn:name="ALU74181.ngr"/>
      <outfile xil_pn:name="ALU74181.prj"/>
      <outfile xil_pn:name="ALU74181.stx"/>
      <outfile xil_pn:name="ALU74181.syr"/>
      <outfile xil_pn:name="ALU74181.xst"/>
      <outfile xil_pn:name="ALU74181_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1614719442" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784892012514315433" xil_pn:start_ts="1614719442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1614779625" xil_pn:in_ck="3405661536612944301" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6767765861734997116" xil_pn:start_ts="1614779618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU74181.bld"/>
      <outfile xil_pn:name="ALU74181.ngd"/>
      <outfile xil_pn:name="ALU74181_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1614779631" xil_pn:in_ck="3405661536612944302" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-873285459045022562" xil_pn:start_ts="1614779625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU74181.pcf"/>
      <outfile xil_pn:name="ALU74181_map.map"/>
      <outfile xil_pn:name="ALU74181_map.mrp"/>
      <outfile xil_pn:name="ALU74181_map.ncd"/>
      <outfile xil_pn:name="ALU74181_map.ngm"/>
      <outfile xil_pn:name="ALU74181_map.xrpt"/>
      <outfile xil_pn:name="ALU74181_summary.xml"/>
      <outfile xil_pn:name="ALU74181_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1614779642" xil_pn:in_ck="4707201234824888263" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1614779631">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU74181.ncd"/>
      <outfile xil_pn:name="ALU74181.pad"/>
      <outfile xil_pn:name="ALU74181.par"/>
      <outfile xil_pn:name="ALU74181.ptwx"/>
      <outfile xil_pn:name="ALU74181.unroutes"/>
      <outfile xil_pn:name="ALU74181.xpi"/>
      <outfile xil_pn:name="ALU74181_pad.csv"/>
      <outfile xil_pn:name="ALU74181_pad.txt"/>
      <outfile xil_pn:name="ALU74181_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1614779642" xil_pn:in_ck="3405661536612944170" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1614779639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU74181.twr"/>
      <outfile xil_pn:name="ALU74181.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
