//----------------------------------------------------------------------------//
// Generated by LegUp High-Level Synthesis Tool Version 3.0 (http://legup.org)
// Compiled: Tue Jul 15 15:43:09 2014
// University of Toronto
// For research and academic purposes only. Commercial use is prohibited.
// Please send bugs to: legup@eecg.toronto.edu
// Date: Tue Mar 10 07:52:56 2020
//----------------------------------------------------------------------------//

`define MEMORY_CONTROLLER_ADDR_SIZE 32
`define MEMORY_CONTROLLER_DATA_SIZE 64
// Number of RAM elements: 0
`define MEMORY_CONTROLLER_TAG_SIZE 9
`define TAG_NULL `MEMORY_CONTROLLER_TAG_SIZE'd0
`define TAG_PROCESSOR `MEMORY_CONTROLLER_TAG_SIZE'd1

// Turn off warning 'ignoring unsupported system task'
// altera message_off 10175

module top
	(
		clk,
		reset,
		start,
		finish,
		return_val
	);
input clk;
input reset;
input start;
output wire finish;
output wire [31:0] return_val;
wire memory_controller_waitrequest;
wire memory_controller_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
wire memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
wire [1:0] memory_controller_size_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;

wire memory_controller_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
wire memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
wire [1:0] memory_controller_size_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;

assign memory_controller_waitrequest = 0;

memory_controller memory_controller_inst (
	.clk( clk ),
	.memory_controller_enable_a( memory_controller_enable_a ),
	.memory_controller_enable_b( memory_controller_enable_b ),
	.memory_controller_address_a( memory_controller_address_a ),
	.memory_controller_address_b( memory_controller_address_b ),
	.memory_controller_write_enable_a( memory_controller_write_enable_a ),
	.memory_controller_write_enable_b( memory_controller_write_enable_b ),
	.memory_controller_in_a( memory_controller_in_a ),
	.memory_controller_in_b( memory_controller_in_b ),
	.memory_controller_size_a( memory_controller_size_a ),
	.memory_controller_size_b( memory_controller_size_b ),
	.memory_controller_waitrequest( memory_controller_waitrequest ),
	.memory_controller_out_reg_a( memory_controller_out_a ),
	.memory_controller_out_reg_b( memory_controller_out_b )
);

main main_inst(
	.clk( clk ),
	.clk2x( clk2x ),
	.clk1x_follower( clk1x_follower ),
	.reset( reset ),
	.start( start ),
	.finish( finish ),
	.return_val( return_val ),
	.memory_controller_enable_a(memory_controller_enable_a),
	.memory_controller_address_a(memory_controller_address_a),
	.memory_controller_write_enable_a(memory_controller_write_enable_a),
	.memory_controller_in_a(memory_controller_in_a),
	.memory_controller_size_a(memory_controller_size_a),
	.memory_controller_out_a(memory_controller_out_a),
	.memory_controller_enable_b(memory_controller_enable_b),
	.memory_controller_address_b(memory_controller_address_b),
	.memory_controller_write_enable_b(memory_controller_write_enable_b),
	.memory_controller_in_b(memory_controller_in_b),
	.memory_controller_size_b(memory_controller_size_b),
	.memory_controller_out_b(memory_controller_out_b),
	.memory_controller_waitrequest(memory_controller_waitrequest)
);

endmodule
`timescale 1 ns / 1 ns
module memory_controller
(
	clk,
	memory_controller_address_a,
	memory_controller_address_b,
	memory_controller_enable_a,
	memory_controller_enable_b,
	memory_controller_write_enable_a,
	memory_controller_write_enable_b,
	memory_controller_in_a,
	memory_controller_in_b,
	memory_controller_size_a,
	memory_controller_size_b,
	memory_controller_waitrequest,
	memory_controller_out_reg_a,
	memory_controller_out_reg_b
);


input clk;
input memory_controller_waitrequest;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
input memory_controller_enable_a;
input memory_controller_write_enable_a;
input [64-1:0] memory_controller_in_a;
input [1:0] memory_controller_size_a;
output reg [64-1:0] memory_controller_out_reg_a;
reg [64-1:0] memory_controller_out_prev_a;
reg [64-1:0] memory_controller_out_a;

reg memory_controller_enable_reg_a;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
input memory_controller_enable_b;
input memory_controller_write_enable_b;
input [64-1:0] memory_controller_in_b;
input [1:0] memory_controller_size_b;
output reg [64-1:0] memory_controller_out_reg_b;
reg [64-1:0] memory_controller_out_prev_b;
reg [64-1:0] memory_controller_out_b;

reg memory_controller_enable_reg_b;
endmodule 
`timescale 1 ns / 1 ns
module reverse_decorr
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	memory_controller_waitrequest,
	arg_dpp
);

parameter [5:0] LEGUP_0 = 6'd0;
parameter [5:0] LEGUP_F_reverse_decorr_BB_0_1 = 6'd1;
parameter [5:0] LEGUP_F_reverse_decorr_BB_0_2 = 6'd2;
parameter [5:0] LEGUP_F_reverse_decorr_BB_0_3 = 6'd3;
parameter [5:0] LEGUP_F_reverse_decorr_BB_4_4 = 6'd4;
parameter [5:0] LEGUP_F_reverse_decorr_BB_4_5 = 6'd5;
parameter [5:0] LEGUP_F_reverse_decorr_BB_4_6 = 6'd6;
parameter [5:0] LEGUP_F_reverse_decorr_BB_4_7 = 6'd7;
parameter [5:0] LEGUP_F_reverse_decorr_BB_4_8 = 6'd8;
parameter [5:0] LEGUP_F_reverse_decorr_BB_10_9 = 6'd9;
parameter [5:0] LEGUP_F_reverse_decorr_BB_10_10 = 6'd10;
parameter [5:0] LEGUP_F_reverse_decorr_BB_10_11 = 6'd11;
parameter [5:0] LEGUP_F_reverse_decorr_BB_10_12 = 6'd12;
parameter [5:0] LEGUP_F_reverse_decorr_BB_10_13 = 6'd13;
parameter [5:0] LEGUP_F_reverse_decorr_BB_22_14 = 6'd14;
parameter [5:0] LEGUP_F_reverse_decorr_BB_22_15 = 6'd15;
parameter [5:0] LEGUP_F_reverse_decorr_BB_22_16 = 6'd16;
parameter [5:0] LEGUP_F_reverse_decorr_BB_22_17 = 6'd17;
parameter [5:0] LEGUP_F_reverse_decorr_BB_22_18 = 6'd18;
parameter [5:0] LEGUP_F_reverse_decorr_BB_22_19 = 6'd19;
parameter [5:0] LEGUP_F_reverse_decorr_BB_36_20 = 6'd20;
parameter [5:0] LEGUP_F_reverse_decorr_BB_36_21 = 6'd21;
parameter [5:0] LEGUP_F_reverse_decorr_BB_36_22 = 6'd22;
parameter [5:0] LEGUP_F_reverse_decorr_BB_36_23 = 6'd23;
parameter [5:0] LEGUP_F_reverse_decorr_BB_36_24 = 6'd24;
parameter [5:0] LEGUP_F_reverse_decorr_BB_36_25 = 6'd25;
parameter [5:0] LEGUP_F_reverse_decorr_BB_36_26 = 6'd26;
parameter [5:0] LEGUP_F_reverse_decorr_BB_36_27 = 6'd27;
parameter [5:0] LEGUP_F_reverse_decorr_BB_36_28 = 6'd28;
parameter [5:0] LEGUP_F_reverse_decorr_BB_46_29 = 6'd29;
parameter [5:0] LEGUP_F_reverse_decorr_BB_46_30 = 6'd30;
parameter [5:0] LEGUP_F_reverse_decorr_BB_46_31 = 6'd31;
parameter [5:0] LEGUP_F_reverse_decorr_BB_53_32 = 6'd32;
parameter [5:0] LEGUP_F_reverse_decorr_BB_53_33 = 6'd33;
parameter [5:0] LEGUP_F_reverse_decorr_BB_53_34 = 6'd34;
parameter [5:0] LEGUP_F_reverse_decorr_BB_62_35 = 6'd35;
parameter [5:0] LEGUP_F_reverse_decorr_BB_62_36 = 6'd36;
parameter [5:0] LEGUP_F_reverse_decorr_BB_62_37 = 6'd37;
parameter [5:0] LEGUP_F_reverse_decorr_BB__loopexit_38 = 6'd38;

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
input  memory_controller_waitrequest;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] arg_dpp;
reg [5:0] cur_state;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_0_1;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_0_1_reg;
reg [31:0] reverse_decorr_0_2;
reg [31:0] reverse_decorr_0_2_reg;
reg  reverse_decorr_0_3;
reg  reverse_decorr_0_3_reg;
reg [31:0] reverse_decorr_4_5;
reg [31:0] reverse_decorr_4_5_reg;
reg  reverse_decorr_4_6;
reg  reverse_decorr_4_6_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_4_7;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_4_7_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_4_8;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_4_8_reg;
reg [31:0] reverse_decorr_4_9;
reg [31:0] reverse_decorr_4_9_reg;
reg [31:0] reverse_decorr_10_11;
reg [31:0] reverse_decorr_10_11_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_10_12;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_10_12_reg;
reg [31:0] reverse_decorr_10_13;
reg [31:0] reverse_decorr_10_13_reg;
reg [31:0] reverse_decorr_10_14;
reg [31:0] reverse_decorr_10_14_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_10_15;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_10_15_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_10_16;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_10_16_reg;
reg [31:0] reverse_decorr_10_17;
reg [31:0] reverse_decorr_10_17_reg;
reg [31:0] reverse_decorr_10_18;
reg [31:0] reverse_decorr_10_18_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_10_19;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_10_19_reg;
reg [31:0] reverse_decorr_10_20;
reg [31:0] reverse_decorr_10_20_reg;
reg [31:0] reverse_decorr_10_21;
reg [31:0] reverse_decorr_10_21_reg;
reg [31:0] reverse_decorr_22_23;
reg [31:0] reverse_decorr_22_23_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_22_24;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_22_24_reg;
reg [31:0] reverse_decorr_22_25;
reg [31:0] reverse_decorr_22_25_reg;
reg [31:0] reverse_decorr_22_26;
reg [31:0] reverse_decorr_22_26_reg;
reg [31:0] reverse_decorr_22_27;
reg [31:0] reverse_decorr_22_27_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_22_28;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_22_28_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_22_29;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_22_29_reg;
reg [31:0] reverse_decorr_22_30;
reg [31:0] reverse_decorr_22_30_reg;
reg [31:0] reverse_decorr_22_31;
reg [31:0] reverse_decorr_22_31_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_22_32;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_22_32_reg;
reg [31:0] reverse_decorr_22_33;
reg [31:0] reverse_decorr_22_33_reg;
reg [31:0] reverse_decorr_22_34;
reg [31:0] reverse_decorr_22_34_reg;
reg [31:0] reverse_decorr_22_35;
reg [31:0] reverse_decorr_22_35_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_36_37;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_36_37_reg;
reg [31:0] reverse_decorr_36_38;
reg [31:0] reverse_decorr_36_38_reg;
reg [31:0] reverse_decorr_36_sam_A_0_in;
reg [31:0] reverse_decorr_36_sam_A_0_in_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_36_39;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_36_39_reg;
reg [31:0] reverse_decorr_36_40;
reg [31:0] reverse_decorr_36_40_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_36_41;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_36_41_reg;
reg [31:0] reverse_decorr_36_42;
reg [31:0] reverse_decorr_36_42_reg;
reg [31:0] reverse_decorr_36_43;
reg [31:0] reverse_decorr_36_43_reg;
reg  reverse_decorr_36_44;
reg  reverse_decorr_36_44_reg;
reg [31:0] reverse_decorr_36_45;
reg [31:0] reverse_decorr_36_45_reg;
reg [31:0] reverse_decorr_46_47;
reg [31:0] reverse_decorr_46_47_reg;
reg [31:0] reverse_decorr_46_48;
reg [31:0] reverse_decorr_46_48_reg;
reg [31:0] reverse_decorr_46_49;
reg [31:0] reverse_decorr_46_49_reg;
reg [31:0] reverse_decorr_46_50;
reg [31:0] reverse_decorr_46_50_reg;
reg [31:0] reverse_decorr_46_51;
reg [31:0] reverse_decorr_46_51_reg;
reg [31:0] reverse_decorr_46_52;
reg [31:0] reverse_decorr_46_52_reg;
reg [31:0] reverse_decorr_53_54;
reg [31:0] reverse_decorr_53_54_reg;
reg [31:0] reverse_decorr_53_55;
reg [31:0] reverse_decorr_53_55_reg;
reg [31:0] reverse_decorr_53_56;
reg [31:0] reverse_decorr_53_56_reg;
reg [31:0] reverse_decorr_53_57;
reg [31:0] reverse_decorr_53_57_reg;
reg [31:0] reverse_decorr_53_58;
reg [31:0] reverse_decorr_53_58_reg;
reg [31:0] reverse_decorr_53_59;
reg [31:0] reverse_decorr_53_59_reg;
reg [31:0] reverse_decorr_53_60;
reg [31:0] reverse_decorr_53_60_reg;
reg [31:0] reverse_decorr_53_61;
reg [31:0] reverse_decorr_53_61_reg;
reg [31:0] reverse_decorr_62_sam_B_1_in;
reg [31:0] reverse_decorr_62_sam_B_1_in_reg;
reg [31:0] reverse_decorr_62_sam_A_1_in;
reg [31:0] reverse_decorr_62_sam_A_1_in_reg;
wire [15:0] legup_pthreadpoll_threadID;
reg  lpm_mult_reverse_decorr_22_23_en;
reg [31:0] reverse_decorr_22_23_stage0_reg;
reg  lpm_mult_reverse_decorr_22_31_en;
reg [31:0] reverse_decorr_22_31_stage0_reg;
reg  lpm_mult_reverse_decorr_53_54_en;
reg [31:0] reverse_decorr_53_54_stage0_reg;
reg  lpm_mult_reverse_decorr_53_58_en;
reg [31:0] reverse_decorr_53_58_stage0_reg;

// Local Rams


always @(posedge clk) begin
if (((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_0;
if (reset == 1'b0 && ^(LEGUP_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd0)) & (start == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_0_1;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_0_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd0)) & (start == 1'd0)))
begin
cur_state <= LEGUP_0;
if (reset == 1'b0 && ^(LEGUP_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_0_1) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_0_1;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_0_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_0_1) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_0_2;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_0_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_0_2) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_0_2;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_0_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_0_2) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_0_3;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_0_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_0_3) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_0_3;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_0_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_reverse_decorr_BB_0_3) & (memory_controller_waitrequest == 1'd0)) & (reverse_decorr_0_3 == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_4_4;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_4_4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_reverse_decorr_BB_0_3) & (memory_controller_waitrequest == 1'd0)) & (reverse_decorr_0_3 == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB__loopexit_38;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB__loopexit_38) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_4_4) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_4_4;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_4_4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_4_4) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_4_5;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_4_5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_4_5) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_4_5;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_4_5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_4_5) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_4_6;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_4_6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_4_6) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_4_6;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_4_6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_4_6) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_4_7;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_4_7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_4_7) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_4_7;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_4_7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_4_7) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_4_8;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_4_8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_4_8) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_4_8;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_4_8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_reverse_decorr_BB_4_8) & (memory_controller_waitrequest == 1'd0)) & (reverse_decorr_4_6_reg == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_22_14;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_22_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_reverse_decorr_BB_4_8) & (memory_controller_waitrequest == 1'd0)) & (reverse_decorr_4_6_reg == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_10_9;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_10_9) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_10_9) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_10_9;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_10_9) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_10_9) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_10_10;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_10_10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_10_10) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_10_10;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_10_10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_10_10) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_10_11;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_10_11) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_10_11) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_10_11;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_10_11) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_10_11) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_10_12;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_10_12) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_10_12) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_10_12;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_10_12) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_10_12) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_10_13;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_10_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_10_13) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_10_13;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_10_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_10_13) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_36_20;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_36_20) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_22_14) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_22_14;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_22_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_22_14) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_22_15;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_22_15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_22_15) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_22_15;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_22_15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_22_15) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_22_16;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_22_16) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_22_16) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_22_16;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_22_16) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_22_16) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_22_17;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_22_17) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_22_17) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_22_17;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_22_17) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_22_17) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_22_18;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_22_18) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_22_18) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_22_18;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_22_18) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_22_18) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_22_19;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_22_19) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_22_19) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_22_19;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_22_19) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_22_19) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_36_20;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_36_20) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_36_20) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_36_20;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_36_20) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_36_20) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_36_21;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_36_21) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_36_21) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_36_21;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_36_21) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_36_21) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_36_22;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_36_22) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_36_22) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_36_22;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_36_22) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_36_22) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_36_23;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_36_23) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_36_23) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_36_23;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_36_23) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_36_23) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_36_24;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_36_24) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_36_24) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_36_24;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_36_24) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_36_24) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_36_25;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_36_25) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_36_25) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_36_25;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_36_25) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_36_25) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_36_26;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_36_26) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_36_26) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_36_26;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_36_26) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_36_26) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_36_27;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_36_27) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_36_27) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_36_27;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_36_27) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_36_27) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_36_28;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_36_28) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_36_28) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_36_28;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_36_28) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_reverse_decorr_BB_36_28) & (memory_controller_waitrequest == 1'd0)) & (reverse_decorr_36_44 == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_53_32;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_53_32) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_reverse_decorr_BB_36_28) & (memory_controller_waitrequest == 1'd0)) & (reverse_decorr_36_44 == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_46_29;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_46_29) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_46_29) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_46_29;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_46_29) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_46_29) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_46_30;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_46_30) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_46_30) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_46_30;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_46_30) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_46_30) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_46_31;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_46_31) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_46_31) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_46_31;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_46_31) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_46_31) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_62_35;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_62_35) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_53_32) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_53_32;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_53_32) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_53_32) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_53_33;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_53_33) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_53_33) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_53_33;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_53_33) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_53_33) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_53_34;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_53_34) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_53_34) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_53_34;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_53_34) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_53_34) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_62_35;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_62_35) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_62_35) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_62_35;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_62_35) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_62_35) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_62_36;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_62_36) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_62_36) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_62_36;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_62_36) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_62_36) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_62_37;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_62_37) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_62_37) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB_62_37;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB_62_37) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB_62_37) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB__loopexit_38;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB__loopexit_38) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB__loopexit_38) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_reverse_decorr_BB__loopexit_38;
if (reset == 1'b0 && ^(LEGUP_F_reverse_decorr_BB__loopexit_38) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_reverse_decorr_BB__loopexit_38) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_0;
if (reset == 1'b0 && ^(LEGUP_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((reset == 1'd1))
begin
cur_state <= 6'd0;
if (reset == 1'b0 && ^(6'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %0*/
/*   %1 = getelementptr inbounds %struct.Decorr* %dpp, i32 0, i32 0*/
begin
reverse_decorr_0_1 = arg_dpp;
end
end
always @(posedge clk) begin
/* reverse_decorr: %0*/
/*   %1 = getelementptr inbounds %struct.Decorr* %dpp, i32 0, i32 0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_0_1))
begin
reverse_decorr_0_1_reg <= reverse_decorr_0_1;
if (reset == 1'b0 && ^(reverse_decorr_0_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_0_1_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %0*/
/*   %2 = load i32* %1, align 4, !tbaa !0*/
begin
reverse_decorr_0_2 = memory_controller_out_a[31:0];
end
end
always @(posedge clk) begin
/* reverse_decorr: %0*/
/*   %2 = load i32* %1, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_0_3))
begin
reverse_decorr_0_2_reg <= reverse_decorr_0_2;
if (reset == 1'b0 && ^(reverse_decorr_0_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_0_2_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %0*/
/*   %3 = icmp sgt i32 %2, 0*/
begin
reverse_decorr_0_3 = ($signed(reverse_decorr_0_2) > $signed(32'd0));
end
end
always @(posedge clk) begin
/* reverse_decorr: %0*/
/*   %3 = icmp sgt i32 %2, 0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_0_3))
begin
reverse_decorr_0_3_reg <= reverse_decorr_0_3;
if (reset == 1'b0 && ^(reverse_decorr_0_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_0_3_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %4*/
/*   %5 = and i32 %2, 1*/
begin
reverse_decorr_4_5 = (reverse_decorr_0_2_reg & 32'd1);
end
end
always @(posedge clk) begin
/* reverse_decorr: %4*/
/*   %5 = and i32 %2, 1*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_4_4))
begin
reverse_decorr_4_5_reg <= reverse_decorr_4_5;
if (reset == 1'b0 && ^(reverse_decorr_4_5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_4_5_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %4*/
/*   %6 = icmp eq i32 %5, 0*/
begin
reverse_decorr_4_6 = (reverse_decorr_4_5 == 32'd0);
end
end
always @(posedge clk) begin
/* reverse_decorr: %4*/
/*   %6 = icmp eq i32 %5, 0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_4_4))
begin
reverse_decorr_4_6_reg <= reverse_decorr_4_6;
if (reset == 1'b0 && ^(reverse_decorr_4_6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_4_6_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %4*/
/*   %7 = getelementptr inbounds %struct.Decorr* %dpp, i32 0, i32 1*/
begin
reverse_decorr_4_7 = (arg_dpp + 4);
end
end
always @(posedge clk) begin
/* reverse_decorr: %4*/
/*   %7 = getelementptr inbounds %struct.Decorr* %dpp, i32 0, i32 1*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_4_4))
begin
reverse_decorr_4_7_reg <= reverse_decorr_4_7;
if (reset == 1'b0 && ^(reverse_decorr_4_7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_4_7_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %4*/
/*   %8 = load i32** %7, align 4, !tbaa !3*/
begin
reverse_decorr_4_8 = memory_controller_out_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0];
end
end
always @(posedge clk) begin
/* reverse_decorr: %4*/
/*   %8 = load i32** %7, align 4, !tbaa !3*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_4_6))
begin
reverse_decorr_4_8_reg <= reverse_decorr_4_8;
if (reset == 1'b0 && ^(reverse_decorr_4_8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_4_8_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %4*/
/*   %9 = load i32* %8, align 4, !tbaa !0*/
begin
reverse_decorr_4_9 = memory_controller_out_a[31:0];
end
end
always @(posedge clk) begin
/* reverse_decorr: %4*/
/*   %9 = load i32* %8, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_4_8))
begin
reverse_decorr_4_9_reg <= reverse_decorr_4_9;
if (reset == 1'b0 && ^(reverse_decorr_4_9) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_4_9_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %10*/
/*   %11 = shl nsw i32 %9, 1*/
begin
reverse_decorr_10_11 = (reverse_decorr_4_9_reg <<< (32'd1 % 32));
end
end
always @(posedge clk) begin
/* reverse_decorr: %10*/
/*   %11 = shl nsw i32 %9, 1*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_9))
begin
reverse_decorr_10_11_reg <= reverse_decorr_10_11;
if (reset == 1'b0 && ^(reverse_decorr_10_11) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_10_11_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %10*/
/*   %12 = getelementptr inbounds i32* %8, i32 1*/
begin
reverse_decorr_10_12 = (reverse_decorr_4_8_reg + (4 * 32'd1));
end
end
always @(posedge clk) begin
/* reverse_decorr: %10*/
/*   %12 = getelementptr inbounds i32* %8, i32 1*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_9))
begin
reverse_decorr_10_12_reg <= reverse_decorr_10_12;
if (reset == 1'b0 && ^(reverse_decorr_10_12) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_10_12_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %10*/
/*   %13 = load i32* %12, align 4, !tbaa !0*/
begin
reverse_decorr_10_13 = memory_controller_out_b[31:0];
end
end
always @(posedge clk) begin
/* reverse_decorr: %10*/
/*   %13 = load i32* %12, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_11))
begin
reverse_decorr_10_13_reg <= reverse_decorr_10_13;
if (reset == 1'b0 && ^(reverse_decorr_10_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_10_13_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %10*/
/*   %14 = sub nsw i32 %11, %13*/
begin
reverse_decorr_10_14 = (reverse_decorr_10_11_reg - reverse_decorr_10_13);
end
end
always @(posedge clk) begin
/* reverse_decorr: %10*/
/*   %14 = sub nsw i32 %11, %13*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_11))
begin
reverse_decorr_10_14_reg <= reverse_decorr_10_14;
if (reset == 1'b0 && ^(reverse_decorr_10_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_10_14_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %10*/
/*   %15 = getelementptr inbounds %struct.Decorr* %dpp, i32 0, i32 2*/
begin
reverse_decorr_10_15 = (arg_dpp + 8);
end
end
always @(posedge clk) begin
/* reverse_decorr: %10*/
/*   %15 = getelementptr inbounds %struct.Decorr* %dpp, i32 0, i32 2*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_9))
begin
reverse_decorr_10_15_reg <= reverse_decorr_10_15;
if (reset == 1'b0 && ^(reverse_decorr_10_15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_10_15_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %10*/
/*   %16 = load i32** %15, align 4, !tbaa !3*/
begin
reverse_decorr_10_16 = memory_controller_out_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0];
end
end
always @(posedge clk) begin
/* reverse_decorr: %10*/
/*   %16 = load i32** %15, align 4, !tbaa !3*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_11))
begin
reverse_decorr_10_16_reg <= reverse_decorr_10_16;
if (reset == 1'b0 && ^(reverse_decorr_10_16) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_10_16_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %10*/
/*   %17 = load i32* %16, align 4, !tbaa !0*/
begin
reverse_decorr_10_17 = memory_controller_out_a[31:0];
end
end
always @(posedge clk) begin
/* reverse_decorr: %10*/
/*   %17 = load i32* %16, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_13))
begin
reverse_decorr_10_17_reg <= reverse_decorr_10_17;
if (reset == 1'b0 && ^(reverse_decorr_10_17) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_10_17_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %10*/
/*   %18 = shl nsw i32 %17, 1*/
begin
reverse_decorr_10_18 = (reverse_decorr_10_17 <<< (32'd1 % 32));
end
end
always @(posedge clk) begin
/* reverse_decorr: %10*/
/*   %18 = shl nsw i32 %17, 1*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_13))
begin
reverse_decorr_10_18_reg <= reverse_decorr_10_18;
if (reset == 1'b0 && ^(reverse_decorr_10_18) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_10_18_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %10*/
/*   %19 = getelementptr inbounds i32* %16, i32 1*/
begin
reverse_decorr_10_19 = (reverse_decorr_10_16 + (4 * 32'd1));
end
end
always @(posedge clk) begin
/* reverse_decorr: %10*/
/*   %19 = getelementptr inbounds i32* %16, i32 1*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_11))
begin
reverse_decorr_10_19_reg <= reverse_decorr_10_19;
if (reset == 1'b0 && ^(reverse_decorr_10_19) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_10_19_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %10*/
/*   %20 = load i32* %19, align 4, !tbaa !0*/
begin
reverse_decorr_10_20 = memory_controller_out_b[31:0];
end
end
always @(posedge clk) begin
/* reverse_decorr: %10*/
/*   %20 = load i32* %19, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_13))
begin
reverse_decorr_10_20_reg <= reverse_decorr_10_20;
if (reset == 1'b0 && ^(reverse_decorr_10_20) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_10_20_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %10*/
/*   %21 = sub nsw i32 %18, %20*/
begin
reverse_decorr_10_21 = (reverse_decorr_10_18 - reverse_decorr_10_20);
end
end
always @(posedge clk) begin
/* reverse_decorr: %10*/
/*   %21 = sub nsw i32 %18, %20*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_13))
begin
reverse_decorr_10_21_reg <= reverse_decorr_10_21;
if (reset == 1'b0 && ^(reverse_decorr_10_21) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_10_21_reg"); $finish; end
end
end
always @(*) begin
reverse_decorr_22_23 = reverse_decorr_22_23_stage0_reg;
end
always @(posedge clk) begin
/* reverse_decorr: %22*/
/*   %23 = mul nsw i32 %9, 3*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_15))
begin
reverse_decorr_22_23_reg <= reverse_decorr_22_23;
if (reset == 1'b0 && ^(reverse_decorr_22_23) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_22_23_reg"); $finish; end
end
/* reverse_decorr: %22*/
/*   %23 = mul nsw i32 %9, 3*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_15))
begin
reverse_decorr_22_23_reg <= reverse_decorr_22_23;
if (reset == 1'b0 && ^(reverse_decorr_22_23) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_22_23_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %22*/
/*   %24 = getelementptr inbounds i32* %8, i32 1*/
begin
reverse_decorr_22_24 = (reverse_decorr_4_8_reg + (4 * 32'd1));
end
end
always @(posedge clk) begin
/* reverse_decorr: %22*/
/*   %24 = getelementptr inbounds i32* %8, i32 1*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_14))
begin
reverse_decorr_22_24_reg <= reverse_decorr_22_24;
if (reset == 1'b0 && ^(reverse_decorr_22_24) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_22_24_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %22*/
/*   %25 = load i32* %24, align 4, !tbaa !0*/
begin
reverse_decorr_22_25 = memory_controller_out_b[31:0];
end
end
always @(posedge clk) begin
/* reverse_decorr: %22*/
/*   %25 = load i32* %24, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_17))
begin
reverse_decorr_22_25_reg <= reverse_decorr_22_25;
if (reset == 1'b0 && ^(reverse_decorr_22_25) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_22_25_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %22*/
/*   %26 = sub nsw i32 %23, %25*/
begin
reverse_decorr_22_26 = (reverse_decorr_22_23_reg - reverse_decorr_22_25);
end
end
always @(posedge clk) begin
/* reverse_decorr: %22*/
/*   %26 = sub nsw i32 %23, %25*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_17))
begin
reverse_decorr_22_26_reg <= reverse_decorr_22_26;
if (reset == 1'b0 && ^(reverse_decorr_22_26) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_22_26_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %22*/
/*   %27 = ashr i32 %26, 1*/
begin
reverse_decorr_22_27 = ($signed(reverse_decorr_22_26) >>> 32'd1);
end
end
always @(posedge clk) begin
/* reverse_decorr: %22*/
/*   %27 = ashr i32 %26, 1*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_17))
begin
reverse_decorr_22_27_reg <= reverse_decorr_22_27;
if (reset == 1'b0 && ^(reverse_decorr_22_27) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_22_27_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %22*/
/*   %28 = getelementptr inbounds %struct.Decorr* %dpp, i32 0, i32 2*/
begin
reverse_decorr_22_28 = (arg_dpp + 8);
end
end
always @(posedge clk) begin
/* reverse_decorr: %22*/
/*   %28 = getelementptr inbounds %struct.Decorr* %dpp, i32 0, i32 2*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_14))
begin
reverse_decorr_22_28_reg <= reverse_decorr_22_28;
if (reset == 1'b0 && ^(reverse_decorr_22_28) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_22_28_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %22*/
/*   %29 = load i32** %28, align 4, !tbaa !3*/
begin
reverse_decorr_22_29 = memory_controller_out_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0];
end
end
always @(posedge clk) begin
/* reverse_decorr: %22*/
/*   %29 = load i32** %28, align 4, !tbaa !3*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_16))
begin
reverse_decorr_22_29_reg <= reverse_decorr_22_29;
if (reset == 1'b0 && ^(reverse_decorr_22_29) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_22_29_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %22*/
/*   %30 = load i32* %29, align 4, !tbaa !0*/
begin
reverse_decorr_22_30 = memory_controller_out_a[31:0];
end
end
always @(posedge clk) begin
/* reverse_decorr: %22*/
/*   %30 = load i32* %29, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_18))
begin
reverse_decorr_22_30_reg <= reverse_decorr_22_30;
if (reset == 1'b0 && ^(reverse_decorr_22_30) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_22_30_reg"); $finish; end
end
end
always @(*) begin
reverse_decorr_22_31 = reverse_decorr_22_31_stage0_reg;
end
always @(posedge clk) begin
/* reverse_decorr: %22*/
/*   %31 = mul nsw i32 %30, 3*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_19))
begin
reverse_decorr_22_31_reg <= reverse_decorr_22_31;
if (reset == 1'b0 && ^(reverse_decorr_22_31) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_22_31_reg"); $finish; end
end
/* reverse_decorr: %22*/
/*   %31 = mul nsw i32 %30, 3*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_19))
begin
reverse_decorr_22_31_reg <= reverse_decorr_22_31;
if (reset == 1'b0 && ^(reverse_decorr_22_31) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_22_31_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %22*/
/*   %32 = getelementptr inbounds i32* %29, i32 1*/
begin
reverse_decorr_22_32 = (reverse_decorr_22_29 + (4 * 32'd1));
end
end
always @(posedge clk) begin
/* reverse_decorr: %22*/
/*   %32 = getelementptr inbounds i32* %29, i32 1*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_16))
begin
reverse_decorr_22_32_reg <= reverse_decorr_22_32;
if (reset == 1'b0 && ^(reverse_decorr_22_32) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_22_32_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %22*/
/*   %33 = load i32* %32, align 4, !tbaa !0*/
begin
reverse_decorr_22_33 = memory_controller_out_b[31:0];
end
end
always @(posedge clk) begin
/* reverse_decorr: %22*/
/*   %33 = load i32* %32, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_19))
begin
reverse_decorr_22_33_reg <= reverse_decorr_22_33;
if (reset == 1'b0 && ^(reverse_decorr_22_33) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_22_33_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %22*/
/*   %34 = sub nsw i32 %31, %33*/
begin
reverse_decorr_22_34 = (reverse_decorr_22_31 - reverse_decorr_22_33);
end
end
always @(posedge clk) begin
/* reverse_decorr: %22*/
/*   %34 = sub nsw i32 %31, %33*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_19))
begin
reverse_decorr_22_34_reg <= reverse_decorr_22_34;
if (reset == 1'b0 && ^(reverse_decorr_22_34) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_22_34_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %22*/
/*   %35 = ashr i32 %34, 1*/
begin
reverse_decorr_22_35 = ($signed(reverse_decorr_22_34) >>> 32'd1);
end
end
always @(posedge clk) begin
/* reverse_decorr: %22*/
/*   %35 = ashr i32 %34, 1*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_19))
begin
reverse_decorr_22_35_reg <= reverse_decorr_22_35;
if (reset == 1'b0 && ^(reverse_decorr_22_35) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_22_35_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %36*/
/*   %37 = phi i32* [ %16, %10 ], [ %29, %22 ]*/
if (((cur_state == LEGUP_F_reverse_decorr_BB_10_13) & (memory_controller_waitrequest == 1'd0)))
begin
reverse_decorr_36_37 = reverse_decorr_10_16_reg;
end
/* reverse_decorr: %36*/
/*   %37 = phi i32* [ %16, %10 ], [ %29, %22 ]*/
else /* if (((cur_state == LEGUP_F_reverse_decorr_BB_22_19) & (memory_controller_waitrequest == 1'd0))) */
begin
reverse_decorr_36_37 = reverse_decorr_22_29_reg;
end
end
always @(posedge clk) begin
/* reverse_decorr: %36*/
/*   %37 = phi i32* [ %16, %10 ], [ %29, %22 ]*/
if (((cur_state == LEGUP_F_reverse_decorr_BB_10_13) & (memory_controller_waitrequest == 1'd0)))
begin
reverse_decorr_36_37_reg <= reverse_decorr_36_37;
if (reset == 1'b0 && ^(reverse_decorr_36_37) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_36_37_reg"); $finish; end
end
/* reverse_decorr: %36*/
/*   %37 = phi i32* [ %16, %10 ], [ %29, %22 ]*/
if (((cur_state == LEGUP_F_reverse_decorr_BB_22_19) & (memory_controller_waitrequest == 1'd0)))
begin
reverse_decorr_36_37_reg <= reverse_decorr_36_37;
if (reset == 1'b0 && ^(reverse_decorr_36_37) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_36_37_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %36*/
/*   %38 = phi i32 [ %21, %10 ], [ %35, %22 ]*/
if (((cur_state == LEGUP_F_reverse_decorr_BB_10_13) & (memory_controller_waitrequest == 1'd0)))
begin
reverse_decorr_36_38 = reverse_decorr_10_21;
end
/* reverse_decorr: %36*/
/*   %38 = phi i32 [ %21, %10 ], [ %35, %22 ]*/
else /* if (((cur_state == LEGUP_F_reverse_decorr_BB_22_19) & (memory_controller_waitrequest == 1'd0))) */
begin
reverse_decorr_36_38 = reverse_decorr_22_35;
end
end
always @(posedge clk) begin
/* reverse_decorr: %36*/
/*   %38 = phi i32 [ %21, %10 ], [ %35, %22 ]*/
if (((cur_state == LEGUP_F_reverse_decorr_BB_10_13) & (memory_controller_waitrequest == 1'd0)))
begin
reverse_decorr_36_38_reg <= reverse_decorr_36_38;
if (reset == 1'b0 && ^(reverse_decorr_36_38) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_36_38_reg"); $finish; end
end
/* reverse_decorr: %36*/
/*   %38 = phi i32 [ %21, %10 ], [ %35, %22 ]*/
if (((cur_state == LEGUP_F_reverse_decorr_BB_22_19) & (memory_controller_waitrequest == 1'd0)))
begin
reverse_decorr_36_38_reg <= reverse_decorr_36_38;
if (reset == 1'b0 && ^(reverse_decorr_36_38) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_36_38_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %36*/
/*   %sam_A.0.in = phi i32 [ %14, %10 ], [ %27, %22 ]*/
if (((cur_state == LEGUP_F_reverse_decorr_BB_10_13) & (memory_controller_waitrequest == 1'd0)))
begin
reverse_decorr_36_sam_A_0_in = reverse_decorr_10_14_reg;
end
/* reverse_decorr: %36*/
/*   %sam_A.0.in = phi i32 [ %14, %10 ], [ %27, %22 ]*/
else /* if (((cur_state == LEGUP_F_reverse_decorr_BB_22_19) & (memory_controller_waitrequest == 1'd0))) */
begin
reverse_decorr_36_sam_A_0_in = reverse_decorr_22_27_reg;
end
end
always @(posedge clk) begin
/* reverse_decorr: %36*/
/*   %sam_A.0.in = phi i32 [ %14, %10 ], [ %27, %22 ]*/
if (((cur_state == LEGUP_F_reverse_decorr_BB_10_13) & (memory_controller_waitrequest == 1'd0)))
begin
reverse_decorr_36_sam_A_0_in_reg <= reverse_decorr_36_sam_A_0_in;
if (reset == 1'b0 && ^(reverse_decorr_36_sam_A_0_in) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_36_sam_A_0_in_reg"); $finish; end
end
/* reverse_decorr: %36*/
/*   %sam_A.0.in = phi i32 [ %14, %10 ], [ %27, %22 ]*/
if (((cur_state == LEGUP_F_reverse_decorr_BB_22_19) & (memory_controller_waitrequest == 1'd0)))
begin
reverse_decorr_36_sam_A_0_in_reg <= reverse_decorr_36_sam_A_0_in;
if (reset == 1'b0 && ^(reverse_decorr_36_sam_A_0_in) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_36_sam_A_0_in_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %36*/
/*   %39 = getelementptr inbounds i32* %8, i32 1*/
begin
reverse_decorr_36_39 = (reverse_decorr_4_8_reg + (4 * 32'd1));
end
end
always @(posedge clk) begin
/* reverse_decorr: %36*/
/*   %39 = getelementptr inbounds i32* %8, i32 1*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_20))
begin
reverse_decorr_36_39_reg <= reverse_decorr_36_39;
if (reset == 1'b0 && ^(reverse_decorr_36_39) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_36_39_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %36*/
/*   %40 = load i32* %37, align 4, !tbaa !0*/
begin
reverse_decorr_36_40 = memory_controller_out_a[31:0];
end
end
always @(posedge clk) begin
/* reverse_decorr: %36*/
/*   %40 = load i32* %37, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_23))
begin
reverse_decorr_36_40_reg <= reverse_decorr_36_40;
if (reset == 1'b0 && ^(reverse_decorr_36_40) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_36_40_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %36*/
/*   %41 = getelementptr inbounds i32* %37, i32 1*/
begin
reverse_decorr_36_41 = (reverse_decorr_36_37_reg + (4 * 32'd1));
end
end
always @(posedge clk) begin
/* reverse_decorr: %36*/
/*   %41 = getelementptr inbounds i32* %37, i32 1*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_20))
begin
reverse_decorr_36_41_reg <= reverse_decorr_36_41;
if (reset == 1'b0 && ^(reverse_decorr_36_41) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_36_41_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %36*/
/*   %42 = load i32* %1, align 4, !tbaa !0*/
begin
reverse_decorr_36_42 = memory_controller_out_b[31:0];
end
end
always @(posedge clk) begin
/* reverse_decorr: %36*/
/*   %42 = load i32* %1, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_28))
begin
reverse_decorr_36_42_reg <= reverse_decorr_36_42;
if (reset == 1'b0 && ^(reverse_decorr_36_42) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_36_42_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %36*/
/*   %43 = and i32 %42, 1*/
begin
reverse_decorr_36_43 = (reverse_decorr_36_42 & 32'd1);
end
end
always @(posedge clk) begin
/* reverse_decorr: %36*/
/*   %43 = and i32 %42, 1*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_28))
begin
reverse_decorr_36_43_reg <= reverse_decorr_36_43;
if (reset == 1'b0 && ^(reverse_decorr_36_43) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_36_43_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %36*/
/*   %44 = icmp eq i32 %43, 0*/
begin
reverse_decorr_36_44 = (reverse_decorr_36_43 == 32'd0);
end
end
always @(posedge clk) begin
/* reverse_decorr: %36*/
/*   %44 = icmp eq i32 %43, 0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_28))
begin
reverse_decorr_36_44_reg <= reverse_decorr_36_44;
if (reset == 1'b0 && ^(reverse_decorr_36_44) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_36_44_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %36*/
/*   %45 = load i32* %8, align 4, !tbaa !0*/
begin
reverse_decorr_36_45 = memory_controller_out_a[31:0];
end
end
always @(posedge clk) begin
/* reverse_decorr: %36*/
/*   %45 = load i32* %8, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_28))
begin
reverse_decorr_36_45_reg <= reverse_decorr_36_45;
if (reset == 1'b0 && ^(reverse_decorr_36_45) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_36_45_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %46*/
/*   %47 = shl nsw i32 %45, 1*/
begin
reverse_decorr_46_47 = (reverse_decorr_36_45_reg <<< (32'd1 % 32));
end
end
always @(posedge clk) begin
/* reverse_decorr: %46*/
/*   %47 = shl nsw i32 %45, 1*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_46_29))
begin
reverse_decorr_46_47_reg <= reverse_decorr_46_47;
if (reset == 1'b0 && ^(reverse_decorr_46_47) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_46_47_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %46*/
/*   %48 = load i32* %39, align 4, !tbaa !0*/
begin
reverse_decorr_46_48 = memory_controller_out_b[31:0];
end
end
always @(posedge clk) begin
/* reverse_decorr: %46*/
/*   %48 = load i32* %39, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_46_31))
begin
reverse_decorr_46_48_reg <= reverse_decorr_46_48;
if (reset == 1'b0 && ^(reverse_decorr_46_48) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_46_48_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %46*/
/*   %49 = sub nsw i32 %47, %48*/
begin
reverse_decorr_46_49 = (reverse_decorr_46_47_reg - reverse_decorr_46_48);
end
end
always @(posedge clk) begin
/* reverse_decorr: %46*/
/*   %49 = sub nsw i32 %47, %48*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_46_31))
begin
reverse_decorr_46_49_reg <= reverse_decorr_46_49;
if (reset == 1'b0 && ^(reverse_decorr_46_49) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_46_49_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %46*/
/*   %50 = shl nsw i32 %38, 1*/
begin
reverse_decorr_46_50 = (reverse_decorr_36_38_reg <<< (32'd1 % 32));
end
end
always @(posedge clk) begin
/* reverse_decorr: %46*/
/*   %50 = shl nsw i32 %38, 1*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_46_29))
begin
reverse_decorr_46_50_reg <= reverse_decorr_46_50;
if (reset == 1'b0 && ^(reverse_decorr_46_50) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_46_50_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %46*/
/*   %51 = load i32* %41, align 4, !tbaa !0*/
begin
reverse_decorr_46_51 = memory_controller_out_a[31:0];
end
end
always @(posedge clk) begin
/* reverse_decorr: %46*/
/*   %51 = load i32* %41, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_46_31))
begin
reverse_decorr_46_51_reg <= reverse_decorr_46_51;
if (reset == 1'b0 && ^(reverse_decorr_46_51) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_46_51_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %46*/
/*   %52 = sub nsw i32 %50, %51*/
begin
reverse_decorr_46_52 = (reverse_decorr_46_50_reg - reverse_decorr_46_51);
end
end
always @(posedge clk) begin
/* reverse_decorr: %46*/
/*   %52 = sub nsw i32 %50, %51*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_46_31))
begin
reverse_decorr_46_52_reg <= reverse_decorr_46_52;
if (reset == 1'b0 && ^(reverse_decorr_46_52) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_46_52_reg"); $finish; end
end
end
always @(*) begin
reverse_decorr_53_54 = reverse_decorr_53_54_stage0_reg;
end
always @(posedge clk) begin
/* reverse_decorr: %53*/
/*   %54 = mul nsw i32 %45, 3*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_53_33))
begin
reverse_decorr_53_54_reg <= reverse_decorr_53_54;
if (reset == 1'b0 && ^(reverse_decorr_53_54) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_53_54_reg"); $finish; end
end
/* reverse_decorr: %53*/
/*   %54 = mul nsw i32 %45, 3*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_53_33))
begin
reverse_decorr_53_54_reg <= reverse_decorr_53_54;
if (reset == 1'b0 && ^(reverse_decorr_53_54) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_53_54_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %53*/
/*   %55 = load i32* %39, align 4, !tbaa !0*/
begin
reverse_decorr_53_55 = memory_controller_out_b[31:0];
end
end
always @(posedge clk) begin
/* reverse_decorr: %53*/
/*   %55 = load i32* %39, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_53_34))
begin
reverse_decorr_53_55_reg <= reverse_decorr_53_55;
if (reset == 1'b0 && ^(reverse_decorr_53_55) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_53_55_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %53*/
/*   %56 = sub nsw i32 %54, %55*/
begin
reverse_decorr_53_56 = (reverse_decorr_53_54_reg - reverse_decorr_53_55);
end
end
always @(posedge clk) begin
/* reverse_decorr: %53*/
/*   %56 = sub nsw i32 %54, %55*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_53_34))
begin
reverse_decorr_53_56_reg <= reverse_decorr_53_56;
if (reset == 1'b0 && ^(reverse_decorr_53_56) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_53_56_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %53*/
/*   %57 = ashr i32 %56, 1*/
begin
reverse_decorr_53_57 = ($signed(reverse_decorr_53_56) >>> 32'd1);
end
end
always @(posedge clk) begin
/* reverse_decorr: %53*/
/*   %57 = ashr i32 %56, 1*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_53_34))
begin
reverse_decorr_53_57_reg <= reverse_decorr_53_57;
if (reset == 1'b0 && ^(reverse_decorr_53_57) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_53_57_reg"); $finish; end
end
end
always @(*) begin
reverse_decorr_53_58 = reverse_decorr_53_58_stage0_reg;
end
always @(posedge clk) begin
/* reverse_decorr: %53*/
/*   %58 = mul nsw i32 %38, 3*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_53_33))
begin
reverse_decorr_53_58_reg <= reverse_decorr_53_58;
if (reset == 1'b0 && ^(reverse_decorr_53_58) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_53_58_reg"); $finish; end
end
/* reverse_decorr: %53*/
/*   %58 = mul nsw i32 %38, 3*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_53_33))
begin
reverse_decorr_53_58_reg <= reverse_decorr_53_58;
if (reset == 1'b0 && ^(reverse_decorr_53_58) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_53_58_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %53*/
/*   %59 = load i32* %41, align 4, !tbaa !0*/
begin
reverse_decorr_53_59 = memory_controller_out_a[31:0];
end
end
always @(posedge clk) begin
/* reverse_decorr: %53*/
/*   %59 = load i32* %41, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_53_34))
begin
reverse_decorr_53_59_reg <= reverse_decorr_53_59;
if (reset == 1'b0 && ^(reverse_decorr_53_59) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_53_59_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %53*/
/*   %60 = sub nsw i32 %58, %59*/
begin
reverse_decorr_53_60 = (reverse_decorr_53_58_reg - reverse_decorr_53_59);
end
end
always @(posedge clk) begin
/* reverse_decorr: %53*/
/*   %60 = sub nsw i32 %58, %59*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_53_34))
begin
reverse_decorr_53_60_reg <= reverse_decorr_53_60;
if (reset == 1'b0 && ^(reverse_decorr_53_60) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_53_60_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %53*/
/*   %61 = ashr i32 %60, 1*/
begin
reverse_decorr_53_61 = ($signed(reverse_decorr_53_60) >>> 32'd1);
end
end
always @(posedge clk) begin
/* reverse_decorr: %53*/
/*   %61 = ashr i32 %60, 1*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_53_34))
begin
reverse_decorr_53_61_reg <= reverse_decorr_53_61;
if (reset == 1'b0 && ^(reverse_decorr_53_61) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_53_61_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %62*/
/*   %sam_B.1.in = phi i32 [ %52, %46 ], [ %61, %53 ]*/
if (((cur_state == LEGUP_F_reverse_decorr_BB_46_31) & (memory_controller_waitrequest == 1'd0)))
begin
reverse_decorr_62_sam_B_1_in = reverse_decorr_46_52;
end
/* reverse_decorr: %62*/
/*   %sam_B.1.in = phi i32 [ %52, %46 ], [ %61, %53 ]*/
else /* if (((cur_state == LEGUP_F_reverse_decorr_BB_53_34) & (memory_controller_waitrequest == 1'd0))) */
begin
reverse_decorr_62_sam_B_1_in = reverse_decorr_53_61;
end
end
always @(posedge clk) begin
/* reverse_decorr: %62*/
/*   %sam_B.1.in = phi i32 [ %52, %46 ], [ %61, %53 ]*/
if (((cur_state == LEGUP_F_reverse_decorr_BB_46_31) & (memory_controller_waitrequest == 1'd0)))
begin
reverse_decorr_62_sam_B_1_in_reg <= reverse_decorr_62_sam_B_1_in;
if (reset == 1'b0 && ^(reverse_decorr_62_sam_B_1_in) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_62_sam_B_1_in_reg"); $finish; end
end
/* reverse_decorr: %62*/
/*   %sam_B.1.in = phi i32 [ %52, %46 ], [ %61, %53 ]*/
if (((cur_state == LEGUP_F_reverse_decorr_BB_53_34) & (memory_controller_waitrequest == 1'd0)))
begin
reverse_decorr_62_sam_B_1_in_reg <= reverse_decorr_62_sam_B_1_in;
if (reset == 1'b0 && ^(reverse_decorr_62_sam_B_1_in) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_62_sam_B_1_in_reg"); $finish; end
end
end
always @(*) begin
/* reverse_decorr: %62*/
/*   %sam_A.1.in = phi i32 [ %49, %46 ], [ %57, %53 ]*/
if (((cur_state == LEGUP_F_reverse_decorr_BB_46_31) & (memory_controller_waitrequest == 1'd0)))
begin
reverse_decorr_62_sam_A_1_in = reverse_decorr_46_49;
end
/* reverse_decorr: %62*/
/*   %sam_A.1.in = phi i32 [ %49, %46 ], [ %57, %53 ]*/
else /* if (((cur_state == LEGUP_F_reverse_decorr_BB_53_34) & (memory_controller_waitrequest == 1'd0))) */
begin
reverse_decorr_62_sam_A_1_in = reverse_decorr_53_57;
end
end
always @(posedge clk) begin
/* reverse_decorr: %62*/
/*   %sam_A.1.in = phi i32 [ %49, %46 ], [ %57, %53 ]*/
if (((cur_state == LEGUP_F_reverse_decorr_BB_46_31) & (memory_controller_waitrequest == 1'd0)))
begin
reverse_decorr_62_sam_A_1_in_reg <= reverse_decorr_62_sam_A_1_in;
if (reset == 1'b0 && ^(reverse_decorr_62_sam_A_1_in) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_62_sam_A_1_in_reg"); $finish; end
end
/* reverse_decorr: %62*/
/*   %sam_A.1.in = phi i32 [ %49, %46 ], [ %57, %53 ]*/
if (((cur_state == LEGUP_F_reverse_decorr_BB_53_34) & (memory_controller_waitrequest == 1'd0)))
begin
reverse_decorr_62_sam_A_1_in_reg <= reverse_decorr_62_sam_A_1_in;
if (reset == 1'b0 && ^(reverse_decorr_62_sam_A_1_in) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_62_sam_A_1_in_reg"); $finish; end
end
end
always @(*) begin
lpm_mult_reverse_decorr_22_23_en = (memory_controller_waitrequest == 1'd0);
end
always @(posedge clk) begin
/* reverse_decorr: %22*/
/*   %23 = mul nsw i32 %9, 3*/
if ((lpm_mult_reverse_decorr_22_23_en == 1'd1))
begin
reverse_decorr_22_23_stage0_reg <= (reverse_decorr_4_9_reg * 32'd3);
end
end
always @(*) begin
lpm_mult_reverse_decorr_22_31_en = (memory_controller_waitrequest == 1'd0);
end
always @(posedge clk) begin
/* reverse_decorr: %22*/
/*   %31 = mul nsw i32 %30, 3*/
if ((lpm_mult_reverse_decorr_22_31_en == 1'd1))
begin
reverse_decorr_22_31_stage0_reg <= (reverse_decorr_22_30 * 32'd3);
end
end
always @(*) begin
lpm_mult_reverse_decorr_53_54_en = (memory_controller_waitrequest == 1'd0);
end
always @(posedge clk) begin
/* reverse_decorr: %53*/
/*   %54 = mul nsw i32 %45, 3*/
if ((lpm_mult_reverse_decorr_53_54_en == 1'd1))
begin
reverse_decorr_53_54_stage0_reg <= (reverse_decorr_36_45_reg * 32'd3);
end
end
always @(*) begin
lpm_mult_reverse_decorr_53_58_en = (memory_controller_waitrequest == 1'd0);
end
always @(posedge clk) begin
/* reverse_decorr: %53*/
/*   %58 = mul nsw i32 %38, 3*/
if ((lpm_mult_reverse_decorr_53_58_en == 1'd1))
begin
reverse_decorr_53_58_stage0_reg <= (reverse_decorr_36_38_reg * 32'd3);
end
end
always @(posedge clk) begin
if ((cur_state == LEGUP_0))
begin
finish <= 1'd0;
if (reset == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
end
/* reverse_decorr: %.loopexit*/
/*   ret void*/
if ((cur_state == LEGUP_F_reverse_decorr_BB__loopexit_38))
begin
finish <= (memory_controller_waitrequest == 1'd0);
if (reset == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
end
end
always @(*) begin
memory_controller_enable_a = 1'd0;
if ((cur_state == LEGUP_0))
begin
memory_controller_enable_a = 1'd0;
end
/* reverse_decorr: %0*/
/*   %2 = load i32* %1, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_0_1))
begin
memory_controller_enable_a = 1'd1;
end
/* reverse_decorr: %4*/
/*   %9 = load i32* %8, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_4_6))
begin
memory_controller_enable_a = 1'd1;
end
/* reverse_decorr: %10*/
/*   %16 = load i32** %15, align 4, !tbaa !3*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_9))
begin
memory_controller_enable_a = 1'd1;
end
/* reverse_decorr: %10*/
/*   %17 = load i32* %16, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_11))
begin
memory_controller_enable_a = 1'd1;
end
/* reverse_decorr: %22*/
/*   %29 = load i32** %28, align 4, !tbaa !3*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_14))
begin
memory_controller_enable_a = 1'd1;
end
/* reverse_decorr: %22*/
/*   %30 = load i32* %29, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_16))
begin
memory_controller_enable_a = 1'd1;
end
/* reverse_decorr: %36*/
/*   %40 = load i32* %37, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_21))
begin
memory_controller_enable_a = 1'd1;
end
/* reverse_decorr: %36*/
/*   store i32 %40, i32* %41, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_23))
begin
memory_controller_enable_a = 1'd1;
end
/* reverse_decorr: %36*/
/*   store i32 %sam_A.0.in, i32* %8, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_24))
begin
memory_controller_enable_a = 1'd1;
end
/* reverse_decorr: %36*/
/*   store i32 %38, i32* %37, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_25))
begin
memory_controller_enable_a = 1'd1;
end
/* reverse_decorr: %36*/
/*   %45 = load i32* %8, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_26))
begin
memory_controller_enable_a = 1'd1;
end
/* reverse_decorr: %46*/
/*   %51 = load i32* %41, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_46_29))
begin
memory_controller_enable_a = 1'd1;
end
/* reverse_decorr: %53*/
/*   %59 = load i32* %41, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_53_32))
begin
memory_controller_enable_a = 1'd1;
end
/* reverse_decorr: %62*/
/*   store i32 %sam_B.1.in, i32* %41, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_62_36))
begin
memory_controller_enable_a = 1'd1;
end
end
always @(*) begin
memory_controller_address_a = 1'd0;
if ((cur_state == LEGUP_0))
begin
memory_controller_address_a = 1'd0;
end
/* reverse_decorr: %0*/
/*   %2 = load i32* %1, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_0_1))
begin
memory_controller_address_a = reverse_decorr_0_1;
end
/* reverse_decorr: %4*/
/*   %9 = load i32* %8, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_4_6))
begin
memory_controller_address_a = reverse_decorr_4_8;
end
/* reverse_decorr: %10*/
/*   %16 = load i32** %15, align 4, !tbaa !3*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_9))
begin
memory_controller_address_a = reverse_decorr_10_15;
end
/* reverse_decorr: %10*/
/*   %17 = load i32* %16, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_11))
begin
memory_controller_address_a = reverse_decorr_10_16;
end
/* reverse_decorr: %22*/
/*   %29 = load i32** %28, align 4, !tbaa !3*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_14))
begin
memory_controller_address_a = reverse_decorr_22_28;
end
/* reverse_decorr: %22*/
/*   %30 = load i32* %29, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_16))
begin
memory_controller_address_a = reverse_decorr_22_29;
end
/* reverse_decorr: %36*/
/*   %40 = load i32* %37, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_21))
begin
memory_controller_address_a = reverse_decorr_36_37_reg;
end
/* reverse_decorr: %36*/
/*   store i32 %40, i32* %41, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_23))
begin
memory_controller_address_a = reverse_decorr_36_41_reg;
end
/* reverse_decorr: %36*/
/*   store i32 %sam_A.0.in, i32* %8, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_24))
begin
memory_controller_address_a = reverse_decorr_4_8_reg;
end
/* reverse_decorr: %36*/
/*   store i32 %38, i32* %37, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_25))
begin
memory_controller_address_a = reverse_decorr_36_37_reg;
end
/* reverse_decorr: %36*/
/*   %45 = load i32* %8, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_26))
begin
memory_controller_address_a = reverse_decorr_4_8_reg;
end
/* reverse_decorr: %46*/
/*   %51 = load i32* %41, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_46_29))
begin
memory_controller_address_a = reverse_decorr_36_41_reg;
end
/* reverse_decorr: %53*/
/*   %59 = load i32* %41, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_53_32))
begin
memory_controller_address_a = reverse_decorr_36_41_reg;
end
/* reverse_decorr: %62*/
/*   store i32 %sam_B.1.in, i32* %41, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_62_36))
begin
memory_controller_address_a = reverse_decorr_36_41_reg;
end
end
always @(*) begin
memory_controller_write_enable_a = 1'd0;
if ((cur_state == LEGUP_0))
begin
memory_controller_write_enable_a = 1'd0;
end
/* reverse_decorr: %0*/
/*   %2 = load i32* %1, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_0_1))
begin
memory_controller_write_enable_a = 1'd0;
end
/* reverse_decorr: %4*/
/*   %9 = load i32* %8, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_4_6))
begin
memory_controller_write_enable_a = 1'd0;
end
/* reverse_decorr: %10*/
/*   %16 = load i32** %15, align 4, !tbaa !3*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_9))
begin
memory_controller_write_enable_a = 1'd0;
end
/* reverse_decorr: %10*/
/*   %17 = load i32* %16, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_11))
begin
memory_controller_write_enable_a = 1'd0;
end
/* reverse_decorr: %22*/
/*   %29 = load i32** %28, align 4, !tbaa !3*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_14))
begin
memory_controller_write_enable_a = 1'd0;
end
/* reverse_decorr: %22*/
/*   %30 = load i32* %29, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_16))
begin
memory_controller_write_enable_a = 1'd0;
end
/* reverse_decorr: %36*/
/*   %40 = load i32* %37, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_21))
begin
memory_controller_write_enable_a = 1'd0;
end
/* reverse_decorr: %36*/
/*   store i32 %40, i32* %41, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_23))
begin
memory_controller_write_enable_a = 1'd1;
end
/* reverse_decorr: %36*/
/*   store i32 %sam_A.0.in, i32* %8, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_24))
begin
memory_controller_write_enable_a = 1'd1;
end
/* reverse_decorr: %36*/
/*   store i32 %38, i32* %37, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_25))
begin
memory_controller_write_enable_a = 1'd1;
end
/* reverse_decorr: %36*/
/*   %45 = load i32* %8, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_26))
begin
memory_controller_write_enable_a = 1'd0;
end
/* reverse_decorr: %46*/
/*   %51 = load i32* %41, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_46_29))
begin
memory_controller_write_enable_a = 1'd0;
end
/* reverse_decorr: %53*/
/*   %59 = load i32* %41, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_53_32))
begin
memory_controller_write_enable_a = 1'd0;
end
/* reverse_decorr: %62*/
/*   store i32 %sam_B.1.in, i32* %41, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_62_36))
begin
memory_controller_write_enable_a = 1'd1;
end
end
always @(*) begin
memory_controller_in_a = 1'd0;
if ((cur_state == LEGUP_0))
begin
memory_controller_in_a = 1'd0;
end
/* reverse_decorr: %36*/
/*   store i32 %40, i32* %41, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_23))
begin
memory_controller_in_a = reverse_decorr_36_40;
end
/* reverse_decorr: %36*/
/*   store i32 %sam_A.0.in, i32* %8, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_24))
begin
memory_controller_in_a = reverse_decorr_36_sam_A_0_in_reg;
end
/* reverse_decorr: %36*/
/*   store i32 %38, i32* %37, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_25))
begin
memory_controller_in_a = reverse_decorr_36_38_reg;
end
/* reverse_decorr: %62*/
/*   store i32 %sam_B.1.in, i32* %41, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_62_36))
begin
memory_controller_in_a = reverse_decorr_62_sam_B_1_in_reg;
end
end
always @(*) begin
memory_controller_size_a = 1'd0;
if ((cur_state == LEGUP_0))
begin
memory_controller_size_a = 1'd0;
end
/* reverse_decorr: %0*/
/*   %2 = load i32* %1, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_0_1))
begin
memory_controller_size_a = 2'd2;
end
/* reverse_decorr: %4*/
/*   %9 = load i32* %8, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_4_6))
begin
memory_controller_size_a = 2'd2;
end
/* reverse_decorr: %10*/
/*   %16 = load i32** %15, align 4, !tbaa !3*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_9))
begin
memory_controller_size_a = 2'd2;
end
/* reverse_decorr: %10*/
/*   %17 = load i32* %16, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_11))
begin
memory_controller_size_a = 2'd2;
end
/* reverse_decorr: %22*/
/*   %29 = load i32** %28, align 4, !tbaa !3*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_14))
begin
memory_controller_size_a = 2'd2;
end
/* reverse_decorr: %22*/
/*   %30 = load i32* %29, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_16))
begin
memory_controller_size_a = 2'd2;
end
/* reverse_decorr: %36*/
/*   %40 = load i32* %37, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_21))
begin
memory_controller_size_a = 2'd2;
end
/* reverse_decorr: %36*/
/*   store i32 %40, i32* %41, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_23))
begin
memory_controller_size_a = 2'd2;
end
/* reverse_decorr: %36*/
/*   store i32 %sam_A.0.in, i32* %8, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_24))
begin
memory_controller_size_a = 2'd2;
end
/* reverse_decorr: %36*/
/*   store i32 %38, i32* %37, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_25))
begin
memory_controller_size_a = 2'd2;
end
/* reverse_decorr: %36*/
/*   %45 = load i32* %8, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_26))
begin
memory_controller_size_a = 2'd2;
end
/* reverse_decorr: %46*/
/*   %51 = load i32* %41, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_46_29))
begin
memory_controller_size_a = 2'd2;
end
/* reverse_decorr: %53*/
/*   %59 = load i32* %41, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_53_32))
begin
memory_controller_size_a = 2'd2;
end
/* reverse_decorr: %62*/
/*   store i32 %sam_B.1.in, i32* %41, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_62_36))
begin
memory_controller_size_a = 2'd2;
end
end
always @(*) begin
memory_controller_enable_b = 1'd0;
if ((cur_state == LEGUP_0))
begin
memory_controller_enable_b = 1'd0;
end
/* reverse_decorr: %4*/
/*   %8 = load i32** %7, align 4, !tbaa !3*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_4_4))
begin
memory_controller_enable_b = 1'd1;
end
/* reverse_decorr: %10*/
/*   %13 = load i32* %12, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_9))
begin
memory_controller_enable_b = 1'd1;
end
/* reverse_decorr: %10*/
/*   %20 = load i32* %19, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_11))
begin
memory_controller_enable_b = 1'd1;
end
/* reverse_decorr: %22*/
/*   %25 = load i32* %24, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_15))
begin
memory_controller_enable_b = 1'd1;
end
/* reverse_decorr: %22*/
/*   %33 = load i32* %32, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_17))
begin
memory_controller_enable_b = 1'd1;
end
/* reverse_decorr: %36*/
/*   store i32 %9, i32* %39, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_20))
begin
memory_controller_enable_b = 1'd1;
end
/* reverse_decorr: %36*/
/*   %42 = load i32* %1, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_26))
begin
memory_controller_enable_b = 1'd1;
end
/* reverse_decorr: %46*/
/*   %48 = load i32* %39, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_46_29))
begin
memory_controller_enable_b = 1'd1;
end
/* reverse_decorr: %53*/
/*   %55 = load i32* %39, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_53_32))
begin
memory_controller_enable_b = 1'd1;
end
/* reverse_decorr: %62*/
/*   store i32 %sam_A.1.in, i32* %39, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_62_35))
begin
memory_controller_enable_b = 1'd1;
end
end
always @(*) begin
memory_controller_address_b = 1'd0;
if ((cur_state == LEGUP_0))
begin
memory_controller_address_b = 1'd0;
end
/* reverse_decorr: %4*/
/*   %8 = load i32** %7, align 4, !tbaa !3*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_4_4))
begin
memory_controller_address_b = reverse_decorr_4_7;
end
/* reverse_decorr: %10*/
/*   %13 = load i32* %12, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_9))
begin
memory_controller_address_b = reverse_decorr_10_12;
end
/* reverse_decorr: %10*/
/*   %20 = load i32* %19, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_11))
begin
memory_controller_address_b = reverse_decorr_10_19;
end
/* reverse_decorr: %22*/
/*   %25 = load i32* %24, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_15))
begin
memory_controller_address_b = reverse_decorr_22_24_reg;
end
/* reverse_decorr: %22*/
/*   %33 = load i32* %32, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_17))
begin
memory_controller_address_b = reverse_decorr_22_32_reg;
end
/* reverse_decorr: %36*/
/*   store i32 %9, i32* %39, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_20))
begin
memory_controller_address_b = reverse_decorr_36_39;
end
/* reverse_decorr: %36*/
/*   %42 = load i32* %1, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_26))
begin
memory_controller_address_b = reverse_decorr_0_1_reg;
end
/* reverse_decorr: %46*/
/*   %48 = load i32* %39, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_46_29))
begin
memory_controller_address_b = reverse_decorr_36_39_reg;
end
/* reverse_decorr: %53*/
/*   %55 = load i32* %39, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_53_32))
begin
memory_controller_address_b = reverse_decorr_36_39_reg;
end
/* reverse_decorr: %62*/
/*   store i32 %sam_A.1.in, i32* %39, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_62_35))
begin
memory_controller_address_b = reverse_decorr_36_39_reg;
end
end
always @(*) begin
memory_controller_write_enable_b = 1'd0;
if ((cur_state == LEGUP_0))
begin
memory_controller_write_enable_b = 1'd0;
end
/* reverse_decorr: %4*/
/*   %8 = load i32** %7, align 4, !tbaa !3*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_4_4))
begin
memory_controller_write_enable_b = 1'd0;
end
/* reverse_decorr: %10*/
/*   %13 = load i32* %12, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_9))
begin
memory_controller_write_enable_b = 1'd0;
end
/* reverse_decorr: %10*/
/*   %20 = load i32* %19, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_11))
begin
memory_controller_write_enable_b = 1'd0;
end
/* reverse_decorr: %22*/
/*   %25 = load i32* %24, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_15))
begin
memory_controller_write_enable_b = 1'd0;
end
/* reverse_decorr: %22*/
/*   %33 = load i32* %32, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_17))
begin
memory_controller_write_enable_b = 1'd0;
end
/* reverse_decorr: %36*/
/*   store i32 %9, i32* %39, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_20))
begin
memory_controller_write_enable_b = 1'd1;
end
/* reverse_decorr: %36*/
/*   %42 = load i32* %1, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_26))
begin
memory_controller_write_enable_b = 1'd0;
end
/* reverse_decorr: %46*/
/*   %48 = load i32* %39, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_46_29))
begin
memory_controller_write_enable_b = 1'd0;
end
/* reverse_decorr: %53*/
/*   %55 = load i32* %39, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_53_32))
begin
memory_controller_write_enable_b = 1'd0;
end
/* reverse_decorr: %62*/
/*   store i32 %sam_A.1.in, i32* %39, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_62_35))
begin
memory_controller_write_enable_b = 1'd1;
end
end
always @(*) begin
memory_controller_in_b = 1'd0;
if ((cur_state == LEGUP_0))
begin
memory_controller_in_b = 1'd0;
end
/* reverse_decorr: %36*/
/*   store i32 %9, i32* %39, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_20))
begin
memory_controller_in_b = reverse_decorr_4_9_reg;
end
/* reverse_decorr: %62*/
/*   store i32 %sam_A.1.in, i32* %39, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_62_35))
begin
memory_controller_in_b = reverse_decorr_62_sam_A_1_in_reg;
end
end
always @(*) begin
memory_controller_size_b = 1'd0;
if ((cur_state == LEGUP_0))
begin
memory_controller_size_b = 1'd0;
end
/* reverse_decorr: %4*/
/*   %8 = load i32** %7, align 4, !tbaa !3*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_4_4))
begin
memory_controller_size_b = 2'd2;
end
/* reverse_decorr: %10*/
/*   %13 = load i32* %12, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_9))
begin
memory_controller_size_b = 2'd2;
end
/* reverse_decorr: %10*/
/*   %20 = load i32* %19, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_10_11))
begin
memory_controller_size_b = 2'd2;
end
/* reverse_decorr: %22*/
/*   %25 = load i32* %24, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_15))
begin
memory_controller_size_b = 2'd2;
end
/* reverse_decorr: %22*/
/*   %33 = load i32* %32, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_22_17))
begin
memory_controller_size_b = 2'd2;
end
/* reverse_decorr: %36*/
/*   store i32 %9, i32* %39, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_20))
begin
memory_controller_size_b = 2'd2;
end
/* reverse_decorr: %36*/
/*   %42 = load i32* %1, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_36_26))
begin
memory_controller_size_b = 2'd2;
end
/* reverse_decorr: %46*/
/*   %48 = load i32* %39, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_46_29))
begin
memory_controller_size_b = 2'd2;
end
/* reverse_decorr: %53*/
/*   %55 = load i32* %39, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_53_32))
begin
memory_controller_size_b = 2'd2;
end
/* reverse_decorr: %62*/
/*   store i32 %sam_A.1.in, i32* %39, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_reverse_decorr_BB_62_35))
begin
memory_controller_size_b = 2'd2;
end
end

endmodule 
`timescale 1 ns / 1 ns
module main
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	memory_controller_waitrequest,
	return_val
);

parameter [1:0] LEGUP_0 = 2'd0;
parameter [1:0] LEGUP_F_main_BB_0_1 = 2'd1;
parameter [1:0] LEGUP_F_main_BB_0_3 = 2'd3;
parameter [1:0] LEGUP_function_call_2 = 2'd2;

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
input  memory_controller_waitrequest;
output reg [31:0] return_val;
reg [1:0] cur_state;
reg  reverse_decorr_start;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_arg_dpp;
wire  reverse_decorr_memory_controller_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_memory_controller_address_a;
wire  reverse_decorr_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] reverse_decorr_memory_controller_in_a;
reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] reverse_decorr_memory_controller_out_a;
wire [1:0] reverse_decorr_memory_controller_size_a;
wire  reverse_decorr_memory_controller_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] reverse_decorr_memory_controller_address_b;
wire  reverse_decorr_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] reverse_decorr_memory_controller_in_b;
reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] reverse_decorr_memory_controller_out_b;
wire [1:0] reverse_decorr_memory_controller_size_b;
reg  reverse_decorr_memory_controller_waitrequest;
wire  reverse_decorr_finish;
reg  reverse_decorr_finish_final;
reg  legup_function_call;
wire [15:0] legup_pthreadpoll_threadID;


reverse_decorr reverse_decorr_inst (
	.memory_controller_enable_a (reverse_decorr_memory_controller_enable_a),
	.memory_controller_address_a (reverse_decorr_memory_controller_address_a),
	.memory_controller_write_enable_a (reverse_decorr_memory_controller_write_enable_a),
	.memory_controller_in_a (reverse_decorr_memory_controller_in_a),
	.memory_controller_size_a (reverse_decorr_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (reverse_decorr_memory_controller_enable_b),
	.memory_controller_address_b (reverse_decorr_memory_controller_address_b),
	.memory_controller_write_enable_b (reverse_decorr_memory_controller_write_enable_b),
	.memory_controller_in_b (reverse_decorr_memory_controller_in_b),
	.memory_controller_size_b (reverse_decorr_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (reverse_decorr_start),
	.finish (reverse_decorr_finish),
	.arg_dpp (reverse_decorr_arg_dpp)
);


// Local Rams


always @(posedge clk) begin
if (((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_0;
if (reset == 1'b0 && ^(LEGUP_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd0)) & (start == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_0_1;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_0_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd0)) & (start == 1'd0)))
begin
cur_state <= LEGUP_0;
if (reset == 1'b0 && ^(LEGUP_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_0_1;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_0_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_function_call_2;
if (reset == 1'b0 && ^(LEGUP_function_call_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_function_call_2) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_function_call_2;
if (reset == 1'b0 && ^(LEGUP_function_call_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_function_call_2) & (memory_controller_waitrequest == 1'd0)) & (reverse_decorr_finish_final == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_0_3;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_0_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_function_call_2) & (memory_controller_waitrequest == 1'd0)) & (reverse_decorr_finish_final == 1'd0)))
begin
cur_state <= LEGUP_function_call_2;
if (reset == 1'b0 && ^(LEGUP_function_call_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_0_3) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_0_3;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_0_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_0_3) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_0;
if (reset == 1'b0 && ^(LEGUP_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((reset == 1'd1))
begin
cur_state <= 2'd0;
if (reset == 1'b0 && ^(2'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
end
always @(posedge clk) begin
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
reverse_decorr_start <= 1'd1;
if (reset == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_start"); $finish; end
end
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_function_call_2))
begin
reverse_decorr_start <= 1'd0;
if (reset == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_start"); $finish; end
end
end
always @(posedge clk) begin
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
reverse_decorr_arg_dpp <= 0;
if (reset == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to reverse_decorr_arg_dpp"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
begin
reverse_decorr_memory_controller_out_a = memory_controller_out_a;
end
end
always @(*) begin
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
begin
reverse_decorr_memory_controller_out_b = memory_controller_out_b;
end
end
always @(*) begin
reverse_decorr_memory_controller_waitrequest = memory_controller_waitrequest;
end
always @(*) begin
reverse_decorr_finish_final = reverse_decorr_finish;
end
always @(*) begin
legup_function_call = 1'd0;
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_function_call_2))
begin
legup_function_call = 1'd1;
end
end
always @(posedge clk) begin
if ((cur_state == LEGUP_0))
begin
finish <= 1'd0;
if (reset == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
end
/* main: %0*/
/*   ret i32 0*/
if ((cur_state == LEGUP_F_main_BB_0_3))
begin
finish <= (memory_controller_waitrequest == 1'd0);
if (reset == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
end
end
always @(*) begin
memory_controller_enable_a = 1'd0;
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_function_call_2))
begin
memory_controller_enable_a = reverse_decorr_memory_controller_enable_a;
end
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_function_call_2))
begin
memory_controller_enable_a = reverse_decorr_memory_controller_enable_a;
end
end
always @(*) begin
memory_controller_address_a = 1'd0;
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_function_call_2))
begin
memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = reverse_decorr_memory_controller_address_a;
end
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_function_call_2))
begin
memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = reverse_decorr_memory_controller_address_a;
end
end
always @(*) begin
memory_controller_write_enable_a = 1'd0;
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_function_call_2))
begin
memory_controller_write_enable_a = reverse_decorr_memory_controller_write_enable_a;
end
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_function_call_2))
begin
memory_controller_write_enable_a = reverse_decorr_memory_controller_write_enable_a;
end
end
always @(*) begin
memory_controller_in_a = 1'd0;
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_function_call_2))
begin
memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = reverse_decorr_memory_controller_in_a;
end
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_function_call_2))
begin
memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = reverse_decorr_memory_controller_in_a;
end
end
always @(*) begin
memory_controller_size_a = 1'd0;
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_function_call_2))
begin
memory_controller_size_a[1:0] = reverse_decorr_memory_controller_size_a;
end
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_function_call_2))
begin
memory_controller_size_a[1:0] = reverse_decorr_memory_controller_size_a;
end
end
always @(*) begin
memory_controller_enable_b = 1'd0;
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_function_call_2))
begin
memory_controller_enable_b = reverse_decorr_memory_controller_enable_b;
end
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_function_call_2))
begin
memory_controller_enable_b = reverse_decorr_memory_controller_enable_b;
end
end
always @(*) begin
memory_controller_address_b = 1'd0;
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_function_call_2))
begin
memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = reverse_decorr_memory_controller_address_b;
end
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_function_call_2))
begin
memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = reverse_decorr_memory_controller_address_b;
end
end
always @(*) begin
memory_controller_write_enable_b = 1'd0;
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_function_call_2))
begin
memory_controller_write_enable_b = reverse_decorr_memory_controller_write_enable_b;
end
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_function_call_2))
begin
memory_controller_write_enable_b = reverse_decorr_memory_controller_write_enable_b;
end
end
always @(*) begin
memory_controller_in_b = 1'd0;
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_function_call_2))
begin
memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = reverse_decorr_memory_controller_in_b;
end
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_function_call_2))
begin
memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = reverse_decorr_memory_controller_in_b;
end
end
always @(*) begin
memory_controller_size_b = 1'd0;
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_function_call_2))
begin
memory_controller_size_b[1:0] = reverse_decorr_memory_controller_size_b;
end
/* main: %0*/
/*   tail call void @reverse_decorr(%struct.Decorr* undef)*/
if ((cur_state == LEGUP_function_call_2))
begin
memory_controller_size_b[1:0] = reverse_decorr_memory_controller_size_b;
end
end
always @(posedge clk) begin
if ((cur_state == LEGUP_0))
begin
return_val <= 0;
if (reset == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
end
/* main: %0*/
/*   ret i32 0*/
if ((cur_state == LEGUP_F_main_BB_0_3))
begin
return_val <= 32'd0;
if (reset == 1'b0 && ^(32'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
end
end

endmodule 
module ram_dual_port
(
	clk,
	address_a,
	address_b,
	wren_a,
	wren_b,
	data_a,
	data_b,
	byteena_a,
	byteena_b,
	q_a,
	q_b
);

parameter  width_a = 1'd0;
parameter  width_b = 1'd0;
parameter  widthad_a = 1'd0;
parameter  widthad_b = 1'd0;
parameter  numwords_a = 1'd0;
parameter  numwords_b = 1'd0;
parameter  init_file = "UNUSED.mif";
parameter  width_be_a = 1'd0;
parameter  width_be_b = 1'd0;
parameter  latency = 1;

input  clk;
input [(widthad_a-1):0] address_a;
input [(widthad_b-1):0] address_b;
output wire [(width_a-1):0] q_a;
output wire [(width_b-1):0] q_b;
reg [(width_a-1):0] q_a_wire;
reg [(width_b-1):0] q_b_wire;
input  wren_a;
input  wren_b;
input [(width_a-1):0] data_a;
input [(width_b-1):0] data_b;
// byte enable is unsupported by inferred RAMs
input [width_be_a-1:0] byteena_a;
input [width_be_b-1:0] byteena_b;

(* ramstyle = "no_rw_check", ram_init_file = init_file *) reg [width_a-1:0] ram[numwords_a-1:0];

/* synthesis translate_off */
integer i;
ALTERA_MF_MEMORY_INITIALIZATION mem ();
reg [8*256:1] ram_ver_file;
initial begin
	if (init_file == "UNUSED.mif")
    begin
		for (i = 0; i < numwords_a; i = i + 1)
			ram[i] = 0;
    end
	else
    begin
        // modelsim can't read .mif files directly. So use Altera function to
        // convert them to .ver files
        mem.convert_to_ver_file(init_file, width_a, ram_ver_file);
        $readmemh(ram_ver_file, ram);
    end
end
/* synthesis translate_on */

always @ (posedge clk)
begin // Port A
if (wren_a)
begin
    ram[address_a] <= data_a;
    q_a_wire <= {width_a{1'bX}};
end
else
    q_a_wire <= ram[address_a];
end
always @ (posedge clk)
begin // Port b
if (wren_b)
begin
    ram[address_b] <= data_b;
    q_b_wire <= {width_b{1'bX}};
end
else
    q_b_wire <= ram[address_b];
end



integer j;
reg [(width_a-1):0] q_a_reg[latency:1], q_b_reg[latency:1];

always @(*)
begin
   q_a_reg[1] <= q_a_wire;
   q_b_reg[1] <= q_b_wire;
end

always @(posedge clk)
begin
   for (j = 1; j < latency; j=j+1)
   begin
       q_a_reg[j+1] <= q_a_reg[j];
       q_b_reg[j+1] <= q_b_reg[j];
   end
end

assign q_a = q_a_reg[latency];
assign q_b = q_b_reg[latency];


endmodule
module rom_dual_port
(
	clk,
	address_a,
	address_b,
	q_a,
	q_b
);

parameter  width_a = 1'd0;
parameter  width_b = 1'd0;
parameter  widthad_a = 1'd0;
parameter  widthad_b = 1'd0;
parameter  numwords_a = 1'd0;
parameter  numwords_b = 1'd0;
parameter  init_file = "UNUSED.mif";
parameter  latency = 1;

input  clk;
input [(widthad_a-1):0] address_a;
input [(widthad_b-1):0] address_b;
output wire [(width_a-1):0] q_a;
output wire [(width_b-1):0] q_b;
reg [(width_a-1):0] q_a_wire;
reg [(width_b-1):0] q_b_wire;

(* ramstyle = "no_rw_check", ram_init_file = init_file *) reg [width_a-1:0] ram[numwords_a-1:0];

/* synthesis translate_off */
integer i;
ALTERA_MF_MEMORY_INITIALIZATION mem ();
reg [8*256:1] ram_ver_file;
initial begin
	if (init_file == "UNUSED.mif")
    begin
		for (i = 0; i < numwords_a; i = i + 1)
			ram[i] = 0;
    end
	else
    begin
        // modelsim can't read .mif files directly. So use Altera function to
        // convert them to .ver files
        mem.convert_to_ver_file(init_file, width_a, ram_ver_file);
        $readmemh(ram_ver_file, ram);
    end
end
/* synthesis translate_on */

always @ (posedge clk)
begin
    q_a_wire <= ram[address_a];
    q_b_wire <= ram[address_b];
end



integer j;
reg [(width_a-1):0] q_a_reg[latency:1], q_b_reg[latency:1];

always @(*)
begin
   q_a_reg[1] <= q_a_wire;
   q_b_reg[1] <= q_b_wire;
end

always @(posedge clk)
begin
   for (j = 1; j < latency; j=j+1)
   begin
       q_a_reg[j+1] <= q_a_reg[j];
       q_b_reg[j+1] <= q_b_reg[j];
   end
end

assign q_a = q_a_reg[latency];
assign q_b = q_b_reg[latency];


endmodule
module de2 (CLOCK_50, KEY, SW, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7, LEDG);
    input CLOCK_50;
    output [7:0] LEDG;
    input [3:0] KEY;
    input [17:0] SW;
    output [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7;

    wire clk = CLOCK_50;
    wire reset = ~KEY[0];
    wire go = ~KEY[1];

    wire  start;
    wire [31:0] return_val;
    wire  finish;

    reg [31:0] return_val_reg;
    
	reg [3:0] hex0, hex1, hex2, hex3, hex4, hex5, hex6, hex7;
	always @ (*) begin
		hex7 <= return_val_reg[31:28];
		hex6 <= return_val_reg[27:24];
		hex5 <= return_val_reg[23:20];
		hex4 <= return_val_reg[19:16];
		hex3 <= return_val_reg[15:12];
		hex2 <= return_val_reg[11:8];
		hex1 <= return_val_reg[7:4];
		hex0 <= return_val_reg[3:0];
	end

    hex_digits h7( .x(hex7), .hex_LEDs(HEX7));
    hex_digits h6( .x(hex6), .hex_LEDs(HEX6));
    hex_digits h5( .x(hex5), .hex_LEDs(HEX5));
    hex_digits h4( .x(hex4), .hex_LEDs(HEX4));
    hex_digits h3( .x(hex3), .hex_LEDs(HEX3));
    hex_digits h2( .x(hex2), .hex_LEDs(HEX2));
    hex_digits h1( .x(hex1), .hex_LEDs(HEX1));
    hex_digits h0( .x(hex0), .hex_LEDs(HEX0));


    top top_inst (
        .clk (clk),
        .reset (reset),
        .start (start),
        .finish (finish),
        .return_val (return_val)
    );

    parameter s_WAIT = 3'b001, s_START = 3'b010, s_EXE = 3'b011,
                s_DONE = 3'b100;

    // state registers
    reg [3:0] y_Q, Y_D;

    assign LEDG[3:0] = y_Q;

    // next state
    always @(*)
    begin
        case (y_Q)
            s_WAIT: if (go) Y_D = s_START; else Y_D = y_Q;

            s_START: Y_D = s_EXE;

            s_EXE: if (!finish) Y_D = s_EXE; else Y_D = s_DONE;

            s_DONE: Y_D = s_DONE;

            default: Y_D = 3'bxxx;
        endcase
    end

    // current state
    always @(posedge clk)
    begin
        if (reset) // synchronous clear
            y_Q <= s_WAIT;
        else
            y_Q <= Y_D;
    end

    always @(posedge clk)
        if (y_Q == s_EXE && finish)
            return_val_reg <= return_val;
        else if (y_Q == s_DONE)
            return_val_reg <= return_val_reg;
        else
            return_val_reg <= 0;


    assign start = (y_Q == s_START);
endmodule

module de4 (
	OSC_50_BANK2,
    BUTTON,
    LED,
	SEG0_D,
	SEG1_D
);
    input OSC_50_BANK2;
    input [1:0] BUTTON;
    output [6:0] SEG0_D;
    output [6:0] SEG1_D;
    output [7:0] LED;

    de2 de2_inst (
        .CLOCK_50 (OSC_50_BANK2),
        .LEDG (LED),
        .KEY (BUTTON),
        .SW (),
        .HEX0 (SEG0_D),
        .HEX1 (SEG1_D),
        .HEX2 (),
        .HEX3 (),
        .HEX4 (),
        .HEX5 (),
        .HEX6 (),
        .HEX7 ()
    );

endmodule
module hex_digits(x, hex_LEDs);
    input [3:0] x;
    output [6:0] hex_LEDs;
    
    assign hex_LEDs[0] = (~x[3] & ~x[2] & ~x[1] & x[0]) |
                            (~x[3] & x[2] & ~x[1] & ~x[0]) |
                            (x[3] & x[2] & ~x[1] & x[0]) |
                            (x[3] & ~x[2] & x[1] & x[0]);
    assign hex_LEDs[1] = (~x[3] & x[2] & ~x[1] & x[0]) |
                            (x[3] & x[1] & x[0]) |
                            (x[3] & x[2] & ~x[0]) |
                            (x[2] & x[1] & ~x[0]);
    assign hex_LEDs[2] = (x[3] & x[2] & ~x[0]) |
                            (x[3] & x[2] & x[1]) |
                            (~x[3] & ~x[2] & x[1] & ~x[0]);
    assign hex_LEDs[3] = (~x[3] & ~x[2] & ~x[1] & x[0]) | 
                            (~x[3] & x[2] & ~x[1] & ~x[0]) | 
                            (x[2] & x[1] & x[0]) | 
                            (x[3] & ~x[2] & x[1] & ~x[0]);
    assign hex_LEDs[4] = (~x[3] & x[0]) |
                            (~x[3] & x[2] & ~x[1]) |
                            (~x[2] & ~x[1] & x[0]);
    assign hex_LEDs[5] = (~x[3] & ~x[2] & x[0]) | 
                            (~x[3] & ~x[2] & x[1]) | 
                            (~x[3] & x[1] & x[0]) | 
                            (x[3] & x[2] & ~x[1] & x[0]);
    assign hex_LEDs[6] = (~x[3] & ~x[2] & ~x[1]) | 
                            (x[3] & x[2] & ~x[1] & ~x[0]) | 
                            (~x[3] & x[2] & x[1] & x[0]);
    
endmodule
`timescale 1 ns / 1 ns
module main_tb
(
);

reg  clk;
reg  reset;
reg  start;
wire [31:0] return_val;
wire  finish;


top top_inst (
	.clk (clk),
	.reset (reset),
	.start (start),
	.finish (finish),
	.return_val (return_val)
);


// Local Rams



initial 
    clk = 0;
always @(clk)
    clk <= #10 ~clk;

initial begin
//$monitor("At t=%t clk=%b %b %b %b %d", $time, clk, reset, start, finish, return_val);
@(negedge clk);
reset <= 1;
@(negedge clk);
reset <= 0;
start <= 1;

end

always@(finish) begin
    if (finish == 1) begin
        $display("At t=%t clk=%b finish=%b return_val=%d", $time, clk, finish, return_val);
        $display("Cycles: %d", ($time-50)/20);
        $finish;
    end
end

endmodule 
