module top_module(
	output one
);

	// Drive the output with logic high
	assign one = 1'b1;

endmodule
