#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar  5 20:32:14 2020
# Process ID: 15780
# Current directory: D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Xilinx/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 531.555 ; gain = 31.309
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20032 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.141 ; gain = 233.617
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:31]
INFO: [Synth 8-3491] module 'design_1' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:1812' bound to instance 'design_1_i' of component 'design_1' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:97]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:1849]
INFO: [Synth 8-3491] module 'design_1_PmodMTDS_0_2' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_PmodMTDS_0_2_stub.vhdl:5' bound to instance 'PmodMTDS_0' of component 'design_1_PmodMTDS_0_2' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:2269]
INFO: [Synth 8-638] synthesizing module 'design_1_PmodMTDS_0_2' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_PmodMTDS_0_2_stub.vhdl:90]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'design_1_axi_gpio_0_0' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:2351]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:2375]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_mdm_1_5' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_mdm_1_5_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_5' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:2382]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_5' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_mdm_1_5_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_4' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_microblaze_0_4_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_4' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:2395]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_4' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_microblaze_0_4_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_3' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:1191]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (1#1) [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (2#1) [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (3#1) [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (4#1) [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:360]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:1023]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (5#1) [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:1023]
INFO: [Synth 8-3491] module 'design_1_xbar_3' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_xbar_3_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_3' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:1713]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_3' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_xbar_3_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_3' (6#1) [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:1191]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:444]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_3' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_dlmb_bram_if_cntlr_3_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_3' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:658]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_3' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_dlmb_bram_if_cntlr_3_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_3' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_dlmb_v10_3_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_3' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:712]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_3' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_dlmb_v10_3_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_3' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_ilmb_bram_if_cntlr_3_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_3' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:740]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_3' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_ilmb_bram_if_cntlr_3_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_3' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_ilmb_v10_3_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_3' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:794]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_3' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_ilmb_v10_3_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_3' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_lmb_bram_3_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_3' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:822]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_3' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_lmb_bram_3_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (7#1) [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:444]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_0_100M_4' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_rst_clk_wiz_0_100M_4_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_100M' of component 'design_1_rst_clk_wiz_0_100M_4' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:2576]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_0_100M_4' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/.Xil/Vivado-15780-KomaroKomp/realtime/design_1_rst_clk_wiz_0_100M_4_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_1' (8#1) [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/synth/design_1.vhd:1849]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'ja_pin10_iobuf' of component 'IOBUF' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:128]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (9#1) [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'ja_pin1_iobuf' of component 'IOBUF' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:135]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'ja_pin2_iobuf' of component 'IOBUF' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:142]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'ja_pin3_iobuf' of component 'IOBUF' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:149]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'ja_pin4_iobuf' of component 'IOBUF' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:156]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'ja_pin7_iobuf' of component 'IOBUF' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:163]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'ja_pin8_iobuf' of component 'IOBUF' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:170]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'ja_pin9_iobuf' of component 'IOBUF' [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (10#1) [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:31]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_3 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_3 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_3 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_3 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_3 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_3 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_3 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_3 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_3 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_3 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1179.977 ; gain = 314.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1179.977 ; gain = 314.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1179.977 ; gain = 314.453
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1179.977 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0_1/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0_1/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/design_1_PmodMTDS_0_2/design_1_PmodMTDS_0_2_in_context.xdc] for cell 'design_1_i/PmodMTDS_0'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/design_1_PmodMTDS_0_2/design_1_PmodMTDS_0_2_in_context.xdc] for cell 'design_1_i/PmodMTDS_0'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_4/design_1_microblaze_0_4/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_4/design_1_microblaze_0_4/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_3/design_1_dlmb_v10_3/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_3/design_1_dlmb_v10_3/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_3/design_1_ilmb_v10_3/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_3/design_1_ilmb_v10_3/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_3/design_1_dlmb_bram_if_cntlr_3/design_1_dlmb_bram_if_cntlr_3_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_3/design_1_dlmb_bram_if_cntlr_3/design_1_dlmb_bram_if_cntlr_3_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_3/design_1_ilmb_bram_if_cntlr_3/design_1_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_3/design_1_ilmb_bram_if_cntlr_3/design_1_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_3/design_1_lmb_bram_3/design_1_lmb_bram_3_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_3/design_1_lmb_bram_3/design_1_lmb_bram_3_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_5/design_1_mdm_1_5/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_5/design_1_mdm_1_5/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_4/design_1_rst_clk_wiz_0_100M_4/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_4/design_1_rst_clk_wiz_0_100M_4/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/constrs_1/imports/VHDL/Nexys-Video-Master.xdc]
Finished Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/constrs_1/imports/VHDL/Nexys-Video-Master.xdc]
Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1237.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 1237.992 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1248.816 ; gain = 383.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1248.816 ; gain = 383.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/PmodMTDS_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1248.816 ; gain = 383.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1248.816 ; gain = 383.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_3 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_3 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_3 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_3 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_3 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_3 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_3 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_3 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_3 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_3 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1248.816 ; gain = 383.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1248.816 ; gain = 383.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1248.816 ; gain = 383.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1248.816 ; gain = 383.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1253.246 ; gain = 387.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1253.246 ; gain = 387.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1253.246 ; gain = 387.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1253.246 ; gain = 387.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1253.246 ; gain = 387.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1253.246 ; gain = 387.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_xbar_3               |         1|
|2     |design_1_PmodMTDS_0_2         |         1|
|3     |design_1_axi_gpio_0_0         |         1|
|4     |design_1_clk_wiz_0_0          |         1|
|5     |design_1_mdm_1_5              |         1|
|6     |design_1_microblaze_0_4       |         1|
|7     |design_1_rst_clk_wiz_0_100M_4 |         1|
|8     |design_1_dlmb_bram_if_cntlr_3 |         1|
|9     |design_1_dlmb_v10_3           |         1|
|10    |design_1_ilmb_bram_if_cntlr_3 |         1|
|11    |design_1_ilmb_v10_3           |         1|
|12    |design_1_lmb_bram_3           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |design_1_PmodMTDS_0_2_bbox_0          |     1|
|2     |design_1_axi_gpio_0_0_bbox_1          |     1|
|3     |design_1_clk_wiz_0_0_bbox_2           |     1|
|4     |design_1_dlmb_bram_if_cntlr_3_bbox_6  |     1|
|5     |design_1_dlmb_v10_3_bbox_7            |     1|
|6     |design_1_ilmb_bram_if_cntlr_3_bbox_8  |     1|
|7     |design_1_ilmb_v10_3_bbox_9            |     1|
|8     |design_1_lmb_bram_3_bbox_10           |     1|
|9     |design_1_mdm_1_5_bbox_3               |     1|
|10    |design_1_microblaze_0_4_bbox_4        |     1|
|11    |design_1_rst_clk_wiz_0_100M_4_bbox_11 |     1|
|12    |design_1_xbar_3_bbox_5                |     1|
|13    |IBUF                                  |     9|
|14    |IOBUF                                 |     8|
|15    |OBUF                                  |     8|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1438|
|2     |  design_1_i                  |design_1                              |  1413|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_3    |   485|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1253.246 ; gain = 387.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1253.246 ; gain = 318.883
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1253.246 ; gain = 387.723
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1253.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1274.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1274.922 ; gain = 743.367
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1274.922 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  5 20:33:17 2020...
