/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [2:0] _01_;
  reg [4:0] _02_;
  reg [5:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [5:0] celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire [20:0] celloutsig_0_41z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire [3:0] celloutsig_0_56z;
  wire [3:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_92z;
  wire [11:0] celloutsig_0_97z;
  wire celloutsig_0_98z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = ~celloutsig_0_12z[0];
  assign celloutsig_1_4z = ~celloutsig_1_2z;
  assign celloutsig_0_18z = ~celloutsig_0_5z;
  assign celloutsig_0_21z = ~celloutsig_0_10z;
  assign celloutsig_0_24z = ~celloutsig_0_1z;
  assign celloutsig_0_25z = ~celloutsig_0_6z;
  assign celloutsig_0_9z = celloutsig_0_6z | ~(celloutsig_0_1z);
  assign celloutsig_0_10z = celloutsig_0_3z[1] | ~(celloutsig_0_7z);
  assign celloutsig_1_18z = celloutsig_1_1z | ~(celloutsig_1_8z[11]);
  assign celloutsig_1_19z = celloutsig_1_13z[0] | ~(celloutsig_1_0z);
  assign celloutsig_0_17z = celloutsig_0_7z | ~(celloutsig_0_12z[2]);
  assign celloutsig_0_19z = celloutsig_0_13z | ~(in_data[68]);
  assign celloutsig_0_53z = celloutsig_0_41z[0] | celloutsig_0_2z;
  assign celloutsig_1_7z = celloutsig_1_2z | in_data[146];
  assign celloutsig_0_31z = celloutsig_0_25z | celloutsig_0_10z;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_12z[0], celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_11z };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_13z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 5'h00;
    else _02_ <= celloutsig_0_4z[7:3];
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 6'h00;
    else _03_ <= { celloutsig_0_3z[5], celloutsig_0_17z, celloutsig_0_8z, _01_ };
  assign celloutsig_0_41z = { _01_[2:1], celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_38z, celloutsig_0_5z, _00_, celloutsig_0_16z, celloutsig_0_34z } & { celloutsig_0_4z[8:1], celloutsig_0_25z, celloutsig_0_39z, celloutsig_0_20z };
  assign celloutsig_0_56z = celloutsig_0_20z[6:3] & celloutsig_0_3z[4:1];
  assign celloutsig_0_92z = { _00_[2:0], celloutsig_0_51z, celloutsig_0_2z, celloutsig_0_9z } & celloutsig_0_79z;
  assign celloutsig_1_6z = { in_data[109:108], celloutsig_1_4z } & in_data[117:115];
  assign celloutsig_0_12z = celloutsig_0_3z[4:1] & { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_8z = { in_data[106:98], celloutsig_1_4z, celloutsig_1_6z } & { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_13z = in_data[136:129] & { celloutsig_1_8z[10:4], celloutsig_1_2z };
  assign celloutsig_0_14z = { celloutsig_0_12z[0], celloutsig_0_6z, celloutsig_0_13z } & { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_20z = { celloutsig_0_14z[1], celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z[5:1], celloutsig_0_3z[1], celloutsig_0_1z } & { celloutsig_0_12z[3:2], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_29z = { celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_0z } & { _01_[0], celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_57z = { celloutsig_0_29z[1:0], celloutsig_0_8z, celloutsig_0_55z } % { 1'h1, celloutsig_0_14z[1:0], in_data[0] };
  assign celloutsig_0_79z = { celloutsig_0_16z[3:2], celloutsig_0_60z, celloutsig_0_53z, celloutsig_0_5z, celloutsig_0_25z } % { 1'h1, celloutsig_0_3z[4:1], celloutsig_0_3z[1] };
  assign celloutsig_0_97z = { celloutsig_0_38z, celloutsig_0_10z, celloutsig_0_57z, celloutsig_0_32z[5:2], celloutsig_0_29z[1], celloutsig_0_32z[0] } % { 1'h1, celloutsig_0_92z[3:0], celloutsig_0_56z, celloutsig_0_36z };
  assign celloutsig_0_16z = { celloutsig_0_3z[5:1], celloutsig_0_3z[1] } % { 1'h1, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_33z = { celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_14z } % { 1'h1, in_data[30:27] };
  assign celloutsig_0_36z = { _02_[4:3], celloutsig_0_11z } % { 1'h1, celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_0_60z = | { celloutsig_0_41z[11:6], celloutsig_0_38z };
  assign celloutsig_0_8z = | { celloutsig_0_4z[7:6], celloutsig_0_3z[5:1] };
  assign celloutsig_1_2z = | { celloutsig_1_1z, in_data[103:99] };
  assign celloutsig_0_34z = | celloutsig_0_16z[3:0];
  assign celloutsig_0_39z = ~^ { celloutsig_0_16z[1:0], celloutsig_0_33z, _03_, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_31z };
  assign celloutsig_0_51z = ~^ celloutsig_0_20z[2:0];
  assign celloutsig_0_55z = ~^ { in_data[45:23], celloutsig_0_7z, celloutsig_0_4z[8:1], celloutsig_0_4z[1], celloutsig_0_21z };
  assign celloutsig_1_1z = ~^ in_data[163:148];
  assign celloutsig_0_13z = ~^ { in_data[91:82], celloutsig_0_10z };
  assign celloutsig_0_15z = ~^ { in_data[30:26], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_2z = ~^ { in_data[9], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_0z = ^ in_data[17:10];
  assign celloutsig_0_5z = ^ { celloutsig_0_1z, celloutsig_0_4z[8:1], celloutsig_0_4z[1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_6z = ^ celloutsig_0_4z[6:1];
  assign celloutsig_0_7z = ^ celloutsig_0_4z[4:1];
  assign celloutsig_0_11z = ^ celloutsig_0_3z[5:3];
  assign celloutsig_0_98z = ^ celloutsig_0_20z[10:7];
  assign celloutsig_1_0z = ^ in_data[177:142];
  assign celloutsig_0_1z = ^ { in_data[42:13], celloutsig_0_0z };
  assign celloutsig_0_26z = ^ { celloutsig_0_14z[2], celloutsig_0_15z, celloutsig_0_19z };
  assign { celloutsig_0_3z[1], celloutsig_0_3z[5:2] } = { celloutsig_0_1z, in_data[3:1], celloutsig_0_0z } & { celloutsig_0_1z, in_data[34], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign { celloutsig_0_32z[4], celloutsig_0_32z[2], celloutsig_0_32z[0], celloutsig_0_32z[3], celloutsig_0_32z[5] } = { celloutsig_0_31z, celloutsig_0_29z[2], celloutsig_0_29z[0], celloutsig_0_24z, celloutsig_0_0z } & { celloutsig_0_16z[4], celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_16z[3], celloutsig_0_16z[5] };
  assign { celloutsig_0_4z[1], celloutsig_0_4z[5:2], celloutsig_0_4z[6], celloutsig_0_4z[8:7] } = { celloutsig_0_3z[1], celloutsig_0_3z[5:2], celloutsig_0_2z, in_data[1:0] } & { celloutsig_0_3z[1], celloutsig_0_3z[5:2], celloutsig_0_1z, in_data[91], celloutsig_0_2z };
  assign celloutsig_0_32z[1] = celloutsig_0_29z[1];
  assign celloutsig_0_3z[0] = celloutsig_0_3z[1];
  assign celloutsig_0_4z[0] = celloutsig_0_4z[1];
  assign { out_data[128], out_data[96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z, celloutsig_0_98z };
endmodule
