============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:45:12 pm
  Module:                 ms_serial_by4_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

               Pin                      Type       Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                           launch                                    0 R 
(ms_serial_by4_mul.sd_line_10_15_1)   ext delay                      +100     100 R 
bin_data_in[0][1]                     in port           4  9.3   20    +0     100 R 
TOP/bin_data_in[0][1] 
  genblk1[0].genblk1.sng/bin_in[1] 
    g30/B                                                              +0     100   
    g30/Y                             OR2X1             6 13.5   74   +84     184 R 
  genblk1[0].genblk1.sng/sn_out[0] 
  g1590/A                                                              +0     184   
  g1590/Y                             INVX1             1  2.3    8   +33     218 F 
  g1589/A                                                              +0     218   
  g1589/Y                             OR2X1             3  7.9   29   +51     269 F 
  g1587/A                                                              +0     269   
  g1587/Y                             INVX1             2  4.6    0   +15     285 R 
  g1567/A                                                              +0     285   
  g1567/Y                             AND2X1            4 10.6   70   +57     341 R 
  g1553/C                                                              +0     341   
  g1553/Y                             NAND3X1           1  1.5   15   +23     364 F 
  drc_bufs/A                                                           +0     364   
  drc_bufs/Y                          BUFX2             1  1.5    2   +33     397 F 
  g1552/A                                                              +0     397   
  g1552/Y                             INVX1             1 10.3   16   +24     421 R 
  genblk2.stoch2bin/data_in[14] 
    par_ctr/a[14] 
      p1/a[14] 
        p0/a[6] 
          p0/a[2] 
            fa0/b 
              g2/B                                                     +0     421   
              g2/YS                   FAX1              1  3.4   12   +85     507 F 
            fa0/s 
            ha0/b 
              g17/B                                                    +0     507   
              g17/YC                  HAX1              1  3.4   20   +48     555 F 
            ha0/cout 
            ha1/a 
              g17/B                                                    +0     555   
              g17/YS                  HAX1              1 10.9   38   +73     629 F 
            ha1/s 
          p0/y[1] 
          g167/A                                                       +0     629   
          g167/YC                     FAX1              1  7.1   29   +91     720 F 
          g166/C                                                       +0     720   
          g166/YS                     FAX1              1 12.7   67  +103     822 R 
        p0/y[2] 
        g236/A                                                         +0     822   
        g236/YS                       FAX1              1 10.3   56  +110     932 R 
      p1/y[2] 
      g286/B                                                           +0     932   
      g286/YS                         FAX1              2 11.1   34  +106    1038 F 
    par_ctr/y[2] 
    ctr/data_in[2] 
      g737/B                                                           +0    1038   
      g737/YC                         FAX1              1  7.1   29   +88    1127 F 
      g733/C                                                           +0    1127   
      g733/YC                         FAX1              1  7.1   29   +82    1208 F 
      g729/C                                                           +0    1208   
      g729/YC                         FAX1              1  7.1   29   +82    1290 F 
      g725/C                                                           +0    1290   
      g725/YC                         FAX1              1  7.1   29   +82    1371 F 
      g721/C                                                           +0    1371   
      g721/YC                         FAX1              1  7.1   26   +82    1453 F 
      g717/C                                                           +0    1453   
      g717/YC                         FAX1              1  7.1   27   +81    1534 F 
      g713/C                                                           +0    1534   
      g713/YC                         FAX1              1  7.1   27   +81    1615 F 
      g709/C                                                           +0    1615   
      g709/YC                         FAX1              1 10.9   37   +89    1704 F 
      g2/A                                                             +0    1704   
      g2/YS                           FAX1              1  2.8   21   +84    1788 R 
      g703/A                                                           +0    1788   
      g703/Y                          MUX2X1            1  1.5   20   +23    1811 F 
      g702/A                                                           +0    1811   
      g702/Y                          INVX1             1  2.0    0    +4    1814 R 
      countval_reg[10]/D              DFFSR                            +0    1814   
      countval_reg[10]/CLK            setup                       0   +70    1885 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                           capture                                5000 R 
                                      uncertainty                     -50    4950 R 
------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3065ps 
Start-point  : bin_data_in[0][1]
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[10]/D
