
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/ravi/ACA/pa2-race-of-prefetchers-random/Traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 2593957 heartbeat IPC: 3.85511 cumulative IPC: 3.85511 (Simulation time: 0 hr 0 min 58 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5183132 heartbeat IPC: 3.86223 cumulative IPC: 3.85867 (Simulation time: 0 hr 1 min 50 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6477986 (Simulation time: 0 hr 2 min 18 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 30014111 heartbeat IPC: 0.402723 cumulative IPC: 0.212439 (Simulation time: 0 hr 4 min 36 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 77097826 heartbeat IPC: 0.212388 cumulative IPC: 0.212405 (Simulation time: 0 hr 8 min 21 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 125159600 heartbeat IPC: 0.208065 cumulative IPC: 0.210648 (Simulation time: 0 hr 11 min 25 sec) 
Finished CPU 0 instructions: 25000000 cycles: 118681614 cumulative IPC: 0.210648 (Simulation time: 0 hr 11 min 25 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.210648 instructions: 25000000 cycles: 118681614
cpu0_DTLB TOTAL     ACCESS:    4451026  HIT:    4416979  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1980998  HIT:    1976377  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2470028  HIT:    2440602  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 512.86 cycles
cpu0_ITLB TOTAL     ACCESS:     472196  HIT:     472196  MISS:          0
cpu0_ITLB LOAD      ACCESS:     472196  HIT:     472196  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     552163  HIT:     552163  MISS:          0
cpu0_L1I LOAD      ACCESS:     552163  HIT:     552163  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 928.357 cycles
cpu0_L1D TOTAL     ACCESS:    5916439  HIT:    3965868  MISS:    1950571
cpu0_L1D LOAD      ACCESS:    1404027  HIT:    1108477  MISS:     295550
cpu0_L1D RFO       ACCESS:    4494882  HIT:    2839870  MISS:    1655012
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17530  HIT:      17521  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 761.664 cycles
cpu0_L2C TOTAL     ACCESS:    3768220  HIT:    2545000  MISS:    1223220
cpu0_L2C LOAD      ACCESS:     295550  HIT:          3  MISS:     295547
cpu0_L2C RFO       ACCESS:    1655012  HIT:     739347  MISS:     915665
cpu0_L2C PREFETCH  ACCESS:     162611  HIT:     150667  MISS:      11944
cpu0_L2C WRITEBACK ACCESS:    1655038  HIT:    1654983  MISS:         55
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     231966  ISSUED:     181789  USEFUL:      11739  USELESS:        207
cpu0_L2C AVERAGE MISS LATENCY: 1209.82 cycles
LLC TOTAL     ACCESS:    2139886  HIT:     945759  MISS:    1194127
LLC LOAD      ACCESS:     295547  HIT:          0  MISS:     295547
LLC RFO       ACCESS:     915612  HIT:      29031  MISS:     886581
LLC PREFETCH  ACCESS:      12925  HIT:        976  MISS:      11949
LLC WRITEBACK ACCESS:     915793  HIT:     915752  MISS:         41
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1219.34 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      34917  ROW_BUFFER_MISS:    1159169
 DBUS AVG_CONGESTED_CYCLE:    4.00302
 WQ ROW_BUFFER_HIT:      15465  ROW_BUFFER_MISS:     871466  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 259.013
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

