
---------- Begin Simulation Statistics ----------
final_tick                                57656069500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 201576                       # Simulator instruction rate (inst/s)
host_mem_usage                                 652524                       # Number of bytes of host memory used
host_op_rate                                   220587                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   496.09                       # Real time elapsed on the host
host_tick_rate                              116220517                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057656                       # Number of seconds simulated
sim_ticks                                 57656069500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.153121                       # CPI: cycles per instruction
system.cpu.discardedOps                        376490                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         5148140                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.867211                       # IPC: instructions per cycle
system.cpu.numCycles                        115312139                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645992     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534319     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431277                       # Class of committed instruction
system.cpu.tickCycles                       110163999                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37772                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         84226                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        59273                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          658                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       119506                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            662                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20360398                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16297617                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53381                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737540                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8736144                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984023                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050581                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                326                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434008                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300030                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133978                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1030                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35602369                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35602369                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35605690                       # number of overall hits
system.cpu.dcache.overall_hits::total        35605690                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        83726                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          83726                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        83766                       # number of overall misses
system.cpu.dcache.overall_misses::total         83766                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5413846000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5413846000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5413846000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5413846000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35686095                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35686095                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35689456                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35689456                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002346                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002346                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002347                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002347                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64661.467167                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64661.467167                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64630.589977                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64630.589977                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        50938                       # number of writebacks
system.cpu.dcache.writebacks::total             50938                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24294                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24294                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24294                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24294                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        59432                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        59432                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        59467                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        59467                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4166008500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4166008500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4167744500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4167744500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001665                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001665                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001666                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001666                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70097.060506                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70097.060506                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70084.996721                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70084.996721                       # average overall mshr miss latency
system.cpu.dcache.replacements                  58955                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21403429                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21403429                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        28398                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28398                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    970023000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    970023000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21431827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001325                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001325                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34158.144940                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34158.144940                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7776                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7776                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20622                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20622                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    829379000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    829379000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40218.165066                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40218.165066                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14198940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14198940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55328                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55328                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4443823000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4443823000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80317.795691                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80317.795691                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16518                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16518                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38810                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38810                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3336629500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3336629500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85973.447565                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85973.447565                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3321                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3321                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011901                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011901                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           35                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           35                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1736000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1736000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010414                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010414                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        49600                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        49600                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57656069500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.252301                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35843317                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             59467                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            602.742984                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.252301                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998540                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998540                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          393                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         287000395                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        287000395                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57656069500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57656069500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57656069500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49238936                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17106647                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9764088                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     28361510                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28361510                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28361510                       # number of overall hits
system.cpu.icache.overall_hits::total        28361510                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          770                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            770                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          770                       # number of overall misses
system.cpu.icache.overall_misses::total           770                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44211000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44211000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44211000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44211000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28362280                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28362280                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28362280                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28362280                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000027                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000027                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57416.883117                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57416.883117                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57416.883117                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57416.883117                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          314                       # number of writebacks
system.cpu.icache.writebacks::total               314                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          770                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          770                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          770                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          770                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43441000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43441000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43441000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43441000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56416.883117                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56416.883117                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56416.883117                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56416.883117                       # average overall mshr miss latency
system.cpu.icache.replacements                    314                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28361510                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28361510                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          770                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           770                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44211000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44211000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28362280                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28362280                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57416.883117                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57416.883117                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43441000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43441000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56416.883117                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56416.883117                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57656069500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           455.115110                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28362280                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               770                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          36834.129870                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   455.115110                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.444448                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.444448                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.445312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28363050                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28363050                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57656069500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57656069500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57656069500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  57656069500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   109431277                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  249                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                13528                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13777                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 249                       # number of overall hits
system.l2.overall_hits::.cpu.data               13528                       # number of overall hits
system.l2.overall_hits::total                   13777                       # number of overall hits
system.l2.demand_misses::.cpu.inst                521                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45939                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46460                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               521                       # number of overall misses
system.l2.overall_misses::.cpu.data             45939                       # number of overall misses
system.l2.overall_misses::total                 46460                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39665000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3936484500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3976149500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39665000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3936484500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3976149500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              770                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            59467                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                60237                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             770                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           59467                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               60237                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.676623                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.772512                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.771287                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.676623                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.772512                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.771287                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76132.437620                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85689.381571                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85582.210504                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76132.437620                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85689.381571                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85582.210504                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37588                       # number of writebacks
system.l2.writebacks::total                     37588                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45934                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46454                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45934                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46454                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34140500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3476819000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3510959500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34140500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3476819000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3510959500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.675325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.772428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.771187                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.675325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.772428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.771187                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65654.807692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75691.622763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75579.271968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65654.807692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75691.622763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75579.271968                       # average overall mshr miss latency
system.l2.replacements                          38395                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50938                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50938                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50938                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50938                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          310                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              310                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          310                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          310                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           39                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            39                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data           38810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3278413500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3278413500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38810                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38810                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84473.421799                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84473.421799                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2890313500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2890313500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74473.421799                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74473.421799                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            249                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                249                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39665000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39665000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.676623                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.676623                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76132.437620                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76132.437620                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34140500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34140500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.675325                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.675325                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65654.807692                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65654.807692                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         13528                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13528                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7129                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7129                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    658071000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    658071000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20657                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20657                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.345113                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.345113                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 92309.019498                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92309.019498                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    586505500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    586505500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.344871                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.344871                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82328.116227                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82328.116227                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57656069500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7995.853522                       # Cycle average of tags in use
system.l2.tags.total_refs                      119443                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46587                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.563870                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.041114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.426754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7953.385655                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970872                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976056                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          562                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4493                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3099                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    285563                       # Number of tag accesses
system.l2.tags.data_accesses                   285563                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57656069500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     37588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003090595750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2104                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2104                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              144612                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35508                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46454                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37588                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46454                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37588                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     18                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.54                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46454                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37588                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.066540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.061465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    176.455837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2103     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2104                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.854087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.838289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.734389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              246     11.69%     11.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.24%     11.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1663     79.04%     90.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              190      9.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2104                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2973056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2405632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     51.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   57653746000                       # Total gap between requests
system.mem_ctrls.avgGap                     686011.11                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2938624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2404160                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 577215.899186468218                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 50968163.898165136576                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 41698298.563345529139                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          520                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45934                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        37588                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12855500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1589583000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1298388682500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24722.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34605.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  34542638.14                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2939776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2973056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2405632                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2405632                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          520                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45934                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          46454                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37588                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37588                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       577216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     50988144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         51565360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       577216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       577216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     41723829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        41723829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     41723829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       577216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     50988144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        93289190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46436                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               37565                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2957                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2824                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2971                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2735                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3021                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2899                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2891                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2889                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2869                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2262                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2354                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2380                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2221                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2329                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2305                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2327                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               731763500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             232180000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1602438500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15758.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34508.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               28811                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27322                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            62.04                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.73                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        27867                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   192.914056                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   127.931992                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   222.035847                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        13822     49.60%     49.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8860     31.79%     81.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1485      5.33%     86.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          910      3.27%     89.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          686      2.46%     92.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          561      2.01%     94.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          429      1.54%     96.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          425      1.53%     97.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          689      2.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        27867                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2971904                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2404160                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               51.545380                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               41.698299                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.73                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  57656069500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       101109540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        53737200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      165805080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      98172540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4550794560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15853903620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8789275200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29612797740                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   513.611108                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  22704403250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1925040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  33026626250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        97867980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        52018065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      165747960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      97916760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4550794560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  15986141910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   8677916640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29628403875                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   513.881784                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  22410967500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1925040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  33320062000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57656069500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7644                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37588                       # Transaction distribution
system.membus.trans_dist::CleanEvict              184                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7644                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       130680                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 130680                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5378688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5378688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46454                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46454    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46454                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57656069500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           245776500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          248343000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             21427                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        88526                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          314                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8824                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38810                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38810                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           770                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20657                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1854                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       177889                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                179743                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        69376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7065920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7135296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38395                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2405632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            98632                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006975                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.083713                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  97948     99.31%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    680      0.69%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              98632                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57656069500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          111005000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1155499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          89202995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
