// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32,
        ap_return_33,
        ap_return_34,
        ap_return_35,
        ap_return_36,
        ap_return_37,
        ap_return_38,
        ap_return_39,
        ap_return_40,
        ap_return_41,
        ap_return_42,
        ap_return_43,
        ap_return_44,
        ap_return_45,
        ap_return_46,
        ap_return_47,
        ap_return_48,
        ap_return_49,
        ap_return_50,
        ap_ce
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] data_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
output  [15:0] ap_return_16;
output  [15:0] ap_return_17;
output  [15:0] ap_return_18;
output  [15:0] ap_return_19;
output  [15:0] ap_return_20;
output  [15:0] ap_return_21;
output  [15:0] ap_return_22;
output  [15:0] ap_return_23;
output  [15:0] ap_return_24;
output  [15:0] ap_return_25;
output  [15:0] ap_return_26;
output  [15:0] ap_return_27;
output  [15:0] ap_return_28;
output  [15:0] ap_return_29;
output  [15:0] ap_return_30;
output  [15:0] ap_return_31;
output  [15:0] ap_return_32;
output  [15:0] ap_return_33;
output  [15:0] ap_return_34;
output  [15:0] ap_return_35;
output  [15:0] ap_return_36;
output  [15:0] ap_return_37;
output  [15:0] ap_return_38;
output  [15:0] ap_return_39;
output  [15:0] ap_return_40;
output  [15:0] ap_return_41;
output  [15:0] ap_return_42;
output  [15:0] ap_return_43;
output  [15:0] ap_return_44;
output  [15:0] ap_return_45;
output  [15:0] ap_return_46;
output  [15:0] ap_return_47;
output  [15:0] ap_return_48;
output  [15:0] ap_return_49;
output  [15:0] ap_return_50;
input   ap_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [15:0] grp_fu_2579_p4;
reg   [15:0] reg_2739;
wire    ap_CS_fsm_state4;
wire   [15:0] grp_fu_2609_p4;
reg   [15:0] reg_2743;
wire    ap_CS_fsm_state3;
wire   [15:0] grp_fu_2619_p4;
reg   [15:0] reg_2747;
wire   [15:0] grp_fu_2649_p4;
reg   [15:0] reg_2751;
wire   [15:0] grp_fu_2689_p4;
reg   [15:0] reg_2755;
wire    ap_CS_fsm_state2;
wire   [15:0] grp_fu_2709_p4;
reg   [15:0] reg_2759;
wire   [15:0] grp_fu_2729_p4;
reg   [15:0] reg_2763;
wire   [15:0] grp_fu_2699_p4;
reg   [15:0] reg_2767;
wire   [15:0] grp_fu_2589_p4;
reg   [15:0] reg_2771;
reg   [14:0] trunc_ln_reg_3656;
reg   [15:0] mult_23_V_reg_3661;
wire   [15:0] grp_fu_2599_p4;
reg   [15:0] mult_28_V_reg_3666;
wire   [15:0] grp_fu_2629_p4;
reg   [15:0] mult_45_V_reg_3671;
wire   [15:0] grp_fu_2639_p4;
reg   [15:0] mult_46_V_reg_3676;
wire   [15:0] grp_fu_2659_p4;
reg   [15:0] mult_57_V_reg_3681;
wire   [15:0] grp_fu_2669_p4;
reg   [15:0] mult_88_V_reg_3686;
wire   [15:0] grp_fu_2679_p4;
reg   [15:0] mult_89_V_reg_3691;
wire  signed [15:0] tmp_1_fu_2810_p4;
reg  signed [15:0] tmp_1_reg_3696;
wire  signed [25:0] sext_ln1118_62_fu_2820_p1;
reg  signed [25:0] sext_ln1118_62_reg_3701;
reg   [15:0] mult_130_V_reg_3720;
wire   [15:0] grp_fu_2719_p4;
reg   [15:0] mult_135_V_reg_3725;
reg   [15:0] tmp_2_reg_3730;
reg  signed [15:0] tmp_3_reg_3735;
reg   [15:0] mult_144_V_reg_3741;
reg   [15:0] mult_180_V_reg_3746;
reg   [14:0] trunc_ln708_s_reg_3751;
reg   [15:0] mult_193_V_reg_3756;
reg   [15:0] mult_218_V_reg_3761;
reg   [15:0] mult_241_V_reg_3766;
reg   [15:0] mult_246_V_reg_3771;
wire   [15:0] add_ln703_99_fu_2861_p2;
reg   [15:0] add_ln703_99_reg_3776;
wire   [15:0] acc_30_V_fu_2872_p2;
reg   [15:0] acc_30_V_reg_3781;
wire   [15:0] add_ln703_105_fu_2878_p2;
reg   [15:0] add_ln703_105_reg_3786;
wire   [15:0] acc_55_V_fu_2890_p2;
reg   [15:0] acc_55_V_reg_3791;
wire   [15:0] add_ln703_122_fu_2896_p2;
reg   [15:0] add_ln703_122_reg_3796;
wire   [15:0] acc_102_V_fu_2907_p2;
reg   [15:0] acc_102_V_reg_3801;
wire  signed [25:0] sext_ln1118_63_fu_2916_p1;
reg  signed [25:0] sext_ln1118_63_reg_3806;
reg   [15:0] mult_297_V_reg_3813;
reg   [15:0] mult_328_V_reg_3818;
reg   [15:0] mult_347_V_reg_3823;
reg   [15:0] mult_361_V_reg_3828;
wire   [15:0] add_ln703_88_fu_2935_p2;
reg   [15:0] add_ln703_88_reg_3833;
wire   [15:0] add_ln703_95_fu_2941_p2;
reg   [15:0] add_ln703_95_reg_3838;
wire   [15:0] acc_50_V_fu_2953_p2;
reg   [15:0] acc_50_V_reg_3843;
wire   [15:0] acc_64_V_fu_2965_p2;
reg   [15:0] acc_64_V_reg_3848;
wire   [15:0] add_ln703_145_fu_2971_p2;
reg   [15:0] add_ln703_145_reg_3853;
reg   [15:0] mult_381_V_reg_3858;
wire  signed [25:0] sext_ln1118_65_fu_2985_p1;
reg  signed [25:0] sext_ln1118_65_reg_3863;
reg   [15:0] mult_385_V_reg_3876;
reg   [15:0] mult_392_V_reg_3881;
reg   [15:0] mult_394_V_reg_3886;
reg   [15:0] mult_415_V_reg_3891;
reg   [14:0] trunc_ln708_8_reg_3896;
wire   [15:0] acc_3_V_fu_3029_p2;
reg   [15:0] acc_3_V_reg_3901;
wire   [15:0] acc_5_V_fu_3041_p2;
reg   [15:0] acc_5_V_reg_3906;
wire   [15:0] acc_15_V_fu_3053_p2;
reg   [15:0] acc_15_V_reg_3911;
wire   [15:0] acc_16_V_fu_3065_p2;
reg   [15:0] acc_16_V_reg_3916;
wire   [15:0] acc_19_V_fu_3076_p2;
reg   [15:0] acc_19_V_reg_3921;
wire   [15:0] acc_28_V_fu_3087_p2;
reg   [15:0] acc_28_V_reg_3926;
wire   [15:0] acc_32_V_fu_3098_p2;
reg   [15:0] acc_32_V_reg_3931;
wire   [15:0] acc_37_V_fu_3109_p2;
reg   [15:0] acc_37_V_reg_3936;
wire   [15:0] acc_123_V_fu_3121_p2;
reg   [15:0] acc_123_V_reg_3941;
reg  signed [10:0] grp_fu_290_p0;
reg  signed [15:0] grp_fu_290_p1;
wire    ap_CS_fsm_state5;
reg  signed [10:0] grp_fu_291_p0;
reg  signed [15:0] grp_fu_291_p1;
wire  signed [24:0] sext_ln1118_60_fu_2795_p1;
reg  signed [10:0] grp_fu_292_p0;
reg  signed [15:0] grp_fu_292_p1;
wire  signed [25:0] sext_ln1118_fu_2779_p1;
wire  signed [24:0] sext_ln1118_61_fu_2847_p1;
reg  signed [10:0] grp_fu_293_p0;
reg  signed [15:0] grp_fu_293_p1;
reg   [9:0] grp_fu_294_p0;
reg  signed [15:0] grp_fu_294_p1;
reg  signed [10:0] grp_fu_295_p0;
reg  signed [15:0] grp_fu_295_p1;
reg  signed [10:0] grp_fu_296_p0;
reg  signed [15:0] grp_fu_296_p1;
reg  signed [10:0] grp_fu_297_p0;
reg  signed [15:0] grp_fu_297_p1;
reg  signed [10:0] grp_fu_298_p0;
reg  signed [15:0] grp_fu_298_p1;
wire  signed [24:0] sext_ln1118_64_fu_2980_p1;
reg  signed [10:0] grp_fu_299_p0;
reg  signed [15:0] grp_fu_299_p1;
reg  signed [10:0] grp_fu_300_p0;
reg  signed [15:0] grp_fu_300_p1;
reg  signed [10:0] grp_fu_301_p0;
reg  signed [15:0] grp_fu_301_p1;
reg  signed [10:0] grp_fu_302_p0;
reg  signed [15:0] grp_fu_302_p1;
reg  signed [10:0] grp_fu_303_p0;
reg  signed [15:0] grp_fu_303_p1;
reg  signed [10:0] grp_fu_304_p0;
reg  signed [15:0] grp_fu_304_p1;
reg  signed [10:0] grp_fu_305_p0;
reg  signed [15:0] grp_fu_305_p1;
wire   [25:0] grp_fu_295_p2;
wire   [25:0] grp_fu_305_p2;
wire   [25:0] grp_fu_298_p2;
wire   [25:0] grp_fu_293_p2;
wire   [25:0] grp_fu_294_p2;
wire   [25:0] grp_fu_296_p2;
wire   [25:0] grp_fu_302_p2;
wire   [25:0] grp_fu_299_p2;
wire   [25:0] grp_fu_292_p2;
wire   [25:0] grp_fu_300_p2;
wire   [25:0] grp_fu_297_p2;
wire   [25:0] grp_fu_301_p2;
wire   [25:0] grp_fu_303_p2;
wire   [25:0] grp_fu_304_p2;
wire   [25:0] grp_fu_290_p2;
wire   [25:0] grp_fu_291_p2;
wire  signed [15:0] trunc_ln203_fu_2775_p1;
wire   [24:0] trunc_ln_fu_2800_p1;
wire   [24:0] trunc_ln708_s_fu_2851_p1;
wire   [15:0] add_ln703_102_fu_2866_p2;
wire   [15:0] add_ln703_120_fu_2884_p2;
wire   [15:0] add_ln703_139_fu_2901_p2;
wire   [15:0] add_ln703_117_fu_2947_p2;
wire  signed [15:0] mult_192_V_fu_2913_p1;
wire   [15:0] add_ln703_126_fu_2959_p2;
wire   [24:0] trunc_ln708_7_fu_2999_p1;
wire   [14:0] trunc_ln708_7_fu_2999_p4;
wire   [24:0] trunc_ln708_8_fu_3013_p1;
wire   [15:0] add_ln703_81_fu_3023_p2;
wire  signed [15:0] mult_5_V_fu_2977_p1;
wire   [15:0] add_ln703_83_fu_3035_p2;
wire   [15:0] add_ln703_91_fu_3047_p2;
wire  signed [15:0] mult_400_V_fu_3009_p1;
wire   [15:0] add_ln703_93_fu_3059_p2;
wire   [15:0] add_ln703_96_fu_3070_p2;
wire   [15:0] add_ln703_100_fu_3081_p2;
wire   [15:0] add_ln703_106_fu_3092_p2;
wire   [15:0] add_ln703_109_fu_3103_p2;
wire   [15:0] add_ln703_152_fu_3115_p2;
wire   [15:0] add_ln703_89_fu_3161_p2;
wire  signed [15:0] mult_428_V_fu_3127_p1;
wire   [15:0] add_ln703_123_fu_3226_p2;
wire   [15:0] add_ln703_134_fu_3275_p2;
wire   [15:0] add_ln703_143_fu_3315_p2;
wire   [15:0] add_ln703_146_fu_3326_p2;
wire   [15:0] add_ln703_149_fu_3342_p2;
wire   [15:0] add_ln703_fu_3130_p2;
wire   [15:0] acc_1_V_fu_3136_p2;
wire   [15:0] acc_2_V_fu_3141_p2;
wire   [15:0] acc_7_V_fu_3146_p2;
wire   [15:0] acc_8_V_fu_3151_p2;
wire   [15:0] acc_10_V_fu_3156_p2;
wire   [15:0] acc_12_V_fu_3167_p2;
wire   [15:0] acc_23_V_fu_3172_p2;
wire   [15:0] acc_31_V_fu_3177_p2;
wire   [15:0] acc_33_V_fu_3182_p2;
wire   [15:0] acc_41_V_fu_3188_p2;
wire   [15:0] acc_42_V_fu_3193_p2;
wire   [15:0] acc_44_V_fu_3199_p2;
wire   [15:0] acc_45_V_fu_3205_p2;
wire   [15:0] acc_46_V_fu_3210_p2;
wire   [15:0] acc_48_V_fu_3215_p2;
wire   [15:0] acc_52_V_fu_3221_p2;
wire   [15:0] acc_57_V_fu_3232_p2;
wire   [15:0] acc_63_V_fu_3237_p2;
wire   [15:0] acc_65_V_fu_3243_p2;
wire   [15:0] acc_70_V_fu_3248_p2;
wire   [15:0] acc_72_V_fu_3254_p2;
wire   [15:0] acc_76_V_fu_3259_p2;
wire   [15:0] acc_88_V_fu_3265_p2;
wire   [15:0] acc_89_V_fu_3270_p2;
wire   [15:0] acc_90_V_fu_3281_p2;
wire   [15:0] acc_91_V_fu_3286_p2;
wire   [15:0] acc_96_V_fu_3291_p2;
wire   [15:0] acc_99_V_fu_3297_p2;
wire   [15:0] acc_103_V_fu_3303_p2;
wire   [15:0] acc_104_V_fu_3309_p2;
wire   [15:0] acc_105_V_fu_3321_p2;
wire   [15:0] acc_110_V_fu_3332_p2;
wire   [15:0] acc_114_V_fu_3337_p2;
wire   [15:0] acc_116_V_fu_3348_p2;
wire   [15:0] acc_118_V_fu_3354_p2;
wire   [15:0] acc_125_V_fu_3359_p2;
reg   [4:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2))) begin
        acc_102_V_reg_3801 <= acc_102_V_fu_2907_p2;
        acc_30_V_reg_3781 <= acc_30_V_fu_2872_p2;
        acc_55_V_reg_3791 <= acc_55_V_fu_2890_p2;
        add_ln703_105_reg_3786 <= add_ln703_105_fu_2878_p2;
        add_ln703_122_reg_3796 <= add_ln703_122_fu_2896_p2;
        add_ln703_99_reg_3776 <= add_ln703_99_fu_2861_p2;
        mult_144_V_reg_3741 <= {{grp_fu_295_p2[25:10]}};
        mult_180_V_reg_3746 <= {{grp_fu_296_p2[25:10]}};
        mult_193_V_reg_3756 <= {{grp_fu_300_p2[25:10]}};
        mult_218_V_reg_3761 <= {{grp_fu_297_p2[25:10]}};
        mult_241_V_reg_3766 <= {{grp_fu_304_p2[25:10]}};
        mult_246_V_reg_3771 <= {{grp_fu_290_p2[25:10]}};
        trunc_ln708_s_reg_3751 <= {{trunc_ln708_s_fu_2851_p1[24:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_123_V_reg_3941 <= acc_123_V_fu_3121_p2;
        acc_15_V_reg_3911 <= acc_15_V_fu_3053_p2;
        acc_16_V_reg_3916 <= acc_16_V_fu_3065_p2;
        acc_19_V_reg_3921 <= acc_19_V_fu_3076_p2;
        acc_28_V_reg_3926 <= acc_28_V_fu_3087_p2;
        acc_32_V_reg_3931 <= acc_32_V_fu_3098_p2;
        acc_37_V_reg_3936 <= acc_37_V_fu_3109_p2;
        acc_3_V_reg_3901 <= acc_3_V_fu_3029_p2;
        acc_5_V_reg_3906 <= acc_5_V_fu_3041_p2;
        mult_381_V_reg_3858 <= {{grp_fu_290_p2[25:10]}};
        mult_385_V_reg_3876 <= {{grp_fu_293_p2[25:10]}};
        mult_392_V_reg_3881 <= {{grp_fu_296_p2[25:10]}};
        mult_394_V_reg_3886 <= {{grp_fu_297_p2[25:10]}};
        mult_415_V_reg_3891 <= {{grp_fu_302_p2[25:10]}};
        sext_ln1118_65_reg_3863 <= sext_ln1118_65_fu_2985_p1;
        trunc_ln708_8_reg_3896 <= {{trunc_ln708_8_fu_3013_p1[24:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_50_V_reg_3843 <= acc_50_V_fu_2953_p2;
        acc_64_V_reg_3848 <= acc_64_V_fu_2965_p2;
        add_ln703_145_reg_3853 <= add_ln703_145_fu_2971_p2;
        add_ln703_88_reg_3833 <= add_ln703_88_fu_2935_p2;
        add_ln703_95_reg_3838 <= add_ln703_95_fu_2941_p2;
        mult_297_V_reg_3813 <= {{grp_fu_296_p2[25:10]}};
        mult_328_V_reg_3818 <= {{grp_fu_300_p2[25:10]}};
        mult_347_V_reg_3823 <= {{grp_fu_297_p2[25:10]}};
        mult_361_V_reg_3828 <= {{grp_fu_304_p2[25:10]}};
        sext_ln1118_63_reg_3806 <= sext_ln1118_63_fu_2916_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        mult_130_V_reg_3720 <= {{grp_fu_303_p2[25:10]}};
        mult_135_V_reg_3725 <= {{grp_fu_290_p2[25:10]}};
        mult_23_V_reg_3661 <= {{grp_fu_305_p2[25:10]}};
        mult_28_V_reg_3666 <= {{grp_fu_298_p2[25:10]}};
        mult_45_V_reg_3671 <= {{grp_fu_296_p2[25:10]}};
        mult_46_V_reg_3676 <= {{grp_fu_302_p2[25:10]}};
        mult_57_V_reg_3681 <= {{grp_fu_292_p2[25:10]}};
        mult_88_V_reg_3686 <= {{grp_fu_300_p2[25:10]}};
        mult_89_V_reg_3691 <= {{grp_fu_297_p2[25:10]}};
        sext_ln1118_62_reg_3701 <= sext_ln1118_62_fu_2820_p1;
        tmp_1_reg_3696 <= {{data_V_read[31:16]}};
        tmp_2_reg_3730 <= {{data_V_read[47:32]}};
        tmp_3_reg_3735 <= {{data_V_read[63:48]}};
        trunc_ln_reg_3656 <= {{trunc_ln_fu_2800_p1[24:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        reg_2739 <= {{grp_fu_295_p2[25:10]}};
        reg_2759 <= {{grp_fu_304_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        reg_2743 <= {{grp_fu_293_p2[25:10]}};
        reg_2747 <= {{grp_fu_294_p2[25:10]}};
        reg_2751 <= {{grp_fu_299_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        reg_2755 <= {{grp_fu_301_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)))) begin
        reg_2763 <= {{grp_fu_291_p2[25:10]}};
        reg_2767 <= {{grp_fu_303_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)))) begin
        reg_2771 <= {{grp_fu_305_p2[25:10]}};
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_290_p0 = 26'd434;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_290_p0 = 26'd67108469;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_290_p0 = 26'd364;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_290_p0 = 26'd67108562;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_290_p0 = 26'd67108553;
    end else begin
        grp_fu_290_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_290_p1 = sext_ln1118_65_reg_3863;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_290_p1 = sext_ln1118_63_reg_3806;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_290_p1 = sext_ln1118_63_fu_2916_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_290_p1 = sext_ln1118_62_reg_3701;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_290_p1 = sext_ln1118_62_fu_2820_p1;
    end else begin
        grp_fu_290_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_291_p0 = 26'd352;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_291_p0 = 26'd431;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_291_p0 = 26'd67108591;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_291_p0 = 25'd150;
    end else begin
        grp_fu_291_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_291_p1 = sext_ln1118_65_fu_2985_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_291_p1 = sext_ln1118_63_fu_2916_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_291_p1 = sext_ln1118_62_reg_3701;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_291_p1 = sext_ln1118_60_fu_2795_p1;
    end else begin
        grp_fu_291_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_292_p0 = 26'd67108522;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_292_p0 = 26'd67108495;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_292_p0 = 25'd236;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_292_p0 = 26'd280;
    end else begin
        grp_fu_292_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_292_p1 = sext_ln1118_65_fu_2985_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_292_p1 = sext_ln1118_63_fu_2916_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_292_p1 = sext_ln1118_61_fu_2847_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_292_p1 = sext_ln1118_fu_2779_p1;
    end else begin
        grp_fu_292_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_293_p0 = 26'd67108400;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_293_p0 = 26'd386;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_293_p0 = 26'd67108577;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_293_p0 = 26'd67108512;
    end else begin
        grp_fu_293_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_293_p1 = sext_ln1118_65_fu_2985_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_293_p1 = sext_ln1118_63_fu_2916_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_293_p1 = sext_ln1118_62_reg_3701;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_293_p1 = sext_ln1118_fu_2779_p1;
    end else begin
        grp_fu_293_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_294_p0 = 26'd390;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_294_p0 = 26'd442;
    end else if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_294_p0 = 26'd299;
    end else begin
        grp_fu_294_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_294_p1 = sext_ln1118_65_fu_2985_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_294_p1 = sext_ln1118_63_fu_2916_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_294_p1 = sext_ln1118_62_reg_3701;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_294_p1 = sext_ln1118_fu_2779_p1;
    end else begin
        grp_fu_294_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_295_p0 = 26'd414;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_295_p0 = 26'd67108583;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_295_p0 = 26'd67108586;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_295_p0 = 26'd67108493;
    end else begin
        grp_fu_295_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_295_p1 = sext_ln1118_65_fu_2985_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_295_p1 = sext_ln1118_63_fu_2916_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_295_p1 = sext_ln1118_62_reg_3701;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_295_p1 = sext_ln1118_fu_2779_p1;
    end else begin
        grp_fu_295_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_296_p0 = 26'd67108570;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_296_p0 = 26'd67108478;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_296_p0 = 26'd342;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_296_p0 = 26'd67108552;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_296_p0 = 26'd67108475;
    end else begin
        grp_fu_296_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_296_p1 = sext_ln1118_65_reg_3863;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_296_p1 = sext_ln1118_65_fu_2985_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_296_p1 = sext_ln1118_63_fu_2916_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_296_p1 = sext_ln1118_62_reg_3701;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_296_p1 = sext_ln1118_fu_2779_p1;
    end else begin
        grp_fu_296_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_297_p0 = 26'd67108496;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_297_p0 = 26'd349;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_297_p0 = 26'd67108426;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_297_p0 = 26'd273;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_297_p0 = 26'd389;
    end else begin
        grp_fu_297_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_297_p1 = sext_ln1118_65_reg_3863;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_297_p1 = sext_ln1118_65_fu_2985_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_297_p1 = sext_ln1118_63_fu_2916_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_297_p1 = sext_ln1118_62_reg_3701;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_297_p1 = sext_ln1118_fu_2779_p1;
    end else begin
        grp_fu_297_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_298_p0 = 25'd33554265;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_298_p0 = 26'd67108579;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_298_p0 = 26'd356;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_298_p0 = 26'd67108492;
    end else begin
        grp_fu_298_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_298_p1 = sext_ln1118_64_fu_2980_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_298_p1 = sext_ln1118_63_fu_2916_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_298_p1 = sext_ln1118_62_reg_3701;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_298_p1 = sext_ln1118_fu_2779_p1;
    end else begin
        grp_fu_298_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_299_p0 = 26'd428;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_299_p0 = 26'd67108444;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_299_p0 = 26'd67108441;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_299_p0 = 26'd67108504;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_299_p0 = 26'd350;
    end else begin
        grp_fu_299_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_299_p1 = sext_ln1118_65_reg_3863;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_299_p1 = sext_ln1118_63_reg_3806;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_299_p1 = sext_ln1118_63_fu_2916_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_299_p1 = sext_ln1118_62_reg_3701;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_299_p1 = sext_ln1118_fu_2779_p1;
    end else begin
        grp_fu_299_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_300_p0 = 26'd378;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_300_p0 = 25'd33554282;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_300_p0 = 26'd444;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_300_p0 = 26'd67108536;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_300_p0 = 26'd347;
    end else begin
        grp_fu_300_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_300_p1 = sext_ln1118_65_reg_3863;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_300_p1 = sext_ln1118_64_fu_2980_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_300_p1 = sext_ln1118_63_fu_2916_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_300_p1 = sext_ln1118_62_reg_3701;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_300_p1 = sext_ln1118_fu_2779_p1;
    end else begin
        grp_fu_300_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_301_p0 = 26'd335;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_301_p0 = 26'd411;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_301_p0 = 26'd279;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_301_p0 = 26'd67108528;
    end else begin
        grp_fu_301_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_301_p1 = sext_ln1118_65_reg_3863;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_301_p1 = sext_ln1118_65_fu_2985_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_301_p1 = sext_ln1118_63_fu_2916_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_301_p1 = sext_ln1118_62_reg_3701;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_301_p1 = sext_ln1118_fu_2779_p1;
    end else begin
        grp_fu_301_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_302_p0 = 26'd408;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_302_p0 = 26'd67108452;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_302_p0 = 26'd67108506;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_302_p0 = 26'd67108539;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_302_p0 = 26'd293;
    end else begin
        grp_fu_302_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_302_p1 = sext_ln1118_65_reg_3863;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_302_p1 = sext_ln1118_65_fu_2985_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_302_p1 = sext_ln1118_63_fu_2916_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_302_p1 = sext_ln1118_62_reg_3701;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_302_p1 = sext_ln1118_fu_2779_p1;
    end else begin
        grp_fu_302_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_303_p0 = 26'd67108467;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_303_p0 = 26'd433;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_303_p0 = 26'd67108453;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_303_p0 = 26'd344;
    end else begin
        grp_fu_303_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_303_p1 = sext_ln1118_65_fu_2985_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_303_p1 = sext_ln1118_63_fu_2916_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_303_p1 = sext_ln1118_62_reg_3701;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_303_p1 = sext_ln1118_62_fu_2820_p1;
    end else begin
        grp_fu_303_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_304_p0 = 26'd430;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_304_p0 = 26'd407;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_304_p0 = 26'd67108450;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_304_p0 = 26'd67108599;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_304_p0 = 26'd276;
    end else begin
        grp_fu_304_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_304_p1 = sext_ln1118_65_reg_3863;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_304_p1 = sext_ln1118_63_reg_3806;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_304_p1 = sext_ln1118_63_fu_2916_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_304_p1 = sext_ln1118_62_reg_3701;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_304_p1 = sext_ln1118_62_fu_2820_p1;
    end else begin
        grp_fu_304_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_305_p0 = 26'd67108471;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_305_p0 = 26'd67108472;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_305_p0 = 26'd357;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_305_p0 = 26'd307;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_305_p0 = 26'd344;
    end else begin
        grp_fu_305_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_305_p1 = sext_ln1118_65_reg_3863;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_305_p1 = sext_ln1118_65_fu_2985_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_305_p1 = sext_ln1118_63_fu_2916_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_305_p1 = sext_ln1118_62_reg_3701;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_305_p1 = sext_ln1118_fu_2779_p1;
    end else begin
        grp_fu_305_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_102_V_fu_2907_p2 = (reg_2755 + add_ln703_139_fu_2901_p2);

assign acc_103_V_fu_3303_p2 = (16'd265 + grp_fu_2629_p4);

assign acc_104_V_fu_3309_p2 = ($signed(16'd65501) + $signed(reg_2767));

assign acc_105_V_fu_3321_p2 = (mult_361_V_reg_3828 + add_ln703_143_fu_3315_p2);

assign acc_10_V_fu_3156_p2 = ($signed(16'd65507) + $signed(mult_394_V_reg_3886));

assign acc_110_V_fu_3332_p2 = (add_ln703_145_reg_3853 + add_ln703_146_fu_3326_p2);

assign acc_114_V_fu_3337_p2 = (16'd206 + mult_241_V_reg_3766);

assign acc_116_V_fu_3348_p2 = (reg_2759 + add_ln703_149_fu_3342_p2);

assign acc_118_V_fu_3354_p2 = (16'd234 + mult_246_V_reg_3771);

assign acc_123_V_fu_3121_p2 = (reg_2759 + add_ln703_152_fu_3115_p2);

assign acc_125_V_fu_3359_p2 = (16'd160 + mult_381_V_reg_3858);

assign acc_12_V_fu_3167_p2 = (add_ln703_88_reg_3833 + add_ln703_89_fu_3161_p2);

assign acc_15_V_fu_3053_p2 = (reg_2771 + add_ln703_91_fu_3047_p2);

assign acc_16_V_fu_3065_p2 = (mult_144_V_reg_3741 + add_ln703_93_fu_3059_p2);

assign acc_19_V_fu_3076_p2 = (add_ln703_95_reg_3838 + add_ln703_96_fu_3070_p2);

assign acc_1_V_fu_3136_p2 = (16'd153 + mult_385_V_reg_3876);

assign acc_23_V_fu_3172_p2 = (16'd302 + mult_23_V_reg_3661);

assign acc_28_V_fu_3087_p2 = (add_ln703_99_reg_3776 + add_ln703_100_fu_3081_p2);

assign acc_2_V_fu_3141_p2 = (16'd239 + mult_130_V_reg_3720);

assign acc_30_V_fu_2872_p2 = (reg_2743 + add_ln703_102_fu_2866_p2);

assign acc_31_V_fu_3177_p2 = (16'd107 + mult_415_V_reg_3891);

assign acc_32_V_fu_3098_p2 = (add_ln703_105_reg_3786 + add_ln703_106_fu_3092_p2);

assign acc_33_V_fu_3182_p2 = ($signed(16'd65448) + $signed(reg_2743));

assign acc_37_V_fu_3109_p2 = (reg_2755 + add_ln703_109_fu_3103_p2);

assign acc_3_V_fu_3029_p2 = (reg_2763 + add_ln703_81_fu_3023_p2);

assign acc_41_V_fu_3188_p2 = (16'd291 + mult_297_V_reg_3813);

assign acc_42_V_fu_3193_p2 = (16'd59 + reg_2771);

assign acc_44_V_fu_3199_p2 = ($signed(16'd249) + $signed(mult_428_V_fu_3127_p1));

assign acc_45_V_fu_3205_p2 = (16'd5 + mult_45_V_reg_3671);

assign acc_46_V_fu_3210_p2 = (16'd90 + mult_46_V_reg_3676);

assign acc_48_V_fu_3215_p2 = (16'd191 + grp_fu_2679_p4);

assign acc_50_V_fu_2953_p2 = (reg_2755 + add_ln703_117_fu_2947_p2);

assign acc_52_V_fu_3221_p2 = (16'd227 + mult_180_V_reg_3746);

assign acc_55_V_fu_2890_p2 = (reg_2751 + add_ln703_120_fu_2884_p2);

assign acc_57_V_fu_3232_p2 = (add_ln703_122_reg_3796 + add_ln703_123_fu_3226_p2);

assign acc_5_V_fu_3041_p2 = ($signed(mult_5_V_fu_2977_p1) + $signed(add_ln703_83_fu_3035_p2));

assign acc_63_V_fu_3237_p2 = (16'd68 + reg_2751);

assign acc_64_V_fu_2965_p2 = ($signed(mult_192_V_fu_2913_p1) + $signed(add_ln703_126_fu_2959_p2));

assign acc_65_V_fu_3243_p2 = (16'd284 + mult_193_V_reg_3756);

assign acc_70_V_fu_3248_p2 = (16'd341 + grp_fu_2689_p4);

assign acc_72_V_fu_3254_p2 = ($signed(16'd65446) + $signed(mult_328_V_reg_3818));

assign acc_76_V_fu_3259_p2 = (16'd41 + grp_fu_2669_p4);

assign acc_7_V_fu_3146_p2 = (16'd242 + mult_135_V_reg_3725);

assign acc_88_V_fu_3265_p2 = (16'd259 + mult_88_V_reg_3686);

assign acc_89_V_fu_3270_p2 = (16'd296 + mult_89_V_reg_3691);

assign acc_8_V_fu_3151_p2 = (16'd309 + mult_392_V_reg_3881);

assign acc_90_V_fu_3281_p2 = (mult_218_V_reg_3761 + add_ln703_134_fu_3275_p2);

assign acc_91_V_fu_3286_p2 = (16'd56 + mult_347_V_reg_3823);

assign acc_96_V_fu_3291_p2 = ($signed(16'd65489) + $signed(grp_fu_2639_p4));

assign acc_99_V_fu_3297_p2 = (16'd268 + reg_2747);

assign add_ln703_100_fu_3081_p2 = (16'd58 + grp_fu_2699_p4);

assign add_ln703_102_fu_2866_p2 = (16'd130 + grp_fu_2599_p4);

assign add_ln703_105_fu_2878_p2 = (grp_fu_2609_p4 + reg_2747);

assign add_ln703_106_fu_3092_p2 = (16'd219 + grp_fu_2659_p4);

assign add_ln703_109_fu_3103_p2 = ($signed(16'd65424) + $signed(grp_fu_2729_p4));

assign add_ln703_117_fu_2947_p2 = (16'd173 + grp_fu_2639_p4);

assign add_ln703_120_fu_2884_p2 = (16'd295 + grp_fu_2639_p4);

assign add_ln703_122_fu_2896_p2 = (grp_fu_2649_p4 + mult_57_V_reg_3681);

assign add_ln703_123_fu_3226_p2 = (16'd100 + grp_fu_2709_p4);

assign add_ln703_126_fu_2959_p2 = (16'd109 + grp_fu_2659_p4);

assign add_ln703_134_fu_3275_p2 = (16'd146 + reg_2751);

assign add_ln703_139_fu_2901_p2 = (16'd288 + grp_fu_2619_p4);

assign add_ln703_143_fu_3315_p2 = (16'd94 + grp_fu_2589_p4);

assign add_ln703_145_fu_2971_p2 = (grp_fu_2719_p4 + reg_2767);

assign add_ln703_146_fu_3326_p2 = (16'd189 + grp_fu_2719_p4);

assign add_ln703_149_fu_3342_p2 = ($signed(16'd65446) + $signed(grp_fu_2649_p4));

assign add_ln703_152_fu_3115_p2 = (16'd203 + grp_fu_2649_p4);

assign add_ln703_81_fu_3023_p2 = ($signed(16'd65394) + $signed(grp_fu_2689_p4));

assign add_ln703_83_fu_3035_p2 = (16'd229 + reg_2759);

assign add_ln703_88_fu_2935_p2 = (grp_fu_2579_p4 + reg_2763);

assign add_ln703_89_fu_3161_p2 = (16'd287 + reg_2771);

assign add_ln703_91_fu_3047_p2 = (16'd45 + grp_fu_2619_p4);

assign add_ln703_93_fu_3059_p2 = ($signed(16'd222) + $signed(mult_400_V_fu_3009_p1));

assign add_ln703_95_fu_2941_p2 = (grp_fu_2599_p4 + reg_2739);

assign add_ln703_96_fu_3070_p2 = (16'd299 + grp_fu_2659_p4);

assign add_ln703_99_fu_2861_p2 = (grp_fu_2589_p4 + mult_28_V_reg_3666);

assign add_ln703_fu_3130_p2 = ($signed(16'd65488) + $signed(reg_2739));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_return_0 = add_ln703_fu_3130_p2;

assign ap_return_1 = acc_1_V_fu_3136_p2;

assign ap_return_10 = acc_16_V_reg_3916;

assign ap_return_11 = acc_19_V_reg_3921;

assign ap_return_12 = acc_23_V_fu_3172_p2;

assign ap_return_13 = acc_28_V_reg_3926;

assign ap_return_14 = acc_30_V_reg_3781;

assign ap_return_15 = acc_31_V_fu_3177_p2;

assign ap_return_16 = acc_32_V_reg_3931;

assign ap_return_17 = acc_33_V_fu_3182_p2;

assign ap_return_18 = acc_37_V_reg_3936;

assign ap_return_19 = acc_41_V_fu_3188_p2;

assign ap_return_2 = acc_2_V_fu_3141_p2;

assign ap_return_20 = acc_42_V_fu_3193_p2;

assign ap_return_21 = acc_44_V_fu_3199_p2;

assign ap_return_22 = acc_45_V_fu_3205_p2;

assign ap_return_23 = acc_46_V_fu_3210_p2;

assign ap_return_24 = acc_48_V_fu_3215_p2;

assign ap_return_25 = acc_50_V_reg_3843;

assign ap_return_26 = acc_52_V_fu_3221_p2;

assign ap_return_27 = acc_55_V_reg_3791;

assign ap_return_28 = acc_57_V_fu_3232_p2;

assign ap_return_29 = acc_63_V_fu_3237_p2;

assign ap_return_3 = acc_3_V_reg_3901;

assign ap_return_30 = acc_64_V_reg_3848;

assign ap_return_31 = acc_65_V_fu_3243_p2;

assign ap_return_32 = acc_70_V_fu_3248_p2;

assign ap_return_33 = acc_72_V_fu_3254_p2;

assign ap_return_34 = acc_76_V_fu_3259_p2;

assign ap_return_35 = acc_88_V_fu_3265_p2;

assign ap_return_36 = acc_89_V_fu_3270_p2;

assign ap_return_37 = acc_90_V_fu_3281_p2;

assign ap_return_38 = acc_91_V_fu_3286_p2;

assign ap_return_39 = acc_96_V_fu_3291_p2;

assign ap_return_4 = acc_5_V_reg_3906;

assign ap_return_40 = acc_99_V_fu_3297_p2;

assign ap_return_41 = acc_102_V_reg_3801;

assign ap_return_42 = acc_103_V_fu_3303_p2;

assign ap_return_43 = acc_104_V_fu_3309_p2;

assign ap_return_44 = acc_105_V_fu_3321_p2;

assign ap_return_45 = acc_110_V_fu_3332_p2;

assign ap_return_46 = acc_114_V_fu_3337_p2;

assign ap_return_47 = acc_116_V_fu_3348_p2;

assign ap_return_48 = acc_118_V_fu_3354_p2;

assign ap_return_49 = acc_123_V_reg_3941;

assign ap_return_5 = acc_7_V_fu_3146_p2;

assign ap_return_50 = acc_125_V_fu_3359_p2;

assign ap_return_6 = acc_8_V_fu_3151_p2;

assign ap_return_7 = acc_10_V_fu_3156_p2;

assign ap_return_8 = acc_12_V_fu_3167_p2;

assign ap_return_9 = acc_15_V_reg_3911;

assign grp_fu_2579_p4 = {{grp_fu_295_p2[25:10]}};

assign grp_fu_2589_p4 = {{grp_fu_305_p2[25:10]}};

assign grp_fu_2599_p4 = {{grp_fu_298_p2[25:10]}};

assign grp_fu_2609_p4 = {{grp_fu_293_p2[25:10]}};

assign grp_fu_2619_p4 = {{grp_fu_294_p2[25:10]}};

assign grp_fu_2629_p4 = {{grp_fu_296_p2[25:10]}};

assign grp_fu_2639_p4 = {{grp_fu_302_p2[25:10]}};

assign grp_fu_2649_p4 = {{grp_fu_299_p2[25:10]}};

assign grp_fu_2659_p4 = {{grp_fu_292_p2[25:10]}};

assign grp_fu_2669_p4 = {{grp_fu_300_p2[25:10]}};

assign grp_fu_2679_p4 = {{grp_fu_297_p2[25:10]}};

assign grp_fu_2689_p4 = {{grp_fu_301_p2[25:10]}};

assign grp_fu_2699_p4 = {{grp_fu_303_p2[25:10]}};

assign grp_fu_2709_p4 = {{grp_fu_304_p2[25:10]}};

assign grp_fu_2719_p4 = {{grp_fu_290_p2[25:10]}};

assign grp_fu_2729_p4 = {{grp_fu_291_p2[25:10]}};

assign grp_fu_290_p2 = ($signed(grp_fu_290_p0) * $signed(grp_fu_290_p1));

assign grp_fu_291_p2 = ($signed(grp_fu_291_p0) * $signed(grp_fu_291_p1));

assign grp_fu_292_p2 = ($signed(grp_fu_292_p0) * $signed(grp_fu_292_p1));

assign grp_fu_293_p2 = ($signed(grp_fu_293_p0) * $signed(grp_fu_293_p1));

assign grp_fu_294_p2 = ($signed({{1'b0}, {grp_fu_294_p0}}) * $signed(grp_fu_294_p1));

assign grp_fu_295_p2 = ($signed(grp_fu_295_p0) * $signed(grp_fu_295_p1));

assign grp_fu_296_p2 = ($signed(grp_fu_296_p0) * $signed(grp_fu_296_p1));

assign grp_fu_297_p2 = ($signed(grp_fu_297_p0) * $signed(grp_fu_297_p1));

assign grp_fu_298_p2 = ($signed(grp_fu_298_p0) * $signed(grp_fu_298_p1));

assign grp_fu_299_p2 = ($signed(grp_fu_299_p0) * $signed(grp_fu_299_p1));

assign grp_fu_300_p2 = ($signed(grp_fu_300_p0) * $signed(grp_fu_300_p1));

assign grp_fu_301_p2 = ($signed(grp_fu_301_p0) * $signed(grp_fu_301_p1));

assign grp_fu_302_p2 = ($signed(grp_fu_302_p0) * $signed(grp_fu_302_p1));

assign grp_fu_303_p2 = ($signed(grp_fu_303_p0) * $signed(grp_fu_303_p1));

assign grp_fu_304_p2 = ($signed(grp_fu_304_p0) * $signed(grp_fu_304_p1));

assign grp_fu_305_p2 = ($signed(grp_fu_305_p0) * $signed(grp_fu_305_p1));

assign mult_192_V_fu_2913_p1 = $signed(trunc_ln708_s_reg_3751);

assign mult_400_V_fu_3009_p1 = $signed(trunc_ln708_7_fu_2999_p4);

assign mult_428_V_fu_3127_p1 = $signed(trunc_ln708_8_reg_3896);

assign mult_5_V_fu_2977_p1 = $signed(trunc_ln_reg_3656);

assign sext_ln1118_60_fu_2795_p1 = trunc_ln203_fu_2775_p1;

assign sext_ln1118_61_fu_2847_p1 = tmp_1_reg_3696;

assign sext_ln1118_62_fu_2820_p1 = tmp_1_fu_2810_p4;

assign sext_ln1118_63_fu_2916_p1 = $signed(tmp_2_reg_3730);

assign sext_ln1118_64_fu_2980_p1 = tmp_3_reg_3735;

assign sext_ln1118_65_fu_2985_p1 = tmp_3_reg_3735;

assign sext_ln1118_fu_2779_p1 = trunc_ln203_fu_2775_p1;

assign tmp_1_fu_2810_p4 = {{data_V_read[31:16]}};

assign trunc_ln203_fu_2775_p1 = data_V_read[15:0];

assign trunc_ln708_7_fu_2999_p1 = grp_fu_300_p2;

assign trunc_ln708_7_fu_2999_p4 = {{trunc_ln708_7_fu_2999_p1[24:10]}};

assign trunc_ln708_8_fu_3013_p1 = grp_fu_298_p2;

assign trunc_ln708_s_fu_2851_p1 = grp_fu_292_p2;

assign trunc_ln_fu_2800_p1 = grp_fu_291_p2;

endmodule //dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s
