#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001fca1d0ef90 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001fca1d86170_0 .net "PC", 31 0, v000001fca1d4a140_0;  1 drivers
v000001fca1d86210_0 .var "clk", 0 0;
v000001fca1d86490_0 .net "clkout", 0 0, L_000001fca1d4d460;  1 drivers
v000001fca1d862b0_0 .net "cycles_consumed", 31 0, v000001fca1d87070_0;  1 drivers
v000001fca1d86530_0 .var "rst", 0 0;
S_000001fca1d0f2b0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001fca1d0ef90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001fca1d258f0 .param/l "RType" 0 4 2, C4<000000>;
P_000001fca1d25928 .param/l "add" 0 4 5, C4<100000>;
P_000001fca1d25960 .param/l "addi" 0 4 8, C4<001000>;
P_000001fca1d25998 .param/l "addu" 0 4 5, C4<100001>;
P_000001fca1d259d0 .param/l "and_" 0 4 5, C4<100100>;
P_000001fca1d25a08 .param/l "andi" 0 4 8, C4<001100>;
P_000001fca1d25a40 .param/l "beq" 0 4 10, C4<000100>;
P_000001fca1d25a78 .param/l "bne" 0 4 10, C4<000101>;
P_000001fca1d25ab0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fca1d25ae8 .param/l "j" 0 4 12, C4<000010>;
P_000001fca1d25b20 .param/l "jal" 0 4 12, C4<000011>;
P_000001fca1d25b58 .param/l "jr" 0 4 6, C4<001000>;
P_000001fca1d25b90 .param/l "lw" 0 4 8, C4<100011>;
P_000001fca1d25bc8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fca1d25c00 .param/l "or_" 0 4 5, C4<100101>;
P_000001fca1d25c38 .param/l "ori" 0 4 8, C4<001101>;
P_000001fca1d25c70 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fca1d25ca8 .param/l "sll" 0 4 6, C4<000000>;
P_000001fca1d25ce0 .param/l "slt" 0 4 5, C4<101010>;
P_000001fca1d25d18 .param/l "slti" 0 4 8, C4<101010>;
P_000001fca1d25d50 .param/l "srl" 0 4 6, C4<000010>;
P_000001fca1d25d88 .param/l "sub" 0 4 5, C4<100010>;
P_000001fca1d25dc0 .param/l "subu" 0 4 5, C4<100011>;
P_000001fca1d25df8 .param/l "sw" 0 4 8, C4<101011>;
P_000001fca1d25e30 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fca1d25e68 .param/l "xori" 0 4 8, C4<001110>;
L_000001fca1d4de00 .functor NOT 1, v000001fca1d86530_0, C4<0>, C4<0>, C4<0>;
L_000001fca1d4d850 .functor NOT 1, v000001fca1d86530_0, C4<0>, C4<0>, C4<0>;
L_000001fca1d4de70 .functor NOT 1, v000001fca1d86530_0, C4<0>, C4<0>, C4<0>;
L_000001fca1d4e0a0 .functor NOT 1, v000001fca1d86530_0, C4<0>, C4<0>, C4<0>;
L_000001fca1d4d9a0 .functor NOT 1, v000001fca1d86530_0, C4<0>, C4<0>, C4<0>;
L_000001fca1d4dfc0 .functor NOT 1, v000001fca1d86530_0, C4<0>, C4<0>, C4<0>;
L_000001fca1d4d380 .functor NOT 1, v000001fca1d86530_0, C4<0>, C4<0>, C4<0>;
L_000001fca1d4e030 .functor NOT 1, v000001fca1d86530_0, C4<0>, C4<0>, C4<0>;
L_000001fca1d4d460 .functor OR 1, v000001fca1d86210_0, v000001fca1d191f0_0, C4<0>, C4<0>;
L_000001fca1d4df50 .functor OR 1, L_000001fca1de0cd0, L_000001fca1de1810, C4<0>, C4<0>;
L_000001fca1d4db60 .functor AND 1, L_000001fca1de1630, L_000001fca1de0690, C4<1>, C4<1>;
L_000001fca1d4d700 .functor NOT 1, v000001fca1d86530_0, C4<0>, C4<0>, C4<0>;
L_000001fca1d4d310 .functor OR 1, L_000001fca1de04b0, L_000001fca1de05f0, C4<0>, C4<0>;
L_000001fca1d4d1c0 .functor OR 1, L_000001fca1d4d310, L_000001fca1de1590, C4<0>, C4<0>;
L_000001fca1d4d620 .functor OR 1, L_000001fca1de1bd0, L_000001fca1de1c70, C4<0>, C4<0>;
L_000001fca1d4d2a0 .functor AND 1, L_000001fca1de1950, L_000001fca1d4d620, C4<1>, C4<1>;
L_000001fca1d4d5b0 .functor OR 1, L_000001fca1de69f0, L_000001fca1de6db0, C4<0>, C4<0>;
L_000001fca1d4d540 .functor AND 1, L_000001fca1de6630, L_000001fca1d4d5b0, C4<1>, C4<1>;
L_000001fca1d4d690 .functor NOT 1, L_000001fca1d4d460, C4<0>, C4<0>, C4<0>;
v000001fca1d4a320_0 .net "ALUOp", 3 0, v000001fca1d18c50_0;  1 drivers
v000001fca1d4a3c0_0 .net "ALUResult", 31 0, v000001fca1d49a60_0;  1 drivers
v000001fca1d4a460_0 .net "ALUSrc", 0 0, v000001fca1d187f0_0;  1 drivers
v000001fca1d4a500_0 .net "ALUin2", 31 0, L_000001fca1de7990;  1 drivers
v000001fca1d826f0_0 .net "MemReadEn", 0 0, v000001fca1d18a70_0;  1 drivers
v000001fca1d82790_0 .net "MemWriteEn", 0 0, v000001fca1d18930_0;  1 drivers
v000001fca1d81b10_0 .net "MemtoReg", 0 0, v000001fca1d19290_0;  1 drivers
v000001fca1d82dd0_0 .net "PC", 31 0, v000001fca1d4a140_0;  alias, 1 drivers
v000001fca1d830f0_0 .net "PCPlus1", 31 0, L_000001fca1de19f0;  1 drivers
v000001fca1d83410_0 .net "PCsrc", 0 0, v000001fca1d4a960_0;  1 drivers
v000001fca1d82b50_0 .net "RegDst", 0 0, v000001fca1d18b10_0;  1 drivers
v000001fca1d81cf0_0 .net "RegWriteEn", 0 0, v000001fca1d19330_0;  1 drivers
v000001fca1d820b0_0 .net "WriteRegister", 4 0, L_000001fca1de1d10;  1 drivers
v000001fca1d82150_0 .net *"_ivl_0", 0 0, L_000001fca1d4de00;  1 drivers
L_000001fca1d87ef0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fca1d834b0_0 .net/2u *"_ivl_10", 4 0, L_000001fca1d87ef0;  1 drivers
L_000001fca1d882e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca1d81d90_0 .net *"_ivl_101", 15 0, L_000001fca1d882e0;  1 drivers
v000001fca1d82f10_0 .net *"_ivl_102", 31 0, L_000001fca1de1450;  1 drivers
L_000001fca1d88328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca1d82fb0_0 .net *"_ivl_105", 25 0, L_000001fca1d88328;  1 drivers
L_000001fca1d88370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca1d82ab0_0 .net/2u *"_ivl_106", 31 0, L_000001fca1d88370;  1 drivers
v000001fca1d82d30_0 .net *"_ivl_108", 0 0, L_000001fca1de1630;  1 drivers
L_000001fca1d883b8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001fca1d83050_0 .net/2u *"_ivl_110", 5 0, L_000001fca1d883b8;  1 drivers
v000001fca1d816b0_0 .net *"_ivl_112", 0 0, L_000001fca1de0690;  1 drivers
v000001fca1d81bb0_0 .net *"_ivl_115", 0 0, L_000001fca1d4db60;  1 drivers
v000001fca1d82830_0 .net *"_ivl_116", 47 0, L_000001fca1de0b90;  1 drivers
L_000001fca1d88400 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca1d82bf0_0 .net *"_ivl_119", 15 0, L_000001fca1d88400;  1 drivers
L_000001fca1d87f38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fca1d825b0_0 .net/2u *"_ivl_12", 5 0, L_000001fca1d87f38;  1 drivers
v000001fca1d828d0_0 .net *"_ivl_120", 47 0, L_000001fca1de0050;  1 drivers
L_000001fca1d88448 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca1d821f0_0 .net *"_ivl_123", 15 0, L_000001fca1d88448;  1 drivers
v000001fca1d81e30_0 .net *"_ivl_125", 0 0, L_000001fca1de1a90;  1 drivers
v000001fca1d81f70_0 .net *"_ivl_126", 31 0, L_000001fca1de0c30;  1 drivers
v000001fca1d82c90_0 .net *"_ivl_128", 47 0, L_000001fca1de0d70;  1 drivers
v000001fca1d81c50_0 .net *"_ivl_130", 47 0, L_000001fca1de00f0;  1 drivers
v000001fca1d83230_0 .net *"_ivl_132", 47 0, L_000001fca1de11d0;  1 drivers
v000001fca1d83550_0 .net *"_ivl_134", 47 0, L_000001fca1de0370;  1 drivers
v000001fca1d83190_0 .net *"_ivl_14", 0 0, L_000001fca1d86a30;  1 drivers
v000001fca1d82970_0 .net *"_ivl_140", 0 0, L_000001fca1d4d700;  1 drivers
L_000001fca1d884d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca1d832d0_0 .net/2u *"_ivl_142", 31 0, L_000001fca1d884d8;  1 drivers
L_000001fca1d885b0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001fca1d81ed0_0 .net/2u *"_ivl_146", 5 0, L_000001fca1d885b0;  1 drivers
v000001fca1d81750_0 .net *"_ivl_148", 0 0, L_000001fca1de04b0;  1 drivers
L_000001fca1d885f8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001fca1d83370_0 .net/2u *"_ivl_150", 5 0, L_000001fca1d885f8;  1 drivers
v000001fca1d817f0_0 .net *"_ivl_152", 0 0, L_000001fca1de05f0;  1 drivers
v000001fca1d82e70_0 .net *"_ivl_155", 0 0, L_000001fca1d4d310;  1 drivers
L_000001fca1d88640 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001fca1d82650_0 .net/2u *"_ivl_156", 5 0, L_000001fca1d88640;  1 drivers
v000001fca1d819d0_0 .net *"_ivl_158", 0 0, L_000001fca1de1590;  1 drivers
L_000001fca1d87f80 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001fca1d82010_0 .net/2u *"_ivl_16", 4 0, L_000001fca1d87f80;  1 drivers
v000001fca1d82a10_0 .net *"_ivl_161", 0 0, L_000001fca1d4d1c0;  1 drivers
L_000001fca1d88688 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca1d81890_0 .net/2u *"_ivl_162", 15 0, L_000001fca1d88688;  1 drivers
v000001fca1d81930_0 .net *"_ivl_164", 31 0, L_000001fca1de16d0;  1 drivers
v000001fca1d82290_0 .net *"_ivl_167", 0 0, L_000001fca1de0e10;  1 drivers
v000001fca1d81a70_0 .net *"_ivl_168", 15 0, L_000001fca1de0ff0;  1 drivers
v000001fca1d82330_0 .net *"_ivl_170", 31 0, L_000001fca1de1090;  1 drivers
v000001fca1d823d0_0 .net *"_ivl_174", 31 0, L_000001fca1de18b0;  1 drivers
L_000001fca1d886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca1d82470_0 .net *"_ivl_177", 25 0, L_000001fca1d886d0;  1 drivers
L_000001fca1d88718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca1d82510_0 .net/2u *"_ivl_178", 31 0, L_000001fca1d88718;  1 drivers
v000001fca1d84200_0 .net *"_ivl_180", 0 0, L_000001fca1de1950;  1 drivers
L_000001fca1d88760 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fca1d83ee0_0 .net/2u *"_ivl_182", 5 0, L_000001fca1d88760;  1 drivers
v000001fca1d851a0_0 .net *"_ivl_184", 0 0, L_000001fca1de1bd0;  1 drivers
L_000001fca1d887a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fca1d836c0_0 .net/2u *"_ivl_186", 5 0, L_000001fca1d887a8;  1 drivers
v000001fca1d83b20_0 .net *"_ivl_188", 0 0, L_000001fca1de1c70;  1 drivers
v000001fca1d842a0_0 .net *"_ivl_19", 4 0, L_000001fca1d86ad0;  1 drivers
v000001fca1d840c0_0 .net *"_ivl_191", 0 0, L_000001fca1d4d620;  1 drivers
v000001fca1d84b60_0 .net *"_ivl_193", 0 0, L_000001fca1d4d2a0;  1 drivers
L_000001fca1d887f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fca1d84340_0 .net/2u *"_ivl_194", 5 0, L_000001fca1d887f0;  1 drivers
v000001fca1d852e0_0 .net *"_ivl_196", 0 0, L_000001fca1de6c70;  1 drivers
L_000001fca1d88838 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fca1d85380_0 .net/2u *"_ivl_198", 31 0, L_000001fca1d88838;  1 drivers
L_000001fca1d87ea8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fca1d838a0_0 .net/2u *"_ivl_2", 5 0, L_000001fca1d87ea8;  1 drivers
v000001fca1d85100_0 .net *"_ivl_20", 4 0, L_000001fca1d86b70;  1 drivers
v000001fca1d83d00_0 .net *"_ivl_200", 31 0, L_000001fca1de6130;  1 drivers
v000001fca1d85240_0 .net *"_ivl_204", 31 0, L_000001fca1de7ad0;  1 drivers
L_000001fca1d88880 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca1d84480_0 .net *"_ivl_207", 25 0, L_000001fca1d88880;  1 drivers
L_000001fca1d888c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca1d83da0_0 .net/2u *"_ivl_208", 31 0, L_000001fca1d888c8;  1 drivers
v000001fca1d83bc0_0 .net *"_ivl_210", 0 0, L_000001fca1de6630;  1 drivers
L_000001fca1d88910 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fca1d843e0_0 .net/2u *"_ivl_212", 5 0, L_000001fca1d88910;  1 drivers
v000001fca1d84520_0 .net *"_ivl_214", 0 0, L_000001fca1de69f0;  1 drivers
L_000001fca1d88958 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fca1d83760_0 .net/2u *"_ivl_216", 5 0, L_000001fca1d88958;  1 drivers
v000001fca1d83e40_0 .net *"_ivl_218", 0 0, L_000001fca1de6db0;  1 drivers
v000001fca1d845c0_0 .net *"_ivl_221", 0 0, L_000001fca1d4d5b0;  1 drivers
v000001fca1d84840_0 .net *"_ivl_223", 0 0, L_000001fca1d4d540;  1 drivers
L_000001fca1d889a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fca1d84980_0 .net/2u *"_ivl_224", 5 0, L_000001fca1d889a0;  1 drivers
v000001fca1d84660_0 .net *"_ivl_226", 0 0, L_000001fca1de6a90;  1 drivers
v000001fca1d83f80_0 .net *"_ivl_228", 31 0, L_000001fca1de6b30;  1 drivers
v000001fca1d84700_0 .net *"_ivl_24", 0 0, L_000001fca1d4de70;  1 drivers
L_000001fca1d87fc8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fca1d847a0_0 .net/2u *"_ivl_26", 4 0, L_000001fca1d87fc8;  1 drivers
v000001fca1d84c00_0 .net *"_ivl_29", 4 0, L_000001fca1d86d50;  1 drivers
v000001fca1d848e0_0 .net *"_ivl_32", 0 0, L_000001fca1d4e0a0;  1 drivers
L_000001fca1d88010 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fca1d84a20_0 .net/2u *"_ivl_34", 4 0, L_000001fca1d88010;  1 drivers
v000001fca1d84020_0 .net *"_ivl_37", 4 0, L_000001fca1d86e90;  1 drivers
v000001fca1d84e80_0 .net *"_ivl_40", 0 0, L_000001fca1d4d9a0;  1 drivers
L_000001fca1d88058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca1d85420_0 .net/2u *"_ivl_42", 15 0, L_000001fca1d88058;  1 drivers
v000001fca1d84ca0_0 .net *"_ivl_45", 15 0, L_000001fca1de0af0;  1 drivers
v000001fca1d84ac0_0 .net *"_ivl_48", 0 0, L_000001fca1d4dfc0;  1 drivers
v000001fca1d85560_0 .net *"_ivl_5", 5 0, L_000001fca1d86990;  1 drivers
L_000001fca1d880a0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca1d84160_0 .net/2u *"_ivl_50", 36 0, L_000001fca1d880a0;  1 drivers
L_000001fca1d880e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca1d84d40_0 .net/2u *"_ivl_52", 31 0, L_000001fca1d880e8;  1 drivers
v000001fca1d854c0_0 .net *"_ivl_55", 4 0, L_000001fca1de0410;  1 drivers
v000001fca1d84de0_0 .net *"_ivl_56", 36 0, L_000001fca1de14f0;  1 drivers
v000001fca1d83800_0 .net *"_ivl_58", 36 0, L_000001fca1de1310;  1 drivers
v000001fca1d83940_0 .net *"_ivl_62", 0 0, L_000001fca1d4d380;  1 drivers
L_000001fca1d88130 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fca1d839e0_0 .net/2u *"_ivl_64", 5 0, L_000001fca1d88130;  1 drivers
v000001fca1d84f20_0 .net *"_ivl_67", 5 0, L_000001fca1de1db0;  1 drivers
v000001fca1d83c60_0 .net *"_ivl_70", 0 0, L_000001fca1d4e030;  1 drivers
L_000001fca1d88178 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca1d84fc0_0 .net/2u *"_ivl_72", 57 0, L_000001fca1d88178;  1 drivers
L_000001fca1d881c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca1d83a80_0 .net/2u *"_ivl_74", 31 0, L_000001fca1d881c0;  1 drivers
v000001fca1d85060_0 .net *"_ivl_77", 25 0, L_000001fca1de0f50;  1 drivers
v000001fca1d87250_0 .net *"_ivl_78", 57 0, L_000001fca1de02d0;  1 drivers
v000001fca1d85810_0 .net *"_ivl_8", 0 0, L_000001fca1d4d850;  1 drivers
v000001fca1d86710_0 .net *"_ivl_80", 57 0, L_000001fca1de0230;  1 drivers
L_000001fca1d88208 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fca1d86350_0 .net/2u *"_ivl_84", 31 0, L_000001fca1d88208;  1 drivers
L_000001fca1d88250 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fca1d85f90_0 .net/2u *"_ivl_88", 5 0, L_000001fca1d88250;  1 drivers
v000001fca1d86cb0_0 .net *"_ivl_90", 0 0, L_000001fca1de0cd0;  1 drivers
L_000001fca1d88298 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fca1d863f0_0 .net/2u *"_ivl_92", 5 0, L_000001fca1d88298;  1 drivers
v000001fca1d85bd0_0 .net *"_ivl_94", 0 0, L_000001fca1de1810;  1 drivers
v000001fca1d874d0_0 .net *"_ivl_97", 0 0, L_000001fca1d4df50;  1 drivers
v000001fca1d87110_0 .net *"_ivl_98", 47 0, L_000001fca1de1130;  1 drivers
v000001fca1d85e50_0 .net "adderResult", 31 0, L_000001fca1de1770;  1 drivers
v000001fca1d87570_0 .net "address", 31 0, L_000001fca1ddff10;  1 drivers
v000001fca1d859f0_0 .net "clk", 0 0, L_000001fca1d4d460;  alias, 1 drivers
v000001fca1d87070_0 .var "cycles_consumed", 31 0;
v000001fca1d856d0_0 .net "extImm", 31 0, L_000001fca1de1270;  1 drivers
v000001fca1d865d0_0 .net "funct", 5 0, L_000001fca1de0910;  1 drivers
v000001fca1d85a90_0 .net "hlt", 0 0, v000001fca1d191f0_0;  1 drivers
v000001fca1d86fd0_0 .net "imm", 15 0, L_000001fca1de13b0;  1 drivers
v000001fca1d871b0_0 .net "immediate", 31 0, L_000001fca1de6450;  1 drivers
v000001fca1d86670_0 .net "input_clk", 0 0, v000001fca1d86210_0;  1 drivers
v000001fca1d86030_0 .net "instruction", 31 0, L_000001fca1de0a50;  1 drivers
v000001fca1d872f0_0 .net "memoryReadData", 31 0, v000001fca1d4a5a0_0;  1 drivers
v000001fca1d85c70_0 .net "nextPC", 31 0, L_000001fca1de0190;  1 drivers
v000001fca1d85770_0 .net "opcode", 5 0, L_000001fca1d868f0;  1 drivers
v000001fca1d85b30_0 .net "rd", 4 0, L_000001fca1d86c10;  1 drivers
v000001fca1d867b0_0 .net "readData1", 31 0, L_000001fca1d4d230;  1 drivers
v000001fca1d87390_0 .net "readData1_w", 31 0, L_000001fca1de7490;  1 drivers
v000001fca1d858b0_0 .net "readData2", 31 0, L_000001fca1d4d930;  1 drivers
v000001fca1d85950_0 .net "rs", 4 0, L_000001fca1d86df0;  1 drivers
v000001fca1d85d10_0 .net "rst", 0 0, v000001fca1d86530_0;  1 drivers
v000001fca1d85ef0_0 .net "rt", 4 0, L_000001fca1d86f30;  1 drivers
v000001fca1d87430_0 .net "shamt", 31 0, L_000001fca1ddffb0;  1 drivers
v000001fca1d85db0_0 .net "wire_instruction", 31 0, L_000001fca1d4d4d0;  1 drivers
v000001fca1d860d0_0 .net "writeData", 31 0, L_000001fca1de73f0;  1 drivers
v000001fca1d86850_0 .net "zero", 0 0, L_000001fca1de6810;  1 drivers
L_000001fca1d86990 .part L_000001fca1de0a50, 26, 6;
L_000001fca1d868f0 .functor MUXZ 6, L_000001fca1d86990, L_000001fca1d87ea8, L_000001fca1d4de00, C4<>;
L_000001fca1d86a30 .cmp/eq 6, L_000001fca1d868f0, L_000001fca1d87f38;
L_000001fca1d86ad0 .part L_000001fca1de0a50, 11, 5;
L_000001fca1d86b70 .functor MUXZ 5, L_000001fca1d86ad0, L_000001fca1d87f80, L_000001fca1d86a30, C4<>;
L_000001fca1d86c10 .functor MUXZ 5, L_000001fca1d86b70, L_000001fca1d87ef0, L_000001fca1d4d850, C4<>;
L_000001fca1d86d50 .part L_000001fca1de0a50, 21, 5;
L_000001fca1d86df0 .functor MUXZ 5, L_000001fca1d86d50, L_000001fca1d87fc8, L_000001fca1d4de70, C4<>;
L_000001fca1d86e90 .part L_000001fca1de0a50, 16, 5;
L_000001fca1d86f30 .functor MUXZ 5, L_000001fca1d86e90, L_000001fca1d88010, L_000001fca1d4e0a0, C4<>;
L_000001fca1de0af0 .part L_000001fca1de0a50, 0, 16;
L_000001fca1de13b0 .functor MUXZ 16, L_000001fca1de0af0, L_000001fca1d88058, L_000001fca1d4d9a0, C4<>;
L_000001fca1de0410 .part L_000001fca1de0a50, 6, 5;
L_000001fca1de14f0 .concat [ 5 32 0 0], L_000001fca1de0410, L_000001fca1d880e8;
L_000001fca1de1310 .functor MUXZ 37, L_000001fca1de14f0, L_000001fca1d880a0, L_000001fca1d4dfc0, C4<>;
L_000001fca1ddffb0 .part L_000001fca1de1310, 0, 32;
L_000001fca1de1db0 .part L_000001fca1de0a50, 0, 6;
L_000001fca1de0910 .functor MUXZ 6, L_000001fca1de1db0, L_000001fca1d88130, L_000001fca1d4d380, C4<>;
L_000001fca1de0f50 .part L_000001fca1de0a50, 0, 26;
L_000001fca1de02d0 .concat [ 26 32 0 0], L_000001fca1de0f50, L_000001fca1d881c0;
L_000001fca1de0230 .functor MUXZ 58, L_000001fca1de02d0, L_000001fca1d88178, L_000001fca1d4e030, C4<>;
L_000001fca1ddff10 .part L_000001fca1de0230, 0, 32;
L_000001fca1de19f0 .arith/sum 32, v000001fca1d4a140_0, L_000001fca1d88208;
L_000001fca1de0cd0 .cmp/eq 6, L_000001fca1d868f0, L_000001fca1d88250;
L_000001fca1de1810 .cmp/eq 6, L_000001fca1d868f0, L_000001fca1d88298;
L_000001fca1de1130 .concat [ 32 16 0 0], L_000001fca1ddff10, L_000001fca1d882e0;
L_000001fca1de1450 .concat [ 6 26 0 0], L_000001fca1d868f0, L_000001fca1d88328;
L_000001fca1de1630 .cmp/eq 32, L_000001fca1de1450, L_000001fca1d88370;
L_000001fca1de0690 .cmp/eq 6, L_000001fca1de0910, L_000001fca1d883b8;
L_000001fca1de0b90 .concat [ 32 16 0 0], L_000001fca1d4d230, L_000001fca1d88400;
L_000001fca1de0050 .concat [ 32 16 0 0], v000001fca1d4a140_0, L_000001fca1d88448;
L_000001fca1de1a90 .part L_000001fca1de13b0, 15, 1;
LS_000001fca1de0c30_0_0 .concat [ 1 1 1 1], L_000001fca1de1a90, L_000001fca1de1a90, L_000001fca1de1a90, L_000001fca1de1a90;
LS_000001fca1de0c30_0_4 .concat [ 1 1 1 1], L_000001fca1de1a90, L_000001fca1de1a90, L_000001fca1de1a90, L_000001fca1de1a90;
LS_000001fca1de0c30_0_8 .concat [ 1 1 1 1], L_000001fca1de1a90, L_000001fca1de1a90, L_000001fca1de1a90, L_000001fca1de1a90;
LS_000001fca1de0c30_0_12 .concat [ 1 1 1 1], L_000001fca1de1a90, L_000001fca1de1a90, L_000001fca1de1a90, L_000001fca1de1a90;
LS_000001fca1de0c30_0_16 .concat [ 1 1 1 1], L_000001fca1de1a90, L_000001fca1de1a90, L_000001fca1de1a90, L_000001fca1de1a90;
LS_000001fca1de0c30_0_20 .concat [ 1 1 1 1], L_000001fca1de1a90, L_000001fca1de1a90, L_000001fca1de1a90, L_000001fca1de1a90;
LS_000001fca1de0c30_0_24 .concat [ 1 1 1 1], L_000001fca1de1a90, L_000001fca1de1a90, L_000001fca1de1a90, L_000001fca1de1a90;
LS_000001fca1de0c30_0_28 .concat [ 1 1 1 1], L_000001fca1de1a90, L_000001fca1de1a90, L_000001fca1de1a90, L_000001fca1de1a90;
LS_000001fca1de0c30_1_0 .concat [ 4 4 4 4], LS_000001fca1de0c30_0_0, LS_000001fca1de0c30_0_4, LS_000001fca1de0c30_0_8, LS_000001fca1de0c30_0_12;
LS_000001fca1de0c30_1_4 .concat [ 4 4 4 4], LS_000001fca1de0c30_0_16, LS_000001fca1de0c30_0_20, LS_000001fca1de0c30_0_24, LS_000001fca1de0c30_0_28;
L_000001fca1de0c30 .concat [ 16 16 0 0], LS_000001fca1de0c30_1_0, LS_000001fca1de0c30_1_4;
L_000001fca1de0d70 .concat [ 16 32 0 0], L_000001fca1de13b0, L_000001fca1de0c30;
L_000001fca1de00f0 .arith/sum 48, L_000001fca1de0050, L_000001fca1de0d70;
L_000001fca1de11d0 .functor MUXZ 48, L_000001fca1de00f0, L_000001fca1de0b90, L_000001fca1d4db60, C4<>;
L_000001fca1de0370 .functor MUXZ 48, L_000001fca1de11d0, L_000001fca1de1130, L_000001fca1d4df50, C4<>;
L_000001fca1de1770 .part L_000001fca1de0370, 0, 32;
L_000001fca1de0190 .functor MUXZ 32, L_000001fca1de19f0, L_000001fca1de1770, v000001fca1d4a960_0, C4<>;
L_000001fca1de0a50 .functor MUXZ 32, L_000001fca1d4d4d0, L_000001fca1d884d8, L_000001fca1d4d700, C4<>;
L_000001fca1de04b0 .cmp/eq 6, L_000001fca1d868f0, L_000001fca1d885b0;
L_000001fca1de05f0 .cmp/eq 6, L_000001fca1d868f0, L_000001fca1d885f8;
L_000001fca1de1590 .cmp/eq 6, L_000001fca1d868f0, L_000001fca1d88640;
L_000001fca1de16d0 .concat [ 16 16 0 0], L_000001fca1de13b0, L_000001fca1d88688;
L_000001fca1de0e10 .part L_000001fca1de13b0, 15, 1;
LS_000001fca1de0ff0_0_0 .concat [ 1 1 1 1], L_000001fca1de0e10, L_000001fca1de0e10, L_000001fca1de0e10, L_000001fca1de0e10;
LS_000001fca1de0ff0_0_4 .concat [ 1 1 1 1], L_000001fca1de0e10, L_000001fca1de0e10, L_000001fca1de0e10, L_000001fca1de0e10;
LS_000001fca1de0ff0_0_8 .concat [ 1 1 1 1], L_000001fca1de0e10, L_000001fca1de0e10, L_000001fca1de0e10, L_000001fca1de0e10;
LS_000001fca1de0ff0_0_12 .concat [ 1 1 1 1], L_000001fca1de0e10, L_000001fca1de0e10, L_000001fca1de0e10, L_000001fca1de0e10;
L_000001fca1de0ff0 .concat [ 4 4 4 4], LS_000001fca1de0ff0_0_0, LS_000001fca1de0ff0_0_4, LS_000001fca1de0ff0_0_8, LS_000001fca1de0ff0_0_12;
L_000001fca1de1090 .concat [ 16 16 0 0], L_000001fca1de13b0, L_000001fca1de0ff0;
L_000001fca1de1270 .functor MUXZ 32, L_000001fca1de1090, L_000001fca1de16d0, L_000001fca1d4d1c0, C4<>;
L_000001fca1de18b0 .concat [ 6 26 0 0], L_000001fca1d868f0, L_000001fca1d886d0;
L_000001fca1de1950 .cmp/eq 32, L_000001fca1de18b0, L_000001fca1d88718;
L_000001fca1de1bd0 .cmp/eq 6, L_000001fca1de0910, L_000001fca1d88760;
L_000001fca1de1c70 .cmp/eq 6, L_000001fca1de0910, L_000001fca1d887a8;
L_000001fca1de6c70 .cmp/eq 6, L_000001fca1d868f0, L_000001fca1d887f0;
L_000001fca1de6130 .functor MUXZ 32, L_000001fca1de1270, L_000001fca1d88838, L_000001fca1de6c70, C4<>;
L_000001fca1de6450 .functor MUXZ 32, L_000001fca1de6130, L_000001fca1ddffb0, L_000001fca1d4d2a0, C4<>;
L_000001fca1de7ad0 .concat [ 6 26 0 0], L_000001fca1d868f0, L_000001fca1d88880;
L_000001fca1de6630 .cmp/eq 32, L_000001fca1de7ad0, L_000001fca1d888c8;
L_000001fca1de69f0 .cmp/eq 6, L_000001fca1de0910, L_000001fca1d88910;
L_000001fca1de6db0 .cmp/eq 6, L_000001fca1de0910, L_000001fca1d88958;
L_000001fca1de6a90 .cmp/eq 6, L_000001fca1d868f0, L_000001fca1d889a0;
L_000001fca1de6b30 .functor MUXZ 32, L_000001fca1d4d230, v000001fca1d4a140_0, L_000001fca1de6a90, C4<>;
L_000001fca1de7490 .functor MUXZ 32, L_000001fca1de6b30, L_000001fca1d4d930, L_000001fca1d4d540, C4<>;
S_000001fca1d0f440 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001fca1d0f2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fca1d08bc0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fca1d4d3f0 .functor NOT 1, v000001fca1d187f0_0, C4<0>, C4<0>, C4<0>;
v000001fca1d18750_0 .net *"_ivl_0", 0 0, L_000001fca1d4d3f0;  1 drivers
v000001fca1d19470_0 .net "in1", 31 0, L_000001fca1d4d930;  alias, 1 drivers
v000001fca1d19150_0 .net "in2", 31 0, L_000001fca1de6450;  alias, 1 drivers
v000001fca1d19650_0 .net "out", 31 0, L_000001fca1de7990;  alias, 1 drivers
v000001fca1d186b0_0 .net "s", 0 0, v000001fca1d187f0_0;  alias, 1 drivers
L_000001fca1de7990 .functor MUXZ 32, L_000001fca1de6450, L_000001fca1d4d930, L_000001fca1d4d3f0, C4<>;
S_000001fca1cb63d0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001fca1d0f2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001fca1d48b90 .param/l "RType" 0 4 2, C4<000000>;
P_000001fca1d48bc8 .param/l "add" 0 4 5, C4<100000>;
P_000001fca1d48c00 .param/l "addi" 0 4 8, C4<001000>;
P_000001fca1d48c38 .param/l "addu" 0 4 5, C4<100001>;
P_000001fca1d48c70 .param/l "and_" 0 4 5, C4<100100>;
P_000001fca1d48ca8 .param/l "andi" 0 4 8, C4<001100>;
P_000001fca1d48ce0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fca1d48d18 .param/l "bne" 0 4 10, C4<000101>;
P_000001fca1d48d50 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fca1d48d88 .param/l "j" 0 4 12, C4<000010>;
P_000001fca1d48dc0 .param/l "jal" 0 4 12, C4<000011>;
P_000001fca1d48df8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fca1d48e30 .param/l "lw" 0 4 8, C4<100011>;
P_000001fca1d48e68 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fca1d48ea0 .param/l "or_" 0 4 5, C4<100101>;
P_000001fca1d48ed8 .param/l "ori" 0 4 8, C4<001101>;
P_000001fca1d48f10 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fca1d48f48 .param/l "sll" 0 4 6, C4<000000>;
P_000001fca1d48f80 .param/l "slt" 0 4 5, C4<101010>;
P_000001fca1d48fb8 .param/l "slti" 0 4 8, C4<101010>;
P_000001fca1d48ff0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fca1d49028 .param/l "sub" 0 4 5, C4<100010>;
P_000001fca1d49060 .param/l "subu" 0 4 5, C4<100011>;
P_000001fca1d49098 .param/l "sw" 0 4 8, C4<101011>;
P_000001fca1d490d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fca1d49108 .param/l "xori" 0 4 8, C4<001110>;
v000001fca1d18c50_0 .var "ALUOp", 3 0;
v000001fca1d187f0_0 .var "ALUSrc", 0 0;
v000001fca1d18a70_0 .var "MemReadEn", 0 0;
v000001fca1d18930_0 .var "MemWriteEn", 0 0;
v000001fca1d19290_0 .var "MemtoReg", 0 0;
v000001fca1d18b10_0 .var "RegDst", 0 0;
v000001fca1d19330_0 .var "RegWriteEn", 0 0;
v000001fca1d198d0_0 .net "funct", 5 0, L_000001fca1de0910;  alias, 1 drivers
v000001fca1d191f0_0 .var "hlt", 0 0;
v000001fca1d196f0_0 .net "opcode", 5 0, L_000001fca1d868f0;  alias, 1 drivers
v000001fca1d19a10_0 .net "rst", 0 0, v000001fca1d86530_0;  alias, 1 drivers
E_000001fca1d08800 .event anyedge, v000001fca1d19a10_0, v000001fca1d196f0_0, v000001fca1d198d0_0;
S_000001fca1cb6560 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001fca1d0f2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001fca1d08cc0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001fca1d4d4d0 .functor BUFZ 32, L_000001fca1de1b30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fca1d19790_0 .net "Data_Out", 31 0, L_000001fca1d4d4d0;  alias, 1 drivers
v000001fca1d1a050 .array "InstMem", 0 1023, 31 0;
v000001fca1d19dd0_0 .net *"_ivl_0", 31 0, L_000001fca1de1b30;  1 drivers
v000001fca1d19ab0_0 .net *"_ivl_3", 9 0, L_000001fca1de0550;  1 drivers
v000001fca1d19b50_0 .net *"_ivl_4", 11 0, L_000001fca1de09b0;  1 drivers
L_000001fca1d88490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fca1d19f10_0 .net *"_ivl_7", 1 0, L_000001fca1d88490;  1 drivers
v000001fca1d18bb0_0 .net "addr", 31 0, v000001fca1d4a140_0;  alias, 1 drivers
v000001fca1d19bf0_0 .var/i "i", 31 0;
L_000001fca1de1b30 .array/port v000001fca1d1a050, L_000001fca1de09b0;
L_000001fca1de0550 .part v000001fca1d4a140_0, 0, 10;
L_000001fca1de09b0 .concat [ 10 2 0 0], L_000001fca1de0550, L_000001fca1d88490;
S_000001fca1ac69a0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001fca1d0f2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001fca1d4d230 .functor BUFZ 32, L_000001fca1de0eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fca1d4d930 .functor BUFZ 32, L_000001fca1de07d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fca1d1a0f0_0 .net *"_ivl_0", 31 0, L_000001fca1de0eb0;  1 drivers
v000001fca1d18e30_0 .net *"_ivl_10", 6 0, L_000001fca1de0870;  1 drivers
L_000001fca1d88568 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fca1d1a190_0 .net *"_ivl_13", 1 0, L_000001fca1d88568;  1 drivers
v000001fca1cf5df0_0 .net *"_ivl_2", 6 0, L_000001fca1de0730;  1 drivers
L_000001fca1d88520 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fca1cf5670_0 .net *"_ivl_5", 1 0, L_000001fca1d88520;  1 drivers
v000001fca1d4abe0_0 .net *"_ivl_8", 31 0, L_000001fca1de07d0;  1 drivers
v000001fca1d49ce0_0 .net "clk", 0 0, L_000001fca1d4d460;  alias, 1 drivers
v000001fca1d4a780_0 .var/i "i", 31 0;
v000001fca1d4aa00_0 .net "readData1", 31 0, L_000001fca1d4d230;  alias, 1 drivers
v000001fca1d49240_0 .net "readData2", 31 0, L_000001fca1d4d930;  alias, 1 drivers
v000001fca1d496a0_0 .net "readRegister1", 4 0, L_000001fca1d86df0;  alias, 1 drivers
v000001fca1d4a820_0 .net "readRegister2", 4 0, L_000001fca1d86f30;  alias, 1 drivers
v000001fca1d49920 .array "registers", 31 0, 31 0;
v000001fca1d4a280_0 .net "rst", 0 0, v000001fca1d86530_0;  alias, 1 drivers
v000001fca1d49b00_0 .net "we", 0 0, v000001fca1d19330_0;  alias, 1 drivers
v000001fca1d49ec0_0 .net "writeData", 31 0, L_000001fca1de73f0;  alias, 1 drivers
v000001fca1d4a8c0_0 .net "writeRegister", 4 0, L_000001fca1de1d10;  alias, 1 drivers
E_000001fca1d08640/0 .event negedge, v000001fca1d19a10_0;
E_000001fca1d08640/1 .event posedge, v000001fca1d49ce0_0;
E_000001fca1d08640 .event/or E_000001fca1d08640/0, E_000001fca1d08640/1;
L_000001fca1de0eb0 .array/port v000001fca1d49920, L_000001fca1de0730;
L_000001fca1de0730 .concat [ 5 2 0 0], L_000001fca1d86df0, L_000001fca1d88520;
L_000001fca1de07d0 .array/port v000001fca1d49920, L_000001fca1de0870;
L_000001fca1de0870 .concat [ 5 2 0 0], L_000001fca1d86f30, L_000001fca1d88568;
S_000001fca1ac6b30 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001fca1ac69a0;
 .timescale 0 0;
v000001fca1d18cf0_0 .var/i "i", 31 0;
S_000001fca1cb5a90 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001fca1d0f2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001fca1d08d00 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001fca1d4dee0 .functor NOT 1, v000001fca1d18b10_0, C4<0>, C4<0>, C4<0>;
v000001fca1d49880_0 .net *"_ivl_0", 0 0, L_000001fca1d4dee0;  1 drivers
v000001fca1d4a1e0_0 .net "in1", 4 0, L_000001fca1d86f30;  alias, 1 drivers
v000001fca1d49560_0 .net "in2", 4 0, L_000001fca1d86c10;  alias, 1 drivers
v000001fca1d49ba0_0 .net "out", 4 0, L_000001fca1de1d10;  alias, 1 drivers
v000001fca1d49e20_0 .net "s", 0 0, v000001fca1d18b10_0;  alias, 1 drivers
L_000001fca1de1d10 .functor MUXZ 5, L_000001fca1d86c10, L_000001fca1d86f30, L_000001fca1d4dee0, C4<>;
S_000001fca1cb5c20 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001fca1d0f2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fca1d08e80 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fca1d4dd90 .functor NOT 1, v000001fca1d19290_0, C4<0>, C4<0>, C4<0>;
v000001fca1d4aaa0_0 .net *"_ivl_0", 0 0, L_000001fca1d4dd90;  1 drivers
v000001fca1d4af00_0 .net "in1", 31 0, v000001fca1d49a60_0;  alias, 1 drivers
v000001fca1d49c40_0 .net "in2", 31 0, v000001fca1d4a5a0_0;  alias, 1 drivers
v000001fca1d49420_0 .net "out", 31 0, L_000001fca1de73f0;  alias, 1 drivers
v000001fca1d4a000_0 .net "s", 0 0, v000001fca1d19290_0;  alias, 1 drivers
L_000001fca1de73f0 .functor MUXZ 32, v000001fca1d4a5a0_0, v000001fca1d49a60_0, L_000001fca1d4dd90, C4<>;
S_000001fca1c9ecd0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001fca1d0f2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001fca1c9ee60 .param/l "ADD" 0 9 12, C4<0000>;
P_000001fca1c9ee98 .param/l "AND" 0 9 12, C4<0010>;
P_000001fca1c9eed0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001fca1c9ef08 .param/l "OR" 0 9 12, C4<0011>;
P_000001fca1c9ef40 .param/l "SGT" 0 9 12, C4<0111>;
P_000001fca1c9ef78 .param/l "SLL" 0 9 12, C4<1000>;
P_000001fca1c9efb0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001fca1c9efe8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001fca1c9f020 .param/l "SUB" 0 9 12, C4<0001>;
P_000001fca1c9f058 .param/l "XOR" 0 9 12, C4<0100>;
P_000001fca1c9f090 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001fca1c9f0c8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001fca1d889e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca1d4afa0_0 .net/2u *"_ivl_0", 31 0, L_000001fca1d889e8;  1 drivers
v000001fca1d49740_0 .net "opSel", 3 0, v000001fca1d18c50_0;  alias, 1 drivers
v000001fca1d4ac80_0 .net "operand1", 31 0, L_000001fca1de7490;  alias, 1 drivers
v000001fca1d4ad20_0 .net "operand2", 31 0, L_000001fca1de7990;  alias, 1 drivers
v000001fca1d49a60_0 .var "result", 31 0;
v000001fca1d4ab40_0 .net "zero", 0 0, L_000001fca1de6810;  alias, 1 drivers
E_000001fca1d09140 .event anyedge, v000001fca1d18c50_0, v000001fca1d4ac80_0, v000001fca1d19650_0;
L_000001fca1de6810 .cmp/eq 32, v000001fca1d49a60_0, L_000001fca1d889e8;
S_000001fca1ce58d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001fca1d0f2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001fca1d810a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001fca1d810d8 .param/l "add" 0 4 5, C4<100000>;
P_000001fca1d81110 .param/l "addi" 0 4 8, C4<001000>;
P_000001fca1d81148 .param/l "addu" 0 4 5, C4<100001>;
P_000001fca1d81180 .param/l "and_" 0 4 5, C4<100100>;
P_000001fca1d811b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001fca1d811f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fca1d81228 .param/l "bne" 0 4 10, C4<000101>;
P_000001fca1d81260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fca1d81298 .param/l "j" 0 4 12, C4<000010>;
P_000001fca1d812d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001fca1d81308 .param/l "jr" 0 4 6, C4<001000>;
P_000001fca1d81340 .param/l "lw" 0 4 8, C4<100011>;
P_000001fca1d81378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fca1d813b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001fca1d813e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001fca1d81420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fca1d81458 .param/l "sll" 0 4 6, C4<000000>;
P_000001fca1d81490 .param/l "slt" 0 4 5, C4<101010>;
P_000001fca1d814c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001fca1d81500 .param/l "srl" 0 4 6, C4<000010>;
P_000001fca1d81538 .param/l "sub" 0 4 5, C4<100010>;
P_000001fca1d81570 .param/l "subu" 0 4 5, C4<100011>;
P_000001fca1d815a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001fca1d815e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fca1d81618 .param/l "xori" 0 4 8, C4<001110>;
v000001fca1d4a960_0 .var "PCsrc", 0 0;
v000001fca1d4a0a0_0 .net "funct", 5 0, L_000001fca1de0910;  alias, 1 drivers
v000001fca1d49600_0 .net "opcode", 5 0, L_000001fca1d868f0;  alias, 1 drivers
v000001fca1d49f60_0 .net "operand1", 31 0, L_000001fca1d4d230;  alias, 1 drivers
v000001fca1d49d80_0 .net "operand2", 31 0, L_000001fca1de7990;  alias, 1 drivers
v000001fca1d4a640_0 .net "rst", 0 0, v000001fca1d86530_0;  alias, 1 drivers
E_000001fca1d08e40/0 .event anyedge, v000001fca1d19a10_0, v000001fca1d196f0_0, v000001fca1d4aa00_0, v000001fca1d19650_0;
E_000001fca1d08e40/1 .event anyedge, v000001fca1d198d0_0;
E_000001fca1d08e40 .event/or E_000001fca1d08e40/0, E_000001fca1d08e40/1;
S_000001fca1ce5a60 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001fca1d0f2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001fca1d4adc0 .array "DataMem", 0 1023, 31 0;
v000001fca1d4ae60_0 .net "address", 31 0, v000001fca1d49a60_0;  alias, 1 drivers
v000001fca1d497e0_0 .net "clock", 0 0, L_000001fca1d4d690;  1 drivers
v000001fca1d4a6e0_0 .net "data", 31 0, L_000001fca1d4d930;  alias, 1 drivers
v000001fca1d499c0_0 .var/i "i", 31 0;
v000001fca1d4a5a0_0 .var "q", 31 0;
v000001fca1d4b040_0 .net "rden", 0 0, v000001fca1d18a70_0;  alias, 1 drivers
v000001fca1d491a0_0 .net "wren", 0 0, v000001fca1d18930_0;  alias, 1 drivers
E_000001fca1d08600 .event posedge, v000001fca1d497e0_0;
S_000001fca1cccf60 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001fca1d0f2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001fca1d09180 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001fca1d492e0_0 .net "PCin", 31 0, L_000001fca1de0190;  alias, 1 drivers
v000001fca1d4a140_0 .var "PCout", 31 0;
v000001fca1d49380_0 .net "clk", 0 0, L_000001fca1d4d460;  alias, 1 drivers
v000001fca1d494c0_0 .net "rst", 0 0, v000001fca1d86530_0;  alias, 1 drivers
    .scope S_000001fca1ce58d0;
T_0 ;
    %wait E_000001fca1d08e40;
    %load/vec4 v000001fca1d4a640_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fca1d4a960_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fca1d49600_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001fca1d49f60_0;
    %load/vec4 v000001fca1d49d80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001fca1d49600_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001fca1d49f60_0;
    %load/vec4 v000001fca1d49d80_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001fca1d49600_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001fca1d49600_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001fca1d49600_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001fca1d4a0a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001fca1d4a960_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001fca1cccf60;
T_1 ;
    %wait E_000001fca1d08640;
    %load/vec4 v000001fca1d494c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fca1d4a140_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fca1d492e0_0;
    %assign/vec4 v000001fca1d4a140_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fca1cb6560;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fca1d19bf0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001fca1d19bf0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fca1d19bf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %load/vec4 v000001fca1d19bf0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fca1d19bf0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d1a050, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001fca1cb63d0;
T_3 ;
    %wait E_000001fca1d08800;
    %load/vec4 v000001fca1d19a10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001fca1d191f0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001fca1d18c50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fca1d187f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fca1d19330_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fca1d18930_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fca1d19290_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fca1d18a70_0, 0;
    %assign/vec4 v000001fca1d18b10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001fca1d191f0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001fca1d18c50_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001fca1d187f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fca1d19330_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fca1d18930_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fca1d19290_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fca1d18a70_0, 0, 1;
    %store/vec4 v000001fca1d18b10_0, 0, 1;
    %load/vec4 v000001fca1d196f0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d191f0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d18b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d19330_0, 0;
    %load/vec4 v000001fca1d198d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fca1d18c50_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fca1d18c50_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fca1d18c50_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fca1d18c50_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fca1d18c50_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fca1d18c50_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fca1d18c50_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001fca1d18c50_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fca1d18c50_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001fca1d18c50_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d187f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001fca1d18c50_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d187f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001fca1d18c50_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fca1d18c50_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d19330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d18b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d187f0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d19330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fca1d18b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d187f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fca1d18c50_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d19330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d187f0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fca1d18c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d19330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d187f0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fca1d18c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d19330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d187f0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fca1d18c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d19330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d187f0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d18a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d19330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d187f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d19290_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d18930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca1d187f0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fca1d18c50_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fca1d18c50_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001fca1ac69a0;
T_4 ;
    %wait E_000001fca1d08640;
    %fork t_1, S_000001fca1ac6b30;
    %jmp t_0;
    .scope S_000001fca1ac6b30;
t_1 ;
    %load/vec4 v000001fca1d4a280_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fca1d18cf0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001fca1d18cf0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fca1d18cf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d49920, 0, 4;
    %load/vec4 v000001fca1d18cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fca1d18cf0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fca1d49b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001fca1d49ec0_0;
    %load/vec4 v000001fca1d4a8c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d49920, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d49920, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001fca1ac69a0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fca1ac69a0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fca1d4a780_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001fca1d4a780_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001fca1d4a780_0;
    %ix/getv/s 4, v000001fca1d4a780_0;
    %load/vec4a v000001fca1d49920, 4;
    %ix/getv/s 4, v000001fca1d4a780_0;
    %load/vec4a v000001fca1d49920, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001fca1d4a780_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fca1d4a780_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001fca1c9ecd0;
T_6 ;
    %wait E_000001fca1d09140;
    %load/vec4 v000001fca1d49740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fca1d49a60_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001fca1d4ac80_0;
    %load/vec4 v000001fca1d4ad20_0;
    %add;
    %assign/vec4 v000001fca1d49a60_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001fca1d4ac80_0;
    %load/vec4 v000001fca1d4ad20_0;
    %sub;
    %assign/vec4 v000001fca1d49a60_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001fca1d4ac80_0;
    %load/vec4 v000001fca1d4ad20_0;
    %and;
    %assign/vec4 v000001fca1d49a60_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001fca1d4ac80_0;
    %load/vec4 v000001fca1d4ad20_0;
    %or;
    %assign/vec4 v000001fca1d49a60_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001fca1d4ac80_0;
    %load/vec4 v000001fca1d4ad20_0;
    %xor;
    %assign/vec4 v000001fca1d49a60_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001fca1d4ac80_0;
    %load/vec4 v000001fca1d4ad20_0;
    %or;
    %inv;
    %assign/vec4 v000001fca1d49a60_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001fca1d4ac80_0;
    %load/vec4 v000001fca1d4ad20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001fca1d49a60_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001fca1d4ad20_0;
    %load/vec4 v000001fca1d4ac80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001fca1d49a60_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001fca1d4ac80_0;
    %ix/getv 4, v000001fca1d4ad20_0;
    %shiftl 4;
    %assign/vec4 v000001fca1d49a60_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001fca1d4ac80_0;
    %ix/getv 4, v000001fca1d4ad20_0;
    %shiftr 4;
    %assign/vec4 v000001fca1d49a60_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001fca1ce5a60;
T_7 ;
    %wait E_000001fca1d08600;
    %load/vec4 v000001fca1d4b040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001fca1d4ae60_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001fca1d4adc0, 4;
    %assign/vec4 v000001fca1d4a5a0_0, 0;
T_7.0 ;
    %load/vec4 v000001fca1d491a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001fca1d4a6e0_0;
    %ix/getv 3, v000001fca1d4ae60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d4adc0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fca1ce5a60;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fca1d499c0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001fca1d499c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fca1d499c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca1d4adc0, 0, 4;
    %load/vec4 v000001fca1d499c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fca1d499c0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001fca1ce5a60;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fca1d499c0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001fca1d499c0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001fca1d499c0_0;
    %load/vec4a v000001fca1d4adc0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001fca1d499c0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001fca1d499c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fca1d499c0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001fca1d0f2b0;
T_10 ;
    %wait E_000001fca1d08640;
    %load/vec4 v000001fca1d85d10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fca1d87070_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001fca1d87070_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001fca1d87070_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001fca1d0ef90;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fca1d86210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fca1d86530_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001fca1d0ef90;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001fca1d86210_0;
    %inv;
    %assign/vec4 v000001fca1d86210_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001fca1d0ef90;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fca1d86530_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fca1d86530_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001fca1d862b0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
