{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 16 00:59:00 2020 " "Info: Processing started: Thu Jul 16 00:59:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/Users/vita/Downloads/fkElevator/clock.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode4_8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decode4_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode4_8 " "Info: Found entity 1: decode4_8" {  } { { "decode4_8.v" "" { Text "C:/Users/vita/Downloads/fkElevator/decode4_8.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenPin.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fenPin.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenPin " "Info: Found entity 1: fenPin" {  } { { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Info: Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pulse2level.V(10) " "Warning (10268): Verilog HDL information at pulse2level.V(10): always construct contains both blocking and non-blocking assignments" {  } { { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse2level.V 1 1 " "Info: Found 1 design units, including 1 entities, in source file pulse2level.V" { { "Info" "ISGN_ENTITY_NAME" "1 pulse2level " "Info: Found entity 1: pulse2level" {  } { { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalDeal.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signalDeal.v" { { "Info" "ISGN_ENTITY_NAME" "1 signalDeal " "Info: Found entity 1: signalDeal" {  } { { "signalDeal.v" "" { Text "C:/Users/vita/Downloads/fkElevator/signalDeal.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transcoderDirect.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file transcoderDirect.v" { { "Info" "ISGN_ENTITY_NAME" "1 transcoderDirect " "Info: Found entity 1: transcoderDirect" {  } { { "transcoderDirect.v" "" { Text "C:/Users/vita/Downloads/fkElevator/transcoderDirect.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "translater.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file translater.v" { { "Info" "ISGN_ENTITY_NAME" "1 translater " "Info: Found entity 1: translater" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file elevator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 elevator " "Info: Found entity 1: elevator" {  } { { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "elevator " "Info: Elaborating entity \"elevator\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transcoderDirect transcoderDirect:inst8 " "Info: Elaborating entity \"transcoderDirect\" for hierarchy \"transcoderDirect:inst8\"" {  } { { "elevator.bdf" "inst8" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { -160 1136 1264 -64 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst3 " "Info: Elaborating entity \"FSM\" for hierarchy \"FSM:inst3\"" {  } { { "elevator.bdf" "inst3" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 40 664 792 136 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst4 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:inst4\"" {  } { { "elevator.bdf" "inst4" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 40 904 1040 136 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(18) " "Warning (10230): Verilog HDL assignment warning at counter.v(18): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(19) " "Warning (10230): Verilog HDL assignment warning at counter.v(19): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "counter.v(17) " "Info (10264): Verilog HDL Case Statement information at counter.v(17): all case item expressions in this case statement are onehot" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 17 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenPin fenPin:inst5 " "Info: Elaborating entity \"fenPin\" for hierarchy \"fenPin:inst5\"" {  } { { "elevator.bdf" "inst5" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 296 432 528 392 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse2level pulse2level:inst2 " "Info: Elaborating entity \"pulse2level\" for hierarchy \"pulse2level:inst2\"" {  } { { "elevator.bdf" "inst2" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 56 408 600 152 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode4_8 decode4_8:inst6 " "Info: Elaborating entity \"decode4_8\" for hierarchy \"decode4_8:inst6\"" {  } { { "elevator.bdf" "inst6" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { -120 576 760 -24 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signalDeal signalDeal:inst " "Info: Elaborating entity \"signalDeal\" for hierarchy \"signalDeal:inst\"" {  } { { "elevator.bdf" "inst" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 72 160 360 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:inst7 " "Info: Elaborating entity \"clock\" for hierarchy \"clock:inst7\"" {  } { { "elevator.bdf" "inst7" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 280 912 1056 408 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(19) " "Warning (10230): Verilog HDL assignment warning at clock.v(19): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/vita/Downloads/fkElevator/clock.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translater translater:inst9 " "Info: Elaborating entity \"translater\" for hierarchy \"translater:inst9\"" {  } { { "elevator.bdf" "inst9" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 464 904 1064 560 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outled translater.v(8) " "Warning (10240): Verilog HDL Always Construct warning at translater.v(8): inferring latch(es) for variable \"outled\", which holds its previous value in one or more paths through the always construct" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outled\[0\] translater.v(11) " "Info (10041): Inferred latch for \"outled\[0\]\" at translater.v(11)" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outled\[1\] translater.v(11) " "Info (10041): Inferred latch for \"outled\[1\]\" at translater.v(11)" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outled\[2\] translater.v(11) " "Info (10041): Inferred latch for \"outled\[2\]\" at translater.v(11)" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outled\[3\] translater.v(11) " "Info (10041): Inferred latch for \"outled\[3\]\" at translater.v(11)" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outled\[4\] translater.v(11) " "Info (10041): Inferred latch for \"outled\[4\]\" at translater.v(11)" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outled\[5\] translater.v(11) " "Info (10041): Inferred latch for \"outled\[5\]\" at translater.v(11)" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outled\[6\] translater.v(11) " "Info (10041): Inferred latch for \"outled\[6\]\" at translater.v(11)" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "translater:inst9\|outled\[0\] " "Warning: Latch translater:inst9\|outled\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:inst4\|sl_reg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:inst4\|sl_reg\[1\]" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "translater:inst9\|outled\[1\] " "Warning: Latch translater:inst9\|outled\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:inst4\|sl_reg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:inst4\|sl_reg\[1\]" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "translater:inst9\|outled\[2\] " "Warning: Latch translater:inst9\|outled\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:inst4\|sl_reg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:inst4\|sl_reg\[1\]" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "translater:inst9\|outled\[3\] " "Warning: Latch translater:inst9\|outled\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:inst4\|sl_reg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:inst4\|sl_reg\[1\]" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "translater:inst9\|outled\[4\] " "Warning: Latch translater:inst9\|outled\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:inst4\|sl_reg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:inst4\|sl_reg\[1\]" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "translater:inst9\|outled\[5\] " "Warning: Latch translater:inst9\|outled\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:inst4\|sl_reg\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:inst4\|sl_reg\[2\]" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "translater:inst9\|outled\[6\] " "Warning: Latch translater:inst9\|outled\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:inst4\|sl_reg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:inst4\|sl_reg\[1\]" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clock:inst7\|sm_seg\[0\] Low " "Critical Warning: Register clock:inst7\|sm_seg\[0\] will power up to Low" {  } { { "clock.v" "" { Text "C:/Users/vita/Downloads/fkElevator/clock.v" 31 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 19 " "Info: 19 registers lost all their fanouts during netlist optimizations. The first 19 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[13\] " "Info: Register \"fenPin:inst5\|timeclk\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[14\] " "Info: Register \"fenPin:inst5\|timeclk\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[15\] " "Info: Register \"fenPin:inst5\|timeclk\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[16\] " "Info: Register \"fenPin:inst5\|timeclk\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[17\] " "Info: Register \"fenPin:inst5\|timeclk\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[18\] " "Info: Register \"fenPin:inst5\|timeclk\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[19\] " "Info: Register \"fenPin:inst5\|timeclk\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[20\] " "Info: Register \"fenPin:inst5\|timeclk\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[21\] " "Info: Register \"fenPin:inst5\|timeclk\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[22\] " "Info: Register \"fenPin:inst5\|timeclk\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[23\] " "Info: Register \"fenPin:inst5\|timeclk\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[24\] " "Info: Register \"fenPin:inst5\|timeclk\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[25\] " "Info: Register \"fenPin:inst5\|timeclk\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[26\] " "Info: Register \"fenPin:inst5\|timeclk\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[27\] " "Info: Register \"fenPin:inst5\|timeclk\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[28\] " "Info: Register \"fenPin:inst5\|timeclk\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[29\] " "Info: Register \"fenPin:inst5\|timeclk\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[30\] " "Info: Register \"fenPin:inst5\|timeclk\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[31\] " "Info: Register \"fenPin:inst5\|timeclk\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Info: Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Info: Implemented 29 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Info: Implemented 108 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vita/Downloads/fkElevator/elevator.map.smsg " "Info: Generated suppressed messages file C:/Users/vita/Downloads/fkElevator/elevator.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 16 00:59:03 2020 " "Info: Processing ended: Thu Jul 16 00:59:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 16 00:59:05 2020 " "Info: Processing started: Thu Jul 16 00:59:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off elevator -c elevator " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off elevator -c elevator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "elevator EP2C8T144C8 " "Info: Selected device EP2C8T144C8 for design \"elevator\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144C8 " "Info: Device EP2C5T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 76 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 54 " "Warning: No exact pin location assignment(s) for 22 pins of 54 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cl1 " "Info: Pin cl1 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { cl1 } } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 48 1392 1568 64 "cl1" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cl1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cl2 " "Info: Pin cl2 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { cl2 } } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 64 1392 1568 80 "cl2" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cl2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cl3 " "Info: Pin cl3 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { cl3 } } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 80 1392 1568 96 "cl3" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cl3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cl4 " "Info: Pin cl4 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { cl4 } } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 96 1392 1568 112 "cl4" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cl4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cl5 " "Info: Pin cl5 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { cl5 } } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 112 1392 1568 128 "cl5" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cl5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cl6 " "Info: Pin cl6 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { cl6 } } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 128 1392 1568 144 "cl6" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cl6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cl0 " "Info: Pin cl0 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { cl0 } } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 32 1392 1568 48 "cl0" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cl0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dwin4 " "Info: Pin dwin4 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { dwin4 } } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 40 -320 -152 56 "dwin4" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dwin4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "upin4 " "Info: Pin upin4 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { upin4 } } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { -72 -320 -152 -56 "upin4" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { upin4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { reset } } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 336 -320 -152 352 "reset" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dwin3 " "Info: Pin dwin3 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { dwin3 } } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 24 -320 -152 40 "dwin3" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dwin3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "upin3 " "Info: Pin upin3 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { upin3 } } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { -88 -320 -152 -72 "upin3" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { upin3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dwin2 " "Info: Pin dwin2 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { dwin2 } } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 8 -320 -152 24 "dwin2" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dwin2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "upin2 " "Info: Pin upin2 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { upin2 } } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { -104 -320 -152 -88 "upin2" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { upin2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dwin8 " "Info: Pin dwin8 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { dwin8 } } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 104 -320 -152 120 "dwin8" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dwin8 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dwin7 " "Info: Pin dwin7 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { dwin7 } } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 88 -320 -152 104 "dwin7" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dwin7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "upin7 " "Info: Pin upin7 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { upin7 } } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { -24 -320 -152 -8 "upin7" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { upin7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dwin6 " "Info: Pin dwin6 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { dwin6 } } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 72 -320 -152 88 "dwin6" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dwin6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "upin6 " "Info: Pin upin6 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { upin6 } } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { -40 -320 -152 -24 "upin6" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { upin6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dwin5 " "Info: Pin dwin5 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { dwin5 } } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 56 -320 -152 72 "dwin5" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dwin5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "upin5 " "Info: Pin upin5 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { upin5 } } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { -56 -320 -152 -40 "upin5" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { upin5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "upin1 " "Info: Pin upin1 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { upin1 } } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { -120 -320 -152 -104 "upin1" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { upin1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node clk (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenPin:inst5\|timeclk\[12\] " "Info: Destination node fenPin:inst5\|timeclk\[12\]" {  } { { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenPin:inst5|timeclk[12] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "translater:inst9\|Mux7~0  " "Info: Automatically promoted node translater:inst9\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { translater:inst9|Mux7~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenPin:inst5\|timeclk\[12\]  " "Info: Automatically promoted node fenPin:inst5\|timeclk\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:inst4\|sl_reg\[1\] " "Info: Destination node counter:inst4\|sl_reg\[1\]" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst4|sl_reg[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:inst4\|sl_reg\[3\] " "Info: Destination node counter:inst4\|sl_reg\[3\]" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst4|sl_reg[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:inst4\|sl_reg\[2\] " "Info: Destination node counter:inst4\|sl_reg\[2\]" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst4|sl_reg[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenPin:inst5\|timeclk\[12\]~34 " "Info: Destination node fenPin:inst5\|timeclk\[12\]~34" {  } { { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenPin:inst5|timeclk[12]~34 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenPin:inst5|timeclk[12] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 3.3V 15 7 0 " "Info: Number of I/O pins in group: 22 (unused VREF, 3.3V VCCIO, 15 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 6 11 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 8 15 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 11 10 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  10 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 10 14 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.957 ns register register " "Info: Estimated most critical path is register to register delay of 11.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst4\|sl_reg\[1\] 1 REG LAB_X32_Y18 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X32_Y18; Fanout = 26; REG Node = 'counter:inst4\|sl_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst4|sl_reg[1] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.227 ns) 10.227 ns FSM:inst3\|Mux1~9 2 COMB LOOP LAB_X32_Y18 9 " "Info: 2: + IC(0.000 ns) + CELL(10.227 ns) = 10.227 ns; Loc. = LAB_X32_Y18; Fanout = 9; COMB LOOP Node = 'FSM:inst3\|Mux1~9'" { { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~3 LAB_X31_Y18 " "Info: Loc. = LAB_X31_Y18; Node \"FSM:inst3\|Mux0~3\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~4 LAB_X31_Y18 " "Info: Loc. = LAB_X31_Y18; Node \"FSM:inst3\|Mux0~4\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F0~15 LAB_X30_Y18 " "Info: Loc. = LAB_X30_Y18; Node \"FSM:inst3\|F0~15\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~15 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~2 LAB_X31_Y18 " "Info: Loc. = LAB_X31_Y18; Node \"FSM:inst3\|Mux0~2\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~8 LAB_X29_Y18 " "Info: Loc. = LAB_X29_Y18; Node \"FSM:inst3\|Mux1~8\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~8 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~1 LAB_X30_Y18 " "Info: Loc. = LAB_X30_Y18; Node \"FSM:inst3\|Mux0~1\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~7 LAB_X29_Y18 " "Info: Loc. = LAB_X29_Y18; Node \"FSM:inst3\|Mux1~7\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~7 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F1~18 LAB_X30_Y18 " "Info: Loc. = LAB_X30_Y18; Node \"FSM:inst3\|F1~18\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~18 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F0~13 LAB_X30_Y18 " "Info: Loc. = LAB_X30_Y18; Node \"FSM:inst3\|F0~13\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F1~17 LAB_X30_Y18 " "Info: Loc. = LAB_X30_Y18; Node \"FSM:inst3\|F1~17\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~9 LAB_X32_Y18 " "Info: Loc. = LAB_X32_Y18; Node \"FSM:inst3\|Mux1~9\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~6 LAB_X31_Y18 " "Info: Loc. = LAB_X31_Y18; Node \"FSM:inst3\|Mux1~6\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F0~12 LAB_X30_Y18 " "Info: Loc. = LAB_X30_Y18; Node \"FSM:inst3\|F0~12\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~0 LAB_X30_Y18 " "Info: Loc. = LAB_X30_Y18; Node \"FSM:inst3\|Mux0~0\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F1~16 LAB_X30_Y18 " "Info: Loc. = LAB_X30_Y18; Node \"FSM:inst3\|F1~16\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~6 LAB_X32_Y18 " "Info: Loc. = LAB_X32_Y18; Node \"FSM:inst3\|Mux0~6\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F1~15 LAB_X30_Y18 " "Info: Loc. = LAB_X30_Y18; Node \"FSM:inst3\|F1~15\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~15 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "transcoderDirect:inst8\|Decoder0~1 LAB_X31_Y18 " "Info: Loc. = LAB_X31_Y18; Node \"transcoderDirect:inst8\|Decoder0~1\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { transcoderDirect:inst8|Decoder0~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~5 LAB_X33_Y18 " "Info: Loc. = LAB_X33_Y18; Node \"FSM:inst3\|Mux0~5\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~4 LAB_X31_Y18 " "Info: Loc. = LAB_X31_Y18; Node \"FSM:inst3\|Mux1~4\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F0~14 LAB_X30_Y18 " "Info: Loc. = LAB_X30_Y18; Node \"FSM:inst3\|F0~14\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~14 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~3 } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~15 } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~18 } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 4 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~17 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~12 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~16 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~15 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { transcoderDirect:inst8|Decoder0~1 } "NODE_NAME" } } { "transcoderDirect.v" "" { Text "C:/Users/vita/Downloads/fkElevator/transcoderDirect.v" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.227 ns" { counter:inst4|sl_reg[1] FSM:inst3|Mux1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 11.038 ns clock:inst7\|timesec0\[0\]~15 3 COMB LAB_X32_Y18 3 " "Info: 3: + IC(0.441 ns) + CELL(0.370 ns) = 11.038 ns; Loc. = LAB_X32_Y18; Fanout = 3; COMB Node = 'clock:inst7\|timesec0\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { FSM:inst3|Mux1~9 clock:inst7|timesec0[0]~15 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/vita/Downloads/fkElevator/clock.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 11.849 ns clock:inst7\|timesec0~16 4 COMB LAB_X32_Y18 1 " "Info: 4: + IC(0.160 ns) + CELL(0.651 ns) = 11.849 ns; Loc. = LAB_X32_Y18; Fanout = 1; COMB Node = 'clock:inst7\|timesec0~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { clock:inst7|timesec0[0]~15 clock:inst7|timesec0~16 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/vita/Downloads/fkElevator/clock.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.957 ns clock:inst7\|timesec0\[1\] 5 REG LAB_X32_Y18 11 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 11.957 ns; Loc. = LAB_X32_Y18; Fanout = 11; REG Node = 'clock:inst7\|timesec0\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { clock:inst7|timesec0~16 clock:inst7|timesec0[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/vita/Downloads/fkElevator/clock.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.356 ns ( 94.97 % ) " "Info: Total cell delay = 11.356 ns ( 94.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.601 ns ( 5.03 % ) " "Info: Total interconnect delay = 0.601 ns ( 5.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.957 ns" { counter:inst4|sl_reg[1] FSM:inst3|Mux1~9 clock:inst7|timesec0[0]~15 clock:inst7|timesec0~16 clock:inst7|timesec0[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y10 X34_Y19 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "29 " "Warning: Found 29 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr0 0 " "Info: Pin \"dr0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr1 0 " "Info: Pin \"dr1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr2 0 " "Info: Pin \"dr2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr3 0 " "Info: Pin \"dr3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr4 0 " "Info: Pin \"dr4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr5 0 " "Info: Pin \"dr5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr6 0 " "Info: Pin \"dr6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cl1 0 " "Info: Pin \"cl1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cl2 0 " "Info: Pin \"cl2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cl3 0 " "Info: Pin \"cl3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cl4 0 " "Info: Pin \"cl4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cl5 0 " "Info: Pin \"cl5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cl6 0 " "Info: Pin \"cl6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cl0 0 " "Info: Pin \"cl0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cu0 0 " "Info: Pin \"cu0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cu1 0 " "Info: Pin \"cu1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cu2 0 " "Info: Pin \"cu2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cu3 0 " "Info: Pin \"cu3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cu4 0 " "Info: Pin \"cu4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cu5 0 " "Info: Pin \"cu5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cu6 0 " "Info: Pin \"cu6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "level0 0 " "Info: Pin \"level0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "level1 0 " "Info: Pin \"level1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "level2 0 " "Info: Pin \"level2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "level3 0 " "Info: Pin \"level3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "level4 0 " "Info: Pin \"level4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "level5 0 " "Info: Pin \"level5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "level6 0 " "Info: Pin \"level6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "level7 0 " "Info: Pin \"level7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vita/Downloads/fkElevator/elevator.fit.smsg " "Info: Generated suppressed messages file C:/Users/vita/Downloads/fkElevator/elevator.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 16 00:59:09 2020 " "Info: Processing ended: Thu Jul 16 00:59:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 16 00:59:11 2020 " "Info: Processing started: Thu Jul 16 00:59:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off elevator -c elevator " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off elevator -c elevator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 16 00:59:13 2020 " "Info: Processing ended: Thu Jul 16 00:59:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 16 00:59:16 2020 " "Info: Processing started: Thu Jul 16 00:59:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off elevator -c elevator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off elevator -c elevator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "translater:inst9\|outled\[0\] " "Warning: Node \"translater:inst9\|outled\[0\]\" is a latch" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "translater:inst9\|outled\[1\] " "Warning: Node \"translater:inst9\|outled\[1\]\" is a latch" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "translater:inst9\|outled\[2\] " "Warning: Node \"translater:inst9\|outled\[2\]\" is a latch" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "translater:inst9\|outled\[3\] " "Warning: Node \"translater:inst9\|outled\[3\]\" is a latch" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "translater:inst9\|outled\[4\] " "Warning: Node \"translater:inst9\|outled\[4\]\" is a latch" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "translater:inst9\|outled\[5\] " "Warning: Node \"translater:inst9\|outled\[5\]\" is a latch" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "translater:inst9\|outled\[6\] " "Warning: Node \"translater:inst9\|outled\[6\]\" is a latch" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "21 " "Warning: Found combinational loop of 21 nodes" { { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux1~9 " "Warning: Node \"FSM:inst3\|Mux1~9\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "transcoderDirect:inst8\|Decoder0~1 " "Warning: Node \"transcoderDirect:inst8\|Decoder0~1\"" {  } { { "transcoderDirect.v" "" { Text "C:/Users/vita/Downloads/fkElevator/transcoderDirect.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|F1~16 " "Warning: Node \"FSM:inst3\|F1~16\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux0~0 " "Warning: Node \"FSM:inst3\|Mux0~0\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux0~1 " "Warning: Node \"FSM:inst3\|Mux0~1\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux0~5 " "Warning: Node \"FSM:inst3\|Mux0~5\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux0~6 " "Warning: Node \"FSM:inst3\|Mux0~6\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|F1~17 " "Warning: Node \"FSM:inst3\|F1~17\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|F0~14 " "Warning: Node \"FSM:inst3\|F0~14\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux1~7 " "Warning: Node \"FSM:inst3\|Mux1~7\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux1~8 " "Warning: Node \"FSM:inst3\|Mux1~8\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|F0~13 " "Warning: Node \"FSM:inst3\|F0~13\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux0~3 " "Warning: Node \"FSM:inst3\|Mux0~3\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux0~4 " "Warning: Node \"FSM:inst3\|Mux0~4\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux0~2 " "Warning: Node \"FSM:inst3\|Mux0~2\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|F1~15 " "Warning: Node \"FSM:inst3\|F1~15\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|F1~18 " "Warning: Node \"FSM:inst3\|F1~18\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux1~4 " "Warning: Node \"FSM:inst3\|Mux1~4\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux1~6 " "Warning: Node \"FSM:inst3\|Mux1~6\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|F0~15 " "Warning: Node \"FSM:inst3\|F0~15\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|F0~12 " "Warning: Node \"FSM:inst3\|F0~12\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } } { "transcoderDirect.v" "" { Text "C:/Users/vita/Downloads/fkElevator/transcoderDirect.v" 14 -1 0 } } { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 4 -1 0 } } { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "translater:inst9\|Mux7~0 " "Info: Detected gated clock \"translater:inst9\|Mux7~0\" as buffer" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "translater:inst9\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:inst4\|sl_reg\[1\] " "Info: Detected ripple clock \"counter:inst4\|sl_reg\[1\]\" as buffer" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst4\|sl_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:inst4\|sl_reg\[2\] " "Info: Detected ripple clock \"counter:inst4\|sl_reg\[2\]\" as buffer" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst4\|sl_reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:inst4\|sl_reg\[3\] " "Info: Detected ripple clock \"counter:inst4\|sl_reg\[3\]\" as buffer" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst4\|sl_reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fenPin:inst5\|timeclk\[12\] " "Info: Detected ripple clock \"fenPin:inst5\|timeclk\[12\]\" as buffer" {  } { { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fenPin:inst5\|timeclk\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter:inst4\|sl_reg\[1\] register counter:inst4\|sl_reg\[3\] 72.99 MHz 13.7 ns Internal " "Info: Clock \"clk\" has Internal fmax of 72.99 MHz between source register \"counter:inst4\|sl_reg\[1\]\" and destination register \"counter:inst4\|sl_reg\[3\]\" (period= 13.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.436 ns + Longest register register " "Info: + Longest register to register delay is 13.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst4\|sl_reg\[1\] 1 REG LCFF_X32_Y18_N5 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y18_N5; Fanout = 26; REG Node = 'counter:inst4\|sl_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst4|sl_reg[1] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.988 ns) 10.988 ns FSM:inst3\|Mux1~9 2 COMB LOOP LCCOMB_X32_Y18_N20 9 " "Info: 2: + IC(0.000 ns) + CELL(10.988 ns) = 10.988 ns; Loc. = LCCOMB_X32_Y18_N20; Fanout = 9; COMB LOOP Node = 'FSM:inst3\|Mux1~9'" { { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~1 LCCOMB_X30_Y18_N6 " "Info: Loc. = LCCOMB_X30_Y18_N6; Node \"FSM:inst3\|Mux0~1\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~0 LCCOMB_X30_Y18_N26 " "Info: Loc. = LCCOMB_X30_Y18_N26; Node \"FSM:inst3\|Mux0~0\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F1~15 LCCOMB_X30_Y18_N2 " "Info: Loc. = LCCOMB_X30_Y18_N2; Node \"FSM:inst3\|F1~15\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~15 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~6 LCCOMB_X31_Y18_N28 " "Info: Loc. = LCCOMB_X31_Y18_N28; Node \"FSM:inst3\|Mux1~6\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~7 LCCOMB_X29_Y18_N24 " "Info: Loc. = LCCOMB_X29_Y18_N24; Node \"FSM:inst3\|Mux1~7\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~7 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F1~18 LCCOMB_X30_Y18_N20 " "Info: Loc. = LCCOMB_X30_Y18_N20; Node \"FSM:inst3\|F1~18\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~18 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~3 LCCOMB_X31_Y18_N14 " "Info: Loc. = LCCOMB_X31_Y18_N14; Node \"FSM:inst3\|Mux0~3\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "transcoderDirect:inst8\|Decoder0~1 LCCOMB_X31_Y18_N22 " "Info: Loc. = LCCOMB_X31_Y18_N22; Node \"transcoderDirect:inst8\|Decoder0~1\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { transcoderDirect:inst8|Decoder0~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F1~16 LCCOMB_X30_Y18_N4 " "Info: Loc. = LCCOMB_X30_Y18_N4; Node \"FSM:inst3\|F1~16\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~9 LCCOMB_X32_Y18_N20 " "Info: Loc. = LCCOMB_X32_Y18_N20; Node \"FSM:inst3\|Mux1~9\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~8 LCCOMB_X29_Y18_N26 " "Info: Loc. = LCCOMB_X29_Y18_N26; Node \"FSM:inst3\|Mux1~8\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~8 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~4 LCCOMB_X31_Y18_N16 " "Info: Loc. = LCCOMB_X31_Y18_N16; Node \"FSM:inst3\|Mux0~4\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~4 LCCOMB_X31_Y18_N10 " "Info: Loc. = LCCOMB_X31_Y18_N10; Node \"FSM:inst3\|Mux1~4\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~2 LCCOMB_X31_Y18_N26 " "Info: Loc. = LCCOMB_X31_Y18_N26; Node \"FSM:inst3\|Mux0~2\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F1~17 LCCOMB_X30_Y18_N16 " "Info: Loc. = LCCOMB_X30_Y18_N16; Node \"FSM:inst3\|F1~17\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~6 LCCOMB_X32_Y18_N10 " "Info: Loc. = LCCOMB_X32_Y18_N10; Node \"FSM:inst3\|Mux0~6\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~5 LCCOMB_X33_Y18_N24 " "Info: Loc. = LCCOMB_X33_Y18_N24; Node \"FSM:inst3\|Mux0~5\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F0~15 LCCOMB_X30_Y18_N30 " "Info: Loc. = LCCOMB_X30_Y18_N30; Node \"FSM:inst3\|F0~15\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~15 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F0~14 LCCOMB_X30_Y18_N12 " "Info: Loc. = LCCOMB_X30_Y18_N12; Node \"FSM:inst3\|F0~14\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~14 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F0~12 LCCOMB_X30_Y18_N8 " "Info: Loc. = LCCOMB_X30_Y18_N8; Node \"FSM:inst3\|F0~12\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F0~13 LCCOMB_X30_Y18_N10 " "Info: Loc. = LCCOMB_X30_Y18_N10; Node \"FSM:inst3\|F0~13\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~1 } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~15 } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 4 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~18 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { transcoderDirect:inst8|Decoder0~1 } "NODE_NAME" } } { "transcoderDirect.v" "" { Text "C:/Users/vita/Downloads/fkElevator/transcoderDirect.v" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~16 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~17 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~15 } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~12 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.988 ns" { counter:inst4|sl_reg[1] FSM:inst3|Mux1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.370 ns) 11.753 ns transcoderDirect:inst8\|Decoder0~0 3 COMB LCCOMB_X32_Y18_N22 5 " "Info: 3: + IC(0.395 ns) + CELL(0.370 ns) = 11.753 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 5; COMB Node = 'transcoderDirect:inst8\|Decoder0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { FSM:inst3|Mux1~9 transcoderDirect:inst8|Decoder0~0 } "NODE_NAME" } } { "transcoderDirect.v" "" { Text "C:/Users/vita/Downloads/fkElevator/transcoderDirect.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.596 ns) 12.736 ns counter:inst4\|sl_reg\[1\]~7 4 COMB LCCOMB_X32_Y18_N4 2 " "Info: 4: + IC(0.387 ns) + CELL(0.596 ns) = 12.736 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 2; COMB Node = 'counter:inst4\|sl_reg\[1\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { transcoderDirect:inst8|Decoder0~0 counter:inst4|sl_reg[1]~7 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.822 ns counter:inst4\|sl_reg\[2\]~9 5 COMB LCCOMB_X32_Y18_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 12.822 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 1; COMB Node = 'counter:inst4\|sl_reg\[2\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter:inst4|sl_reg[1]~7 counter:inst4|sl_reg[2]~9 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 13.328 ns counter:inst4\|sl_reg\[3\]~10 6 COMB LCCOMB_X32_Y18_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 13.328 ns; Loc. = LCCOMB_X32_Y18_N8; Fanout = 1; COMB Node = 'counter:inst4\|sl_reg\[3\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { counter:inst4|sl_reg[2]~9 counter:inst4|sl_reg[3]~10 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 13.436 ns counter:inst4\|sl_reg\[3\] 7 REG LCFF_X32_Y18_N9 20 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 13.436 ns; Loc. = LCFF_X32_Y18_N9; Fanout = 20; REG Node = 'counter:inst4\|sl_reg\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter:inst4|sl_reg[3]~10 counter:inst4|sl_reg[3] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.654 ns ( 94.18 % ) " "Info: Total cell delay = 12.654 ns ( 94.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 5.82 % ) " "Info: Total interconnect delay = 0.782 ns ( 5.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.436 ns" { counter:inst4|sl_reg[1] FSM:inst3|Mux1~9 transcoderDirect:inst8|Decoder0~0 counter:inst4|sl_reg[1]~7 counter:inst4|sl_reg[2]~9 counter:inst4|sl_reg[3]~10 counter:inst4|sl_reg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.436 ns" { counter:inst4|sl_reg[1] {} FSM:inst3|Mux1~9 {} transcoderDirect:inst8|Decoder0~0 {} counter:inst4|sl_reg[1]~7 {} counter:inst4|sl_reg[2]~9 {} counter:inst4|sl_reg[3]~10 {} counter:inst4|sl_reg[3] {} } { 0.000ns 0.000ns 0.395ns 0.387ns 0.000ns 0.000ns 0.000ns } { 0.000ns 10.988ns 0.370ns 0.596ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.214 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.970 ns) 2.483 ns fenPin:inst5\|timeclk\[12\] 2 REG LCFF_X1_Y9_N25 5 " "Info: 2: + IC(0.423 ns) + CELL(0.970 ns) = 2.483 ns; Loc. = LCFF_X1_Y9_N25; Fanout = 5; REG Node = 'fenPin:inst5\|timeclk\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { clk fenPin:inst5|timeclk[12] } "NODE_NAME" } } { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.065 ns) + CELL(0.666 ns) 6.214 ns counter:inst4\|sl_reg\[3\] 3 REG LCFF_X32_Y18_N9 20 " "Info: 3: + IC(3.065 ns) + CELL(0.666 ns) = 6.214 ns; Loc. = LCFF_X32_Y18_N9; Fanout = 20; REG Node = 'counter:inst4\|sl_reg\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.731 ns" { fenPin:inst5|timeclk[12] counter:inst4|sl_reg[3] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.726 ns ( 43.87 % ) " "Info: Total cell delay = 2.726 ns ( 43.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.488 ns ( 56.13 % ) " "Info: Total interconnect delay = 3.488 ns ( 56.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.214 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.214 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[3] {} } { 0.000ns 0.000ns 0.423ns 3.065ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.214 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.970 ns) 2.483 ns fenPin:inst5\|timeclk\[12\] 2 REG LCFF_X1_Y9_N25 5 " "Info: 2: + IC(0.423 ns) + CELL(0.970 ns) = 2.483 ns; Loc. = LCFF_X1_Y9_N25; Fanout = 5; REG Node = 'fenPin:inst5\|timeclk\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { clk fenPin:inst5|timeclk[12] } "NODE_NAME" } } { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.065 ns) + CELL(0.666 ns) 6.214 ns counter:inst4\|sl_reg\[1\] 3 REG LCFF_X32_Y18_N5 26 " "Info: 3: + IC(3.065 ns) + CELL(0.666 ns) = 6.214 ns; Loc. = LCFF_X32_Y18_N5; Fanout = 26; REG Node = 'counter:inst4\|sl_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.731 ns" { fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.726 ns ( 43.87 % ) " "Info: Total cell delay = 2.726 ns ( 43.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.488 ns ( 56.13 % ) " "Info: Total interconnect delay = 3.488 ns ( 56.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.214 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.214 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[1] {} } { 0.000ns 0.000ns 0.423ns 3.065ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.214 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.214 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[3] {} } { 0.000ns 0.000ns 0.423ns 3.065ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.214 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.214 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[1] {} } { 0.000ns 0.000ns 0.423ns 3.065ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.436 ns" { counter:inst4|sl_reg[1] FSM:inst3|Mux1~9 transcoderDirect:inst8|Decoder0~0 counter:inst4|sl_reg[1]~7 counter:inst4|sl_reg[2]~9 counter:inst4|sl_reg[3]~10 counter:inst4|sl_reg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.436 ns" { counter:inst4|sl_reg[1] {} FSM:inst3|Mux1~9 {} transcoderDirect:inst8|Decoder0~0 {} counter:inst4|sl_reg[1]~7 {} counter:inst4|sl_reg[2]~9 {} counter:inst4|sl_reg[3]~10 {} counter:inst4|sl_reg[3] {} } { 0.000ns 0.000ns 0.395ns 0.387ns 0.000ns 0.000ns 0.000ns } { 0.000ns 10.988ns 0.370ns 0.596ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.214 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.214 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[3] {} } { 0.000ns 0.000ns 0.423ns 3.065ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.214 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.214 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[1] {} } { 0.000ns 0.000ns 0.423ns 3.065ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 25 " "Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:inst4\|sl_reg\[0\] translater:inst9\|outled\[4\] clk 3.332 ns " "Info: Found hold time violation between source  pin or register \"counter:inst4\|sl_reg\[0\]\" and destination pin or register \"translater:inst9\|outled\[4\]\" for clock \"clk\" (Hold time is 3.332 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.455 ns + Largest " "Info: + Largest clock skew is 6.455 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.002 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.970 ns) 2.483 ns fenPin:inst5\|timeclk\[12\] 2 REG LCFF_X1_Y9_N25 5 " "Info: 2: + IC(0.423 ns) + CELL(0.970 ns) = 2.483 ns; Loc. = LCFF_X1_Y9_N25; Fanout = 5; REG Node = 'fenPin:inst5\|timeclk\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { clk fenPin:inst5|timeclk[12] } "NODE_NAME" } } { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.065 ns) + CELL(0.970 ns) 6.518 ns counter:inst4\|sl_reg\[2\] 3 REG LCFF_X32_Y18_N7 22 " "Info: 3: + IC(3.065 ns) + CELL(0.970 ns) = 6.518 ns; Loc. = LCFF_X32_Y18_N7; Fanout = 22; REG Node = 'counter:inst4\|sl_reg\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.035 ns" { fenPin:inst5|timeclk[12] counter:inst4|sl_reg[2] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.624 ns) 8.263 ns translater:inst9\|Mux7~0 4 COMB LCCOMB_X29_Y18_N2 1 " "Info: 4: + IC(1.121 ns) + CELL(0.624 ns) = 8.263 ns; Loc. = LCCOMB_X29_Y18_N2; Fanout = 1; COMB Node = 'translater:inst9\|Mux7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { counter:inst4|sl_reg[2] translater:inst9|Mux7~0 } "NODE_NAME" } } { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.061 ns) + CELL(0.000 ns) 10.324 ns translater:inst9\|Mux7~0clkctrl 5 COMB CLKCTRL_G4 7 " "Info: 5: + IC(2.061 ns) + CELL(0.000 ns) = 10.324 ns; Loc. = CLKCTRL_G4; Fanout = 7; COMB Node = 'translater:inst9\|Mux7~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { translater:inst9|Mux7~0 translater:inst9|Mux7~0clkctrl } "NODE_NAME" } } { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.206 ns) 12.002 ns translater:inst9\|outled\[4\] 6 REG LCCOMB_X28_Y18_N12 1 " "Info: 6: + IC(1.472 ns) + CELL(0.206 ns) = 12.002 ns; Loc. = LCCOMB_X28_Y18_N12; Fanout = 1; REG Node = 'translater:inst9\|outled\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { translater:inst9|Mux7~0clkctrl translater:inst9|outled[4] } "NODE_NAME" } } { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.860 ns ( 32.16 % ) " "Info: Total cell delay = 3.860 ns ( 32.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.142 ns ( 67.84 % ) " "Info: Total interconnect delay = 8.142 ns ( 67.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.002 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[2] translater:inst9|Mux7~0 translater:inst9|Mux7~0clkctrl translater:inst9|outled[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.002 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[2] {} translater:inst9|Mux7~0 {} translater:inst9|Mux7~0clkctrl {} translater:inst9|outled[4] {} } { 0.000ns 0.000ns 0.423ns 3.065ns 1.121ns 2.061ns 1.472ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.624ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.547 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 5.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.970 ns) 2.483 ns fenPin:inst5\|timeclk\[12\] 2 REG LCFF_X1_Y9_N25 5 " "Info: 2: + IC(0.423 ns) + CELL(0.970 ns) = 2.483 ns; Loc. = LCFF_X1_Y9_N25; Fanout = 5; REG Node = 'fenPin:inst5\|timeclk\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { clk fenPin:inst5|timeclk[12] } "NODE_NAME" } } { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.000 ns) 3.951 ns fenPin:inst5\|timeclk\[12\]~clkctrl 3 COMB CLKCTRL_G3 5 " "Info: 3: + IC(1.468 ns) + CELL(0.000 ns) = 3.951 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'fenPin:inst5\|timeclk\[12\]~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { fenPin:inst5|timeclk[12] fenPin:inst5|timeclk[12]~clkctrl } "NODE_NAME" } } { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.666 ns) 5.547 ns counter:inst4\|sl_reg\[0\] 4 REG LCFF_X32_Y18_N27 27 " "Info: 4: + IC(0.930 ns) + CELL(0.666 ns) = 5.547 ns; Loc. = LCFF_X32_Y18_N27; Fanout = 27; REG Node = 'counter:inst4\|sl_reg\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { fenPin:inst5|timeclk[12]~clkctrl counter:inst4|sl_reg[0] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.726 ns ( 49.14 % ) " "Info: Total cell delay = 2.726 ns ( 49.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.821 ns ( 50.86 % ) " "Info: Total interconnect delay = 2.821 ns ( 50.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.547 ns" { clk fenPin:inst5|timeclk[12] fenPin:inst5|timeclk[12]~clkctrl counter:inst4|sl_reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.547 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} fenPin:inst5|timeclk[12]~clkctrl {} counter:inst4|sl_reg[0] {} } { 0.000ns 0.000ns 0.423ns 1.468ns 0.930ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.002 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[2] translater:inst9|Mux7~0 translater:inst9|Mux7~0clkctrl translater:inst9|outled[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.002 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[2] {} translater:inst9|Mux7~0 {} translater:inst9|Mux7~0clkctrl {} translater:inst9|outled[4] {} } { 0.000ns 0.000ns 0.423ns 3.065ns 1.121ns 2.061ns 1.472ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.624ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.547 ns" { clk fenPin:inst5|timeclk[12] fenPin:inst5|timeclk[12]~clkctrl counter:inst4|sl_reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.547 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} fenPin:inst5|timeclk[12]~clkctrl {} counter:inst4|sl_reg[0] {} } { 0.000ns 0.000ns 0.423ns 1.468ns 0.930ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.819 ns - Shortest register register " "Info: - Shortest register to register delay is 2.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst4\|sl_reg\[0\] 1 REG LCFF_X32_Y18_N27 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y18_N27; Fanout = 27; REG Node = 'counter:inst4\|sl_reg\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst4|sl_reg[0] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(0.537 ns) 2.074 ns translater:inst9\|Mux3~6 2 COMB LCCOMB_X28_Y18_N8 1 " "Info: 2: + IC(1.537 ns) + CELL(0.537 ns) = 2.074 ns; Loc. = LCCOMB_X28_Y18_N8; Fanout = 1; COMB Node = 'translater:inst9\|Mux3~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { counter:inst4|sl_reg[0] translater:inst9|Mux3~6 } "NODE_NAME" } } { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.370 ns) 2.819 ns translater:inst9\|outled\[4\] 3 REG LCCOMB_X28_Y18_N12 1 " "Info: 3: + IC(0.375 ns) + CELL(0.370 ns) = 2.819 ns; Loc. = LCCOMB_X28_Y18_N12; Fanout = 1; REG Node = 'translater:inst9\|outled\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { translater:inst9|Mux3~6 translater:inst9|outled[4] } "NODE_NAME" } } { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.907 ns ( 32.17 % ) " "Info: Total cell delay = 0.907 ns ( 32.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.912 ns ( 67.83 % ) " "Info: Total interconnect delay = 1.912 ns ( 67.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { counter:inst4|sl_reg[0] translater:inst9|Mux3~6 translater:inst9|outled[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { counter:inst4|sl_reg[0] {} translater:inst9|Mux3~6 {} translater:inst9|outled[4] {} } { 0.000ns 1.537ns 0.375ns } { 0.000ns 0.537ns 0.370ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } } { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.002 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[2] translater:inst9|Mux7~0 translater:inst9|Mux7~0clkctrl translater:inst9|outled[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.002 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[2] {} translater:inst9|Mux7~0 {} translater:inst9|Mux7~0clkctrl {} translater:inst9|outled[4] {} } { 0.000ns 0.000ns 0.423ns 3.065ns 1.121ns 2.061ns 1.472ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.624ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.547 ns" { clk fenPin:inst5|timeclk[12] fenPin:inst5|timeclk[12]~clkctrl counter:inst4|sl_reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.547 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} fenPin:inst5|timeclk[12]~clkctrl {} counter:inst4|sl_reg[0] {} } { 0.000ns 0.000ns 0.423ns 1.468ns 0.930ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { counter:inst4|sl_reg[0] translater:inst9|Mux3~6 translater:inst9|outled[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { counter:inst4|sl_reg[0] {} translater:inst9|Mux3~6 {} translater:inst9|outled[4] {} } { 0.000ns 1.537ns 0.375ns } { 0.000ns 0.537ns 0.370ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pulse2level:inst2\|signalOut\[5\] dwin6 clk 8.691 ns register " "Info: tsu for register \"pulse2level:inst2\|signalOut\[5\]\" (data pin = \"dwin6\", clock pin = \"clk\") is 8.691 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.553 ns + Longest pin register " "Info: + Longest pin to register delay is 11.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns dwin6 1 PIN PIN_139 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_139; Fanout = 1; PIN Node = 'dwin6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dwin6 } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 72 -320 -152 88 "dwin6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.423 ns) + CELL(0.624 ns) 7.981 ns pulse2level:inst2\|saver~26 2 COMB LCCOMB_X10_Y18_N0 1 " "Info: 2: + IC(6.423 ns) + CELL(0.624 ns) = 7.981 ns; Loc. = LCCOMB_X10_Y18_N0; Fanout = 1; COMB Node = 'pulse2level:inst2\|saver~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.047 ns" { dwin6 pulse2level:inst2|saver~26 } "NODE_NAME" } } { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.840 ns) + CELL(0.624 ns) 11.445 ns pulse2level:inst2\|saver~27 3 COMB LCCOMB_X31_Y18_N4 1 " "Info: 3: + IC(2.840 ns) + CELL(0.624 ns) = 11.445 ns; Loc. = LCCOMB_X31_Y18_N4; Fanout = 1; COMB Node = 'pulse2level:inst2\|saver~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.464 ns" { pulse2level:inst2|saver~26 pulse2level:inst2|saver~27 } "NODE_NAME" } } { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.553 ns pulse2level:inst2\|signalOut\[5\] 4 REG LCFF_X31_Y18_N5 8 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 11.553 ns; Loc. = LCFF_X31_Y18_N5; Fanout = 8; REG Node = 'pulse2level:inst2\|signalOut\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { pulse2level:inst2|saver~27 pulse2level:inst2|signalOut[5] } "NODE_NAME" } } { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.290 ns ( 19.82 % ) " "Info: Total cell delay = 2.290 ns ( 19.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.263 ns ( 80.18 % ) " "Info: Total interconnect delay = 9.263 ns ( 80.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.553 ns" { dwin6 pulse2level:inst2|saver~26 pulse2level:inst2|saver~27 pulse2level:inst2|signalOut[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.553 ns" { dwin6 {} dwin6~combout {} pulse2level:inst2|saver~26 {} pulse2level:inst2|saver~27 {} pulse2level:inst2|signalOut[5] {} } { 0.000ns 0.000ns 6.423ns 2.840ns 0.000ns } { 0.000ns 0.934ns 0.624ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.822 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.226 ns clk~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.226 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { clk clk~clkctrl } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.666 ns) 2.822 ns pulse2level:inst2\|signalOut\[5\] 3 REG LCFF_X31_Y18_N5 8 " "Info: 3: + IC(0.930 ns) + CELL(0.666 ns) = 2.822 ns; Loc. = LCFF_X31_Y18_N5; Fanout = 8; REG Node = 'pulse2level:inst2\|signalOut\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { clk~clkctrl pulse2level:inst2|signalOut[5] } "NODE_NAME" } } { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.23 % ) " "Info: Total cell delay = 1.756 ns ( 62.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 37.77 % ) " "Info: Total interconnect delay = 1.066 ns ( 37.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { clk clk~clkctrl pulse2level:inst2|signalOut[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { clk {} clk~combout {} clk~clkctrl {} pulse2level:inst2|signalOut[5] {} } { 0.000ns 0.000ns 0.136ns 0.930ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.553 ns" { dwin6 pulse2level:inst2|saver~26 pulse2level:inst2|saver~27 pulse2level:inst2|signalOut[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.553 ns" { dwin6 {} dwin6~combout {} pulse2level:inst2|saver~26 {} pulse2level:inst2|saver~27 {} pulse2level:inst2|signalOut[5] {} } { 0.000ns 0.000ns 6.423ns 2.840ns 0.000ns } { 0.000ns 0.934ns 0.624ns 0.624ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { clk clk~clkctrl pulse2level:inst2|signalOut[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { clk {} clk~combout {} clk~clkctrl {} pulse2level:inst2|signalOut[5] {} } { 0.000ns 0.000ns 0.136ns 0.930ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dr4 counter:inst4\|sl_reg\[1\] 26.383 ns register " "Info: tco from clock \"clk\" to destination pin \"dr4\" through register \"counter:inst4\|sl_reg\[1\]\" is 26.383 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.214 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.970 ns) 2.483 ns fenPin:inst5\|timeclk\[12\] 2 REG LCFF_X1_Y9_N25 5 " "Info: 2: + IC(0.423 ns) + CELL(0.970 ns) = 2.483 ns; Loc. = LCFF_X1_Y9_N25; Fanout = 5; REG Node = 'fenPin:inst5\|timeclk\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { clk fenPin:inst5|timeclk[12] } "NODE_NAME" } } { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.065 ns) + CELL(0.666 ns) 6.214 ns counter:inst4\|sl_reg\[1\] 3 REG LCFF_X32_Y18_N5 26 " "Info: 3: + IC(3.065 ns) + CELL(0.666 ns) = 6.214 ns; Loc. = LCFF_X32_Y18_N5; Fanout = 26; REG Node = 'counter:inst4\|sl_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.731 ns" { fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.726 ns ( 43.87 % ) " "Info: Total cell delay = 2.726 ns ( 43.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.488 ns ( 56.13 % ) " "Info: Total interconnect delay = 3.488 ns ( 56.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.214 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.214 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[1] {} } { 0.000ns 0.000ns 0.423ns 3.065ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.865 ns + Longest register pin " "Info: + Longest register to pin delay is 19.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst4\|sl_reg\[1\] 1 REG LCFF_X32_Y18_N5 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y18_N5; Fanout = 26; REG Node = 'counter:inst4\|sl_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst4|sl_reg[1] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.429 ns) 10.429 ns FSM:inst3\|Mux0~6 2 COMB LOOP LCCOMB_X32_Y18_N10 9 " "Info: 2: + IC(0.000 ns) + CELL(10.429 ns) = 10.429 ns; Loc. = LCCOMB_X32_Y18_N10; Fanout = 9; COMB LOOP Node = 'FSM:inst3\|Mux0~6'" { { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~1 LCCOMB_X30_Y18_N6 " "Info: Loc. = LCCOMB_X30_Y18_N6; Node \"FSM:inst3\|Mux0~1\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~0 LCCOMB_X30_Y18_N26 " "Info: Loc. = LCCOMB_X30_Y18_N26; Node \"FSM:inst3\|Mux0~0\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F1~15 LCCOMB_X30_Y18_N2 " "Info: Loc. = LCCOMB_X30_Y18_N2; Node \"FSM:inst3\|F1~15\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~15 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~6 LCCOMB_X31_Y18_N28 " "Info: Loc. = LCCOMB_X31_Y18_N28; Node \"FSM:inst3\|Mux1~6\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~7 LCCOMB_X29_Y18_N24 " "Info: Loc. = LCCOMB_X29_Y18_N24; Node \"FSM:inst3\|Mux1~7\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~7 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F1~18 LCCOMB_X30_Y18_N20 " "Info: Loc. = LCCOMB_X30_Y18_N20; Node \"FSM:inst3\|F1~18\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~18 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~3 LCCOMB_X31_Y18_N14 " "Info: Loc. = LCCOMB_X31_Y18_N14; Node \"FSM:inst3\|Mux0~3\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "transcoderDirect:inst8\|Decoder0~1 LCCOMB_X31_Y18_N22 " "Info: Loc. = LCCOMB_X31_Y18_N22; Node \"transcoderDirect:inst8\|Decoder0~1\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { transcoderDirect:inst8|Decoder0~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F1~16 LCCOMB_X30_Y18_N4 " "Info: Loc. = LCCOMB_X30_Y18_N4; Node \"FSM:inst3\|F1~16\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~9 LCCOMB_X32_Y18_N20 " "Info: Loc. = LCCOMB_X32_Y18_N20; Node \"FSM:inst3\|Mux1~9\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~8 LCCOMB_X29_Y18_N26 " "Info: Loc. = LCCOMB_X29_Y18_N26; Node \"FSM:inst3\|Mux1~8\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~8 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~4 LCCOMB_X31_Y18_N16 " "Info: Loc. = LCCOMB_X31_Y18_N16; Node \"FSM:inst3\|Mux0~4\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~4 LCCOMB_X31_Y18_N10 " "Info: Loc. = LCCOMB_X31_Y18_N10; Node \"FSM:inst3\|Mux1~4\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~2 LCCOMB_X31_Y18_N26 " "Info: Loc. = LCCOMB_X31_Y18_N26; Node \"FSM:inst3\|Mux0~2\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F1~17 LCCOMB_X30_Y18_N16 " "Info: Loc. = LCCOMB_X30_Y18_N16; Node \"FSM:inst3\|F1~17\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~6 LCCOMB_X32_Y18_N10 " "Info: Loc. = LCCOMB_X32_Y18_N10; Node \"FSM:inst3\|Mux0~6\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~5 LCCOMB_X33_Y18_N24 " "Info: Loc. = LCCOMB_X33_Y18_N24; Node \"FSM:inst3\|Mux0~5\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F0~15 LCCOMB_X30_Y18_N30 " "Info: Loc. = LCCOMB_X30_Y18_N30; Node \"FSM:inst3\|F0~15\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~15 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F0~14 LCCOMB_X30_Y18_N12 " "Info: Loc. = LCCOMB_X30_Y18_N12; Node \"FSM:inst3\|F0~14\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~14 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F0~12 LCCOMB_X30_Y18_N8 " "Info: Loc. = LCCOMB_X30_Y18_N8; Node \"FSM:inst3\|F0~12\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F0~13 LCCOMB_X30_Y18_N10 " "Info: Loc. = LCCOMB_X30_Y18_N10; Node \"FSM:inst3\|F0~13\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~1 } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~15 } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 4 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~18 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { transcoderDirect:inst8|Decoder0~1 } "NODE_NAME" } } { "transcoderDirect.v" "" { Text "C:/Users/vita/Downloads/fkElevator/transcoderDirect.v" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~16 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~17 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~15 } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~12 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.429 ns" { counter:inst4|sl_reg[1] FSM:inst3|Mux0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.505 ns) 12.395 ns transcoderDirect:inst8\|led_out\[2\]~10 3 COMB LCCOMB_X31_Y17_N20 3 " "Info: 3: + IC(1.461 ns) + CELL(0.505 ns) = 12.395 ns; Loc. = LCCOMB_X31_Y17_N20; Fanout = 3; COMB Node = 'transcoderDirect:inst8\|led_out\[2\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { FSM:inst3|Mux0~6 transcoderDirect:inst8|led_out[2]~10 } "NODE_NAME" } } { "transcoderDirect.v" "" { Text "C:/Users/vita/Downloads/fkElevator/transcoderDirect.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.234 ns) + CELL(3.236 ns) 19.865 ns dr4 4 PIN PIN_41 0 " "Info: 4: + IC(4.234 ns) + CELL(3.236 ns) = 19.865 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'dr4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.470 ns" { transcoderDirect:inst8|led_out[2]~10 dr4 } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { -120 1392 1568 -104 "dr4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.170 ns ( 71.33 % ) " "Info: Total cell delay = 14.170 ns ( 71.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.695 ns ( 28.67 % ) " "Info: Total interconnect delay = 5.695 ns ( 28.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.865 ns" { counter:inst4|sl_reg[1] FSM:inst3|Mux0~6 transcoderDirect:inst8|led_out[2]~10 dr4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.865 ns" { counter:inst4|sl_reg[1] {} FSM:inst3|Mux0~6 {} transcoderDirect:inst8|led_out[2]~10 {} dr4 {} } { 0.000ns 0.000ns 1.461ns 4.234ns } { 0.000ns 10.429ns 0.505ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.214 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.214 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[1] {} } { 0.000ns 0.000ns 0.423ns 3.065ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.865 ns" { counter:inst4|sl_reg[1] FSM:inst3|Mux0~6 transcoderDirect:inst8|led_out[2]~10 dr4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.865 ns" { counter:inst4|sl_reg[1] {} FSM:inst3|Mux0~6 {} transcoderDirect:inst8|led_out[2]~10 {} dr4 {} } { 0.000ns 0.000ns 1.461ns 4.234ns } { 0.000ns 10.429ns 0.505ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "switch dr4 15.929 ns Longest " "Info: Longest tpd from source pin \"switch\" to destination pin \"dr4\" is 15.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns switch 1 PIN PIN_75 17 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 17; PIN Node = 'switch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 352 -320 -152 368 "switch" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.889 ns) + CELL(0.615 ns) 8.459 ns transcoderDirect:inst8\|led_out\[2\]~10 2 COMB LCCOMB_X31_Y17_N20 3 " "Info: 2: + IC(6.889 ns) + CELL(0.615 ns) = 8.459 ns; Loc. = LCCOMB_X31_Y17_N20; Fanout = 3; COMB Node = 'transcoderDirect:inst8\|led_out\[2\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.504 ns" { switch transcoderDirect:inst8|led_out[2]~10 } "NODE_NAME" } } { "transcoderDirect.v" "" { Text "C:/Users/vita/Downloads/fkElevator/transcoderDirect.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.234 ns) + CELL(3.236 ns) 15.929 ns dr4 3 PIN PIN_41 0 " "Info: 3: + IC(4.234 ns) + CELL(3.236 ns) = 15.929 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'dr4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.470 ns" { transcoderDirect:inst8|led_out[2]~10 dr4 } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { -120 1392 1568 -104 "dr4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.806 ns ( 30.17 % ) " "Info: Total cell delay = 4.806 ns ( 30.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.123 ns ( 69.83 % ) " "Info: Total interconnect delay = 11.123 ns ( 69.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.929 ns" { switch transcoderDirect:inst8|led_out[2]~10 dr4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.929 ns" { switch {} switch~combout {} transcoderDirect:inst8|led_out[2]~10 {} dr4 {} } { 0.000ns 0.000ns 6.889ns 4.234ns } { 0.000ns 0.955ns 0.615ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pulse2level:inst2\|signalOut\[7\] reset clk -5.031 ns register " "Info: th for register \"pulse2level:inst2\|signalOut\[7\]\" (data pin = \"reset\", clock pin = \"clk\") is -5.031 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.822 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.226 ns clk~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.226 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { clk clk~clkctrl } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.666 ns) 2.822 ns pulse2level:inst2\|signalOut\[7\] 3 REG LCFF_X31_Y18_N9 8 " "Info: 3: + IC(0.930 ns) + CELL(0.666 ns) = 2.822 ns; Loc. = LCFF_X31_Y18_N9; Fanout = 8; REG Node = 'pulse2level:inst2\|signalOut\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { clk~clkctrl pulse2level:inst2|signalOut[7] } "NODE_NAME" } } { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.23 % ) " "Info: Total cell delay = 1.756 ns ( 62.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 37.77 % ) " "Info: Total interconnect delay = 1.066 ns ( 37.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { clk clk~clkctrl pulse2level:inst2|signalOut[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { clk {} clk~combout {} clk~clkctrl {} pulse2level:inst2|signalOut[7] {} } { 0.000ns 0.000ns 0.136ns 0.930ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.159 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns reset 1 PIN PIN_67 8 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 8; PIN Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 336 -320 -152 352 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.466 ns) + CELL(0.651 ns) 8.051 ns pulse2level:inst2\|saver~23 2 COMB LCCOMB_X31_Y18_N8 1 " "Info: 2: + IC(6.466 ns) + CELL(0.651 ns) = 8.051 ns; Loc. = LCCOMB_X31_Y18_N8; Fanout = 1; COMB Node = 'pulse2level:inst2\|saver~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.117 ns" { reset pulse2level:inst2|saver~23 } "NODE_NAME" } } { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.159 ns pulse2level:inst2\|signalOut\[7\] 3 REG LCFF_X31_Y18_N9 8 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.159 ns; Loc. = LCFF_X31_Y18_N9; Fanout = 8; REG Node = 'pulse2level:inst2\|signalOut\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { pulse2level:inst2|saver~23 pulse2level:inst2|signalOut[7] } "NODE_NAME" } } { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.693 ns ( 20.75 % ) " "Info: Total cell delay = 1.693 ns ( 20.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.466 ns ( 79.25 % ) " "Info: Total interconnect delay = 6.466 ns ( 79.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.159 ns" { reset pulse2level:inst2|saver~23 pulse2level:inst2|signalOut[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.159 ns" { reset {} reset~combout {} pulse2level:inst2|saver~23 {} pulse2level:inst2|signalOut[7] {} } { 0.000ns 0.000ns 6.466ns 0.000ns } { 0.000ns 0.934ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { clk clk~clkctrl pulse2level:inst2|signalOut[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { clk {} clk~combout {} clk~clkctrl {} pulse2level:inst2|signalOut[7] {} } { 0.000ns 0.000ns 0.136ns 0.930ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.159 ns" { reset pulse2level:inst2|saver~23 pulse2level:inst2|signalOut[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.159 ns" { reset {} reset~combout {} pulse2level:inst2|saver~23 {} pulse2level:inst2|signalOut[7] {} } { 0.000ns 0.000ns 6.466ns 0.000ns } { 0.000ns 0.934ns 0.651ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 33 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 16 00:59:17 2020 " "Info: Processing ended: Thu Jul 16 00:59:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Info: Quartus II Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
