# design_lib
Reuse modules are here in the form of Verilog RTL.
