<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2121536.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2121536.v</a>
defines: 
time_elapsed: 0.089s
ram usage: 10188 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr2121536.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2121536.v</a>
module top;
	reg pass = 1&#39;b1;
	reg [31:0] in = &#39;bx;
	reg signed [31:0] sin = &#39;bx;
	wire [63:0] res;
	wire signed [63:0] sres;
	lower lwr(
		res,
		in
	);
	slower slwr(
		sres,
		sin
	);
	initial begin
		#(1)
			;
		if (res !== {32&#39;b00000000000000000000000000000000, 32&#39;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx}) begin
			$display(&#34;FAILED: unsigned output (%b)&#34;, res);
			pass = 1&#39;b0;
		end
		if (lwr.lout !== {32&#39;b00000000000000000000000000000000, 32&#39;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx}) begin
			$display(&#34;FAILED: unsigned input (%b)&#34;, lwr.lout);
			pass = 1&#39;b0;
		end
		if (sres !== 64&#39;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) begin
			$display(&#34;FAILED: signed output (%b)&#34;, sres);
			pass = 1&#39;b0;
		end
		if (slwr.lout !== 64&#39;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx) begin
			$display(&#34;FAILED: signed input (%b)&#34;, slwr.lout);
			pass = 1&#39;b0;
		end
		if (pass)
			$display(&#34;PASSED&#34;);
	end
endmodule
module lower (
	lrtn,
	lin
);
	output [31:0] lrtn;
	input [63:0] lin;
	wire [63:0] lout = lin;
	assign lrtn = lout[31:0];
endmodule
module slower (
	lrtn,
	lin
);
	output signed [31:0] lrtn;
	input signed [63:0] lin;
	wire signed [63:0] lout = lin;
	assign lrtn = lout[31:0];
endmodule

</pre>
</body>