{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 01 17:45:33 2013 " "Info: Processing started: Tue Oct 01 17:45:33 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tjn_design3 -c tjn_design3 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tjn_design3 -c tjn_design3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "XTAL_Y " "Info: Assuming node \"XTAL_Y\" is an undefined clock" {  } { { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 248 -240 -72 264 "XTAL_Y" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "XTAL_Y" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ClockBlock:inst1\|inst67 " "Info: Detected ripple clock \"ClockBlock:inst1\|inst67\" as buffer" {  } { { "ClockBlock.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ClockBlock.bdf" { { 256 832 896 336 "inst67" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockBlock:inst1\|inst67" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "XTAL_Y register ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\] register ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[11\] 51.81 MHz 19.3 ns Internal " "Info: Clock \"XTAL_Y\" has Internal fmax of 51.81 MHz between source register \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\]\" and destination register \"ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[11\]\" (period= 19.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.300 ns + Longest register register " "Info: + Longest register to register delay is 15.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\] 1 REG LC6_A28 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_A28; Fanout = 4; REG Node = 'ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 5.400 ns ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out 2 COMB LC1_A27 1 " "Info: 2: + IC(2.700 ns) + CELL(2.700 ns) = 5.400 ns; Loc. = LC1_A27; Fanout = 1; COMB Node = 'ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 10.800 ns ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out 3 COMB LC1_A28 12 " "Info: 3: + IC(2.700 ns) + CELL(2.700 ns) = 10.800 ns; Loc. = LC1_A28; Fanout = 12; COMB Node = 'ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00019\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.700 ns) 15.300 ns ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[11\] 4 REG LC6_A30 3 " "Info: 4: + IC(2.800 ns) + CELL(1.700 ns) = 15.300 ns; Loc. = LC6_A30; Fanout = 3; REG Node = 'ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.100 ns ( 46.41 % ) " "Info: Total cell delay = 7.100 ns ( 46.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 53.59 % ) " "Info: Total interconnect delay = 8.200 ns ( 53.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.300 ns" { ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.300 ns" { ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] {} } { 0.000ns 2.700ns 2.700ns 2.800ns } { 0.000ns 2.700ns 2.700ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "XTAL_Y destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"XTAL_Y\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns XTAL_Y 1 CLK PIN_91 13 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 13; CLK Node = 'XTAL_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XTAL_Y } "NODE_NAME" } } { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 248 -240 -72 264 "XTAL_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[11\] 2 REG LC6_A30 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC6_A30; Fanout = 3; REG Node = 'ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { XTAL_Y ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { XTAL_Y ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "XTAL_Y source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"XTAL_Y\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns XTAL_Y 1 CLK PIN_91 13 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 13; CLK Node = 'XTAL_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XTAL_Y } "NODE_NAME" } } { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 248 -240 -72 264 "XTAL_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\] 2 REG LC6_A28 4 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC6_A28; Fanout = 4; REG Node = 'ClockBlock:inst1\|lpm_counter0:inst65\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { XTAL_Y ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { XTAL_Y ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { XTAL_Y ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { XTAL_Y ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.300 ns" { ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.300 ns" { ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00019|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] {} } { 0.000ns 2.700ns 2.700ns 2.800ns } { 0.000ns 2.700ns 2.700ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { XTAL_Y ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { XTAL_Y ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|lpm_counter0:inst65|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ButtonFSMBlock:inst\|inst13 Button_10 XTAL_Y 6.000 ns register " "Info: tsu for register \"ButtonFSMBlock:inst\|inst13\" (data pin = \"Button_10\", clock pin = \"XTAL_Y\") is 6.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.500 ns + Longest pin register " "Info: + Longest pin to register delay is 20.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns Button_10 1 PIN PIN_53 3 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_53; Fanout = 3; PIN Node = 'Button_10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button_10 } "NODE_NAME" } } { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { -64 8 176 -48 "Button_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.200 ns) + CELL(2.000 ns) 20.500 ns ButtonFSMBlock:inst\|inst13 2 REG LC1_E44 2 " "Info: 2: + IC(8.200 ns) + CELL(2.000 ns) = 20.500 ns; Loc. = LC1_E44; Fanout = 2; REG Node = 'ButtonFSMBlock:inst\|inst13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { Button_10 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "ButtonFSMBlock.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ButtonFSMBlock.bdf" { { 296 1048 1112 376 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.300 ns ( 60.00 % ) " "Info: Total cell delay = 12.300 ns ( 60.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 40.00 % ) " "Info: Total interconnect delay = 8.200 ns ( 40.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.500 ns" { Button_10 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.500 ns" { Button_10 {} Button_10~out {} ButtonFSMBlock:inst|inst13 {} } { 0.000ns 0.000ns 8.200ns } { 0.000ns 10.300ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "ButtonFSMBlock.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ButtonFSMBlock.bdf" { { 296 1048 1112 376 "inst13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "XTAL_Y destination 17.100 ns - Shortest register " "Info: - Shortest clock path from clock \"XTAL_Y\" to destination register is 17.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns XTAL_Y 1 CLK PIN_91 13 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 13; CLK Node = 'XTAL_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XTAL_Y } "NODE_NAME" } } { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 248 -240 -72 264 "XTAL_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns ClockBlock:inst1\|inst67 2 REG LC1_A31 22 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_A31; Fanout = 22; REG Node = 'ClockBlock:inst1\|inst67'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { XTAL_Y ClockBlock:inst1|inst67 } "NODE_NAME" } } { "ClockBlock.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ClockBlock.bdf" { { 256 832 896 336 "inst67" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.700 ns) + CELL(0.000 ns) 17.100 ns ButtonFSMBlock:inst\|inst13 3 REG LC1_E44 2 " "Info: 3: + IC(8.700 ns) + CELL(0.000 ns) = 17.100 ns; Loc. = LC1_E44; Fanout = 2; REG Node = 'ButtonFSMBlock:inst\|inst13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { ClockBlock:inst1|inst67 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "ButtonFSMBlock.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ButtonFSMBlock.bdf" { { 296 1048 1112 376 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 25.15 % ) " "Info: Total cell delay = 4.300 ns ( 25.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.800 ns ( 74.85 % ) " "Info: Total interconnect delay = 12.800 ns ( 74.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { XTAL_Y ClockBlock:inst1|inst67 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|inst67 {} ButtonFSMBlock:inst|inst13 {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.500 ns" { Button_10 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.500 ns" { Button_10 {} Button_10~out {} ButtonFSMBlock:inst|inst13 {} } { 0.000ns 0.000ns 8.200ns } { 0.000ns 10.300ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { XTAL_Y ClockBlock:inst1|inst67 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|inst67 {} ButtonFSMBlock:inst|inst13 {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "XTAL_Y b1_1 inst14 30.500 ns register " "Info: tco from clock \"XTAL_Y\" to destination pin \"b1_1\" through register \"inst14\" is 30.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "XTAL_Y source 17.100 ns + Longest register " "Info: + Longest clock path from clock \"XTAL_Y\" to source register is 17.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns XTAL_Y 1 CLK PIN_91 13 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 13; CLK Node = 'XTAL_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XTAL_Y } "NODE_NAME" } } { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 248 -240 -72 264 "XTAL_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns ClockBlock:inst1\|inst67 2 REG LC1_A31 22 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_A31; Fanout = 22; REG Node = 'ClockBlock:inst1\|inst67'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { XTAL_Y ClockBlock:inst1|inst67 } "NODE_NAME" } } { "ClockBlock.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ClockBlock.bdf" { { 256 832 896 336 "inst67" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.700 ns) + CELL(0.000 ns) 17.100 ns inst14 3 REG LC4_E47 3 " "Info: 3: + IC(8.700 ns) + CELL(0.000 ns) = 17.100 ns; Loc. = LC4_E47; Fanout = 3; REG Node = 'inst14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { ClockBlock:inst1|inst67 inst14 } "NODE_NAME" } } { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 128 328 392 208 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 25.15 % ) " "Info: Total cell delay = 4.300 ns ( 25.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.800 ns ( 74.85 % ) " "Info: Total interconnect delay = 12.800 ns ( 74.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { XTAL_Y ClockBlock:inst1|inst67 inst14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|inst67 {} inst14 {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 128 328 392 208 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.000 ns + Longest register pin " "Info: + Longest register to pin delay is 12.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14 1 REG LC4_E47 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_E47; Fanout = 3; REG Node = 'inst14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } } { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 128 328 392 208 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns inst11 2 COMB LC1_E47 2 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC1_E47; Fanout = 2; COMB Node = 'inst11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { inst14 inst11 } "NODE_NAME" } } { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 256 408 472 304 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(5.000 ns) 12.000 ns b1_1 3 PIN PIN_154 0 " "Info: 3: + IC(3.800 ns) + CELL(5.000 ns) = 12.000 ns; Loc. = PIN_154; Fanout = 0; PIN Node = 'b1_1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { inst11 b1_1 } "NODE_NAME" } } { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { -112 1456 1632 -96 "b1_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 64.17 % ) " "Info: Total cell delay = 7.700 ns ( 64.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 35.83 % ) " "Info: Total interconnect delay = 4.300 ns ( 35.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { inst14 inst11 b1_1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.000 ns" { inst14 {} inst11 {} b1_1 {} } { 0.000ns 0.500ns 3.800ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { XTAL_Y ClockBlock:inst1|inst67 inst14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|inst67 {} inst14 {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { inst14 inst11 b1_1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.000 ns" { inst14 {} inst11 {} b1_1 {} } { 0.000ns 0.500ns 3.800ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ButtonFSMBlock:inst\|inst13 Button_01 XTAL_Y 0.700 ns register " "Info: th for register \"ButtonFSMBlock:inst\|inst13\" (data pin = \"Button_01\", clock pin = \"XTAL_Y\") is 0.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "XTAL_Y destination 17.100 ns + Longest register " "Info: + Longest clock path from clock \"XTAL_Y\" to destination register is 17.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns XTAL_Y 1 CLK PIN_91 13 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 13; CLK Node = 'XTAL_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XTAL_Y } "NODE_NAME" } } { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { 248 -240 -72 264 "XTAL_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns ClockBlock:inst1\|inst67 2 REG LC1_A31 22 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_A31; Fanout = 22; REG Node = 'ClockBlock:inst1\|inst67'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { XTAL_Y ClockBlock:inst1|inst67 } "NODE_NAME" } } { "ClockBlock.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ClockBlock.bdf" { { 256 832 896 336 "inst67" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.700 ns) + CELL(0.000 ns) 17.100 ns ButtonFSMBlock:inst\|inst13 3 REG LC1_E44 2 " "Info: 3: + IC(8.700 ns) + CELL(0.000 ns) = 17.100 ns; Loc. = LC1_E44; Fanout = 2; REG Node = 'ButtonFSMBlock:inst\|inst13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { ClockBlock:inst1|inst67 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "ButtonFSMBlock.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ButtonFSMBlock.bdf" { { 296 1048 1112 376 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 25.15 % ) " "Info: Total cell delay = 4.300 ns ( 25.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.800 ns ( 74.85 % ) " "Info: Total interconnect delay = 12.800 ns ( 74.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { XTAL_Y ClockBlock:inst1|inst67 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|inst67 {} ButtonFSMBlock:inst|inst13 {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "ButtonFSMBlock.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ButtonFSMBlock.bdf" { { 296 1048 1112 376 "inst13" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 19.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns Button_01 1 PIN PIN_45 3 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_45; Fanout = 3; PIN Node = 'Button_01'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button_01 } "NODE_NAME" } } { "tjn_design3.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/tjn_design3.bdf" { { -80 8 176 -64 "Button_01" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.500 ns) + CELL(1.700 ns) 19.500 ns ButtonFSMBlock:inst\|inst13 2 REG LC1_E44 2 " "Info: 2: + IC(7.500 ns) + CELL(1.700 ns) = 19.500 ns; Loc. = LC1_E44; Fanout = 2; REG Node = 'ButtonFSMBlock:inst\|inst13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { Button_01 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "ButtonFSMBlock.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project3/ButtonFSMBlock.bdf" { { 296 1048 1112 376 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 61.54 % ) " "Info: Total cell delay = 12.000 ns ( 61.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.500 ns ( 38.46 % ) " "Info: Total interconnect delay = 7.500 ns ( 38.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.500 ns" { Button_01 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.500 ns" { Button_01 {} Button_01~out {} ButtonFSMBlock:inst|inst13 {} } { 0.000ns 0.000ns 7.500ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { XTAL_Y ClockBlock:inst1|inst67 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { XTAL_Y {} XTAL_Y~out {} ClockBlock:inst1|inst67 {} ButtonFSMBlock:inst|inst13 {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.500 ns" { Button_01 ButtonFSMBlock:inst|inst13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.500 ns" { Button_01 {} Button_01~out {} ButtonFSMBlock:inst|inst13 {} } { 0.000ns 0.000ns 7.500ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 01 17:45:33 2013 " "Info: Processing ended: Tue Oct 01 17:45:33 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
