Matrixes identical ... Test successful!
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_mmult_hw_wrapped_top glbl -Oenable_linking_all_libraries -prj mmult_hw_wrapped.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s mmult_hw_wrapped 
Multi-threading is on. Using 10 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/ip/xil_defaultlib/mmult_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/ip/xil_defaultlib/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/AESL_axi_slave_CONTROL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CONTROL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/mmult_hw_wrapped_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_hw_wrapped_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/mmult_hw_wrapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_hw_wrapped
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_L1_L2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_L1_L2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/AESL_axi_s_INPUT_STREAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_INPUT_STREAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/mmult_hw_wrapped.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_mmult_hw_wrapped_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/mmult_hw_wrapped_CONTROL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_hw_wrapped_CONTROL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/mmult_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/mmult_hw_wrapped_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_hw_wrapped_regslice_both
INFO: [VRFC 10-311] analyzing module mmult_hw_wrapped_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/AESL_axi_s_OUTPUT_STREAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_OUTPUT_STREAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/mmult_hw_wrapped_a_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_hw_wrapped_a_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/mmult_hw_wrapped_out_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_hw_wrapped_out_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:23]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:47]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.mmult_hw_wrapped_a_RAM_1WNR_AUTO...
Compiling module xil_defaultlib.mmult_hw_wrapped_out_RAM_AUTO_1R...
Compiling module xil_defaultlib.mmult_hw_wrapped_flow_control_lo...
Compiling module xil_defaultlib.mmult_hw_wrapped_mmult_hw_wrappe...
Compiling module xil_defaultlib.mmult_hw_wrapped_mmult_hw_wrappe...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xczu3eg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.mmult_hw_wrapped_fadd_32ns_32ns_...
Compiling module xil_defaultlib.mmult_hw_wrapped_fadd_32ns_32ns_...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_14.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.mmult_hw_wrapped_fmul_32ns_32ns_...
Compiling module xil_defaultlib.mmult_hw_wrapped_fmul_32ns_32ns_...
Compiling module xil_defaultlib.mmult_hw_wrapped_mmult_hw_wrappe...
Compiling module xil_defaultlib.mmult_hw_wrapped_mmult_hw_wrappe...
Compiling module xil_defaultlib.mmult_hw_wrapped_CONTROL_BUS_s_a...
Compiling module xil_defaultlib.mmult_hw_wrapped_regslice_both
Compiling module xil_defaultlib.mmult_hw_wrapped_regslice_both(D...
Compiling module xil_defaultlib.mmult_hw_wrapped_regslice_both(D...
Compiling module xil_defaultlib.mmult_hw_wrapped_regslice_both(D...
Compiling module xil_defaultlib.mmult_hw_wrapped
Compiling module xil_defaultlib.fifo(DEPTH=2048,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=2048,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=2048,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=2048,WIDTH=5)
Compiling module xil_defaultlib.AESL_axi_s_INPUT_STREAM
Compiling module xil_defaultlib.fifo(DEPTH=1024,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=1024,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=1024,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=1024,WIDTH=5)
Compiling module xil_defaultlib.AESL_axi_s_OUTPUT_STREAM
Compiling module xil_defaultlib.AESL_axi_slave_CONTROL_BUS
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:47]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:55]
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_mmult_hw_wrapped_top
Compiling module work.glbl
Built simulation snapshot mmult_hw_wrapped

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/mmult_hw_wrapped/xsim_script.tcl
# xsim {mmult_hw_wrapped} -autoloadwcfg -tclbatch {mmult_hw_wrapped.tcl}
Time resolution is 1 ps
source mmult_hw_wrapped.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20835 ns  Iteration: 12  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U17/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20855 ns  Iteration: 12  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U17/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20935 ns  Iteration: 12  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U18/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20955 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U18/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21035 ns  Iteration: 12  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U19/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21055 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U19/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21135 ns  Iteration: 12  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U20/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21155 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U20/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21235 ns  Iteration: 12  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U21/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21255 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U21/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21335 ns  Iteration: 12  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U22/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21355 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U22/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21435 ns  Iteration: 12  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U23/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21455 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U23/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21535 ns  Iteration: 12  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U24/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21555 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U24/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21635 ns  Iteration: 12  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U25/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21655 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U25/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21735 ns  Iteration: 12  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U26/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21755 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U26/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21835 ns  Iteration: 12  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U27/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21855 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U27/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21935 ns  Iteration: 12  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U28/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21955 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U28/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22035 ns  Iteration: 12  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U29/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22055 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U29/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22135 ns  Iteration: 12  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U30/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22155 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U30/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22235 ns  Iteration: 12  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U31/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22255 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U31/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22335 ns  Iteration: 12  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U32/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22355 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U32/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41305 ns  Iteration: 12  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U17/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41325 ns  Iteration: 12  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U17/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41345 ns  Iteration: 12  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U17/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41405 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U18/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41425 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U18/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41445 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U18/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41505 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U19/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41525 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U19/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41545 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U19/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41605 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U20/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41625 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U20/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41645 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U20/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41705 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U21/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41725 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U21/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41745 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U21/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41805 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U22/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41825 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U22/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41845 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U22/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41905 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U23/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41925 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U23/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41945 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U23/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42005 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U24/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42025 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U24/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42045 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U24/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42105 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U25/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42125 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U25/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42145 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U25/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42205 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U26/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42225 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U26/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42245 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U26/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42305 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U27/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42325 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U27/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42345 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U27/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42405 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U28/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42425 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U28/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42445 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U28/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42505 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U29/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42525 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U29/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42545 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U29/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42605 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U30/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42625 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U30/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42645 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U30/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42705 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U31/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42725 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U31/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42745 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U31/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42805 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U32/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42825 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U32/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42845 ns  Iteration: 11  Process: /apatb_mmult_hw_wrapped_top/AESL_inst_mmult_hw_wrapped/grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_114/fadd_32ns_32ns_32_5_full_dsp_1_U32/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [100.00%] @ "53225000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 53285 ns : File "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/sim/verilog/mmult_hw_wrapped.autotb.v" Line 446
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2711.414 ; gain = 0.000 ; free physical = 1257 ; free virtual = 36792
## quit
INFO: xsimkernel Simulation Memory Usage: 140328 KB (Peak: 189472 KB), Simulation CPU Usage: 15460 ms
INFO: [Common 17-206] Exiting xsim at Tue Jul  9 12:46:40 2024...
Matrixes identical ... Test successful!
