-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ==============================================================

library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity svm_classifier_SVs_h_V_0_rom is 
    generic(
             dwidth     : integer := 240; 
             awidth     : integer := 5; 
             mem_size    : integer := 30
    ); 
    port (
          addr0      : in std_logic_vector(awidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(dwidth-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of svm_classifier_SVs_h_V_0_rom is 

signal addr0_tmp : std_logic_vector(awidth-1 downto 0); 
type mem_array is array (0 to mem_size-1) of std_logic_vector (dwidth-1 downto 0); 
signal mem : mem_array := (
    0 => "111110000000110111011110011000111001111011011111100011111010000011111110111111101110001111001001001101000000001011000001111101100101011111101011010110000100001000111111011011010011111011110011000111101110001000111101100010011111011110000101", 
    1 => "000000011111001111010001111011111001111011011111100011111010000111110101000111101110001111000111100110000111110000001010000110011011010111000010000110001010000100000111011011010011000010110111110111011110001110111100010101000111011110000101", 
    2 => "000000011111001111101010110110000110111010000111110001101001000000001000101000110111010100111101111011011000011000011101111010101000110000110000000111000000001100001111101001111100111101100100010000001101111100111101100010011111101110110110", 
    3 => "111011100010100000010000001110000110111010000000001101000111000011111110111000000110100110111010101101010111111101100110111101100101011000000110110111000000001100001000010101110101111111010101011111101110001000111111111101001111101110110110", 
    4 => "111011100010100000101001001000111001111011011111111111011000000011111110111111111010011010111101111011011000100101111000111101100101011111111001000111111110001101110000010101110101111111010101011000001101111100111110101111110000010000011000", 
    5 => "000101011011110000110101100110111111000111101111110001101001111110001101100111111010011010111101111011011000001011000001000110011011010111111001000111111110001101110111111000100100111111010101011111011110001110111111111101001111101110110110", 
    6 => "000000011111001111011110011000000110111010000111110001101001000010000011110000110111010100111010101101010111111101100110111010101000110000100010010111000000001100001111111000100100111111010101011111111110000010111111111101001111101110110110", 
    7 => "000101011011110001000010000011111111000111101111110001101001111110001101100111111010011010111101111011011000011000011101000110011011010111111001000111111110001101110000000111001101000100101001000111101110001000111101100010011111111111100111", 
    8 => "111110000000110111101010110110000001101101110111111111011000000010000011110000110111010100000100010111110000100101111000000000100010000000000110110111111010010001000111111000100100111101100100010000001101111100111101100010011000010000011000", 
    9 => "000010111101100000101001001000111111000111101111110001101001111110001101100111101110001111111101111011011000001011000001000100111101000000000110110111111110001101110000010101110101000001000110101111101110001000000001001010101111111111100111", 
    10 => "000000011111001111101010110110111100100001100111010110001010000101111001111111001001101100111111100010100000110011010100111001001010100111001111110110111110001101110111111000100100000100101001000111111110000010000100110010110111111111100111", 
    11 => "111001000100001111101010110110000110111010000111100011111010111100010010011000101011001000000100010111110000011000011101111100000111001000110000000111111010010001000111101001111100111011110011000111101110001000111101100010011111101110110110", 
    12 => "000000011111001111011110011000000001101101110111111111011000000010000011110000101011001000111111100010100000100101111000000010000000011000010100100111111110001101110111111000100100111111010101011000001101111100111111111101001111111111100111", 
    13 => "111110000000110111011110011000000110111010000111110001101001000000001000101000110111010100000010110000110111100010101111111101100101011000111101110111110110010100010111111000100100111101100100010111111110000010111110101111110000010000011000", 
    14 => "000101011011110001000010000011111111000111101111110001101001111110001101100111111010011010111101111011011000011000011101000110011011010111111001000111111110001101110111111000100100000001000110101111101110001000000001001010101111111111100111", 
    15 => "111110000000110111101010110110000110111010000111100011111010000010000011110001000011100000000001001001101000011000011101111010101000110000100010010111111100001111011111101001111100111011110011000111111110000010111001111010001111101110110110", 
    16 => "111110000000110111010001111011111001111011011111100011111010000011111110111111111010011010001001001101000111111101100110111101100101011111101011010110000010001010100111101001111100111101100100010111101110001000111101100010011111011110000101", 
    17 => "111110000000110000011100101011111100100001100111110001101001000111110101000111100010000011000010110000110111111101100110111101100101011111001111110110000000001100001111101001111100111111010101011111111110000010000010011000000000100001001001", 
    18 => "111110000000110111110111010011111111000111101111100011111010000010000011110000010010110001000010110000110000011000011101111100000111001000000110110111111100001111011111011011010011111000010000110111001110010101111011000111100111001101010100", 
    19 => "000010111101100000110101100110111111000111101111110001101001111110001101100000000110100110111101111011011000011000011101000110011011010111101011010110000000001100001111111000100100111101100100010111101110001000111110101111110111111111100111", 
    20 => "000000011111001111101010110110111100100001100111010110001010000101111001111111001001101100111111100010100000100101111000111010101000110111000010000110111110001101110111101001111100111111010101011111101110001000111111111101001111101110110110", 
    21 => "000000011111001001000010000011111111000111101111110001101001111110001101100111111010011010111101111011011111111101100110000011011110101111111001000111000010001010100111101001111100111101100100010111011110001110111101100010011111101110110110", 
    22 => "000000011111001000010000001110111111000111101111110001101001000010000011110111111010011010000100010111110001000000101111111100000111001000000110110111000000001100001000100100011110000100101001000000111101101001000011100101011000110001111010", 
    23 => "111011100010100111011110011000000001101101110111111111011000000010000011110000110111010100000100010111110000001011000001111111000011110000000110110111111000010010101111101001111100111101100100010111111110000010111101100010011111111111100111", 
    24 => "000000011111001111010001111011111001111011011111100011111010001001110000001000010010110001000101111110111111100010101111000111111001101111000010000110001000000101101111011011010011111101100100010111001110010101111110101111110111011110000101", 
    25 => "000000011111001111011110011000001001100000001111110001101001000000001000101000110111010100111111100010100000001011000001111111000011110000111101110111111110001101110111111000100100111101100100010111101110001000111110101111110111101110110110", 
    26 => "000000011111001000101001001000111111000111101000001101000111000011111110111111111010011010111100010100011111100010101111000000100010000111111001000111000000001100001000010101110101111101100100010000001101111100111110101111110111111111100111", 
    27 => "000101011011110000011100101011111111000111101111110001101001000000001000101111101110001111111100010100011000011000011101000000100010000111111001000111000000001100001111101001111100111010000001111111001110010101111000101100110111011110000101", 
    28 => "000010111101100001000010000011111111000111101111110001101001111100010010011111101110001111111101111011011000011000011101000100111101000000010100100111111110001101110111111000100100111111010101011111101110001000111011000111100111111111100111", 
    29 => "111001000100001111101010110110000001101101110111111111011000000000001000101000011110111101000010110000110000011000011101000000100010000000000110110111111100001111011111101001111100111011110011000111111110000010111100010101000111111111100111" );

attribute syn_rom_style : string;
attribute syn_rom_style of mem : signal is "block_rom";
attribute ROM_STYLE : string;
attribute ROM_STYLE of mem : signal is "block";

attribute EQUIVALENT_REGISTER_REMOVAL : string;
begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;


Library IEEE;
use IEEE.std_logic_1164.all;

entity svm_classifier_SVs_h_V_0 is
    generic (
        DataWidth : INTEGER := 240;
        AddressRange : INTEGER := 30;
        AddressWidth : INTEGER := 5);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of svm_classifier_SVs_h_V_0 is
    component svm_classifier_SVs_h_V_0_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    svm_classifier_SVs_h_V_0_rom_U :  component svm_classifier_SVs_h_V_0_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


