#-----------------------------------------------------------
# Vivado v2018.2_AR71275_op (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jan 17 07:50:08 2019
# Process ID: 937
# Current directory: /home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/synth_1
# Command line: vivado -log Huawei_F100_Gen4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Huawei_F100_Gen4.tcl
# Log file: /home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/synth_1/Huawei_F100_Gen4.vds
# Journal file: /home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Huawei_F100_Gen4.tcl -notrace
Command: synth_design -top Huawei_F100_Gen4 -part xcvu9p-flgb2104-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 955 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/centos/daniel/riffa/fpga/riffa_hdl/functions.vh:58]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/centos/daniel/riffa/fpga/riffa_hdl/functions.vh:74]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/centos/daniel/riffa/fpga/riffa_hdl/ultrascale.vh:361]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/centos/daniel/riffa/fpga/riffa_hdl/ultrascale.vh:376]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/centos/daniel/riffa/fpga/riffa_hdl/tlp.vh:228]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/centos/daniel/riffa/fpga/riffa_hdl/tlp.vh:248]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1689.176 ; gain = 0.000 ; free physical = 1419 ; free virtual = 38140
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Huawei_F100_Gen4' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:48]
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_NUM_LANES bound to: 4 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_PAYLOAD_BYTES bound to: 256 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'chnl_tester' [/home/centos/daniel/riffa/fpga/riffa_hdl/chnl_tester.v:50]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'chnl_tester' (1#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/chnl_tester.v:50]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:19473]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:19473]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:19625]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (3#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:19625]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:27275]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (4#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:27275]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/synth_1/.Xil/Vivado-937-ip-172-31-22-253.ap-southeast-1.compute.internal/realtime/pcie4_uscale_plus_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0' (5#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/synth_1/.Xil/Vivado-937-ip-172-31-22-253.ap-southeast-1.compute.internal/realtime/pcie4_uscale_plus_0_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'pci_exp_txn' does not match port width (1) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:263]
WARNING: [Synth 8-689] width (4) of port connection 'pci_exp_txp' does not match port width (1) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:264]
WARNING: [Synth 8-689] width (4) of port connection 'pci_exp_rxn' does not match port width (1) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:265]
WARNING: [Synth 8-689] width (4) of port connection 'pci_exp_rxp' does not match port width (1) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:266]
WARNING: [Synth 8-689] width (128) of port connection 's_axis_rq_tdata' does not match port width (64) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:277]
WARNING: [Synth 8-689] width (60) of port connection 's_axis_rq_tuser' does not match port width (62) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:278]
WARNING: [Synth 8-689] width (4) of port connection 's_axis_rq_tkeep' does not match port width (2) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:279]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_rq_tready' does not match port width (4) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:280]
WARNING: [Synth 8-689] width (128) of port connection 'm_axis_rc_tdata' does not match port width (64) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:283]
WARNING: [Synth 8-689] width (4) of port connection 'm_axis_rc_tkeep' does not match port width (2) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:286]
WARNING: [Synth 8-689] width (22) of port connection 'm_axis_rc_tready' does not match port width (1) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:288]
WARNING: [Synth 8-689] width (128) of port connection 'm_axis_cq_tdata' does not match port width (64) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:290]
WARNING: [Synth 8-689] width (85) of port connection 'm_axis_cq_tuser' does not match port width (88) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:291]
WARNING: [Synth 8-689] width (4) of port connection 'm_axis_cq_tkeep' does not match port width (2) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:293]
WARNING: [Synth 8-689] width (22) of port connection 'm_axis_cq_tready' does not match port width (1) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:295]
WARNING: [Synth 8-689] width (128) of port connection 's_axis_cc_tdata' does not match port width (64) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:297]
WARNING: [Synth 8-689] width (4) of port connection 's_axis_cc_tkeep' does not match port width (2) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:300]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_cc_tready' does not match port width (4) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:302]
WARNING: [Synth 8-689] width (4) of port connection 'pcie_rq_seq_num0' does not match port width (6) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:307]
WARNING: [Synth 8-689] width (6) of port connection 'pcie_rq_tag0' does not match port width (8) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:309]
WARNING: [Synth 8-689] width (1) of port connection 'pcie_cq_np_req' does not match port width (2) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:311]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_phy_link_status' does not match port width (2) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:314]
WARNING: [Synth 8-689] width (4) of port connection 'cfg_negotiated_width' does not match port width (3) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:315]
WARNING: [Synth 8-689] width (3) of port connection 'cfg_current_speed' does not match port width (2) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:316]
WARNING: [Synth 8-689] width (3) of port connection 'cfg_max_payload' does not match port width (2) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:317]
WARNING: [Synth 8-689] width (8) of port connection 'cfg_function_status' does not match port width (16) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:319]
WARNING: [Synth 8-689] width (6) of port connection 'cfg_function_power_state' does not match port width (12) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:320]
WARNING: [Synth 8-689] width (12) of port connection 'cfg_vf_status' does not match port width (504) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:321]
WARNING: [Synth 8-689] width (18) of port connection 'cfg_vf_power_state' does not match port width (756) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:322]
WARNING: [Synth 8-689] width (2) of port connection 'cfg_rcb_status' does not match port width (4) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:330]
WARNING: [Synth 8-689] width (2) of port connection 'cfg_tph_requester_enable' does not match port width (4) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:334]
WARNING: [Synth 8-689] width (6) of port connection 'cfg_tph_st_mode' does not match port width (12) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:335]
WARNING: [Synth 8-689] width (6) of port connection 'cfg_vf_tph_requester_enable' does not match port width (252) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:336]
WARNING: [Synth 8-689] width (18) of port connection 'cfg_vf_tph_st_mode' does not match port width (756) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:337]
WARNING: [Synth 8-689] width (2) of port connection 'cfg_interrupt_pending' does not match port width (4) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:350]
WARNING: [Synth 8-689] width (2) of port connection 'cfg_interrupt_msi_enable' does not match port width (4) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:352]
WARNING: [Synth 8-689] width (6) of port connection 'cfg_interrupt_msi_mmenable' does not match port width (12) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:354]
WARNING: [Synth 8-689] width (4) of port connection 'cfg_interrupt_msi_select' does not match port width (2) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:357]
WARNING: [Synth 8-689] width (64) of port connection 'cfg_interrupt_msi_pending_status' does not match port width (32) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:359]
WARNING: [Synth 8-689] width (9) of port connection 'cfg_interrupt_msi_tph_st_tag' does not match port width (8) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:365]
WARNING: [Synth 8-689] width (3) of port connection 'cfg_interrupt_msi_function_number' does not match port width (8) of module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:366]
WARNING: [Synth 8-350] instance 'pcie4_7x_0_i' of module 'pcie4_uscale_plus_0' requires 137 connections, but only 85 given [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:259]
INFO: [Synth 8-6157] synthesizing module 'riffa_wrapper_vc709' [/home/centos/daniel/riffa/fpga/xilinx/huawei/riffa_wrapper_vc709.v:47]
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_PAYLOAD_BYTES bound to: 256 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 5 - type: integer 
	Parameter C_FPGA_ID bound to: V709 - type: string 
	Parameter C_FPGA_NAME bound to: REGT - type: string 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_VENDOR bound to: ULTRASCALE - type: string 
	Parameter C_KEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'engine_layer' [/home/centos/daniel/riffa/fpga/riffa_hdl/engine_layer.v:45]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 5 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_VENDOR bound to: ULTRASCALE - type: string 
INFO: [Synth 8-6157] synthesizing module 'rx_engine_ultrascale' [/home/centos/daniel/riffa/fpga/riffa_hdl/rx_engine_ultrascale.v:48]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_RX_PIPELINE_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rxc_engine_ultrascale' [/home/centos/daniel/riffa/fpga/riffa_hdl/rxc_engine_ultrascale.v:47]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_RX_PIPELINE_DEPTH bound to: 3 - type: integer 
	Parameter C_RX_META_STAGES bound to: 0 - type: integer 
	Parameter C_RX_DATA_STAGES bound to: 1 - type: integer 
	Parameter C_RX_BE_W bound to: 8 - type: integer 
	Parameter C_RX_INPUT_STAGES bound to: 0 - type: integer 
	Parameter C_RX_OUTPUT_STAGES bound to: 2 - type: integer 
	Parameter C_RX_COMPUTATION_STAGES bound to: 1 - type: integer 
	Parameter C_TOTAL_STAGES bound to: 3 - type: integer 
	Parameter C_RX_METADW0_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_METADW1_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_METADW2_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_PAYLOAD_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_BE_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_METADW0_INDEX bound to: 0 - type: integer 
	Parameter C_RX_METADW1_INDEX bound to: 32 - type: integer 
	Parameter C_RX_METADW2_INDEX bound to: 64 - type: integer 
	Parameter C_RX_BE_INDEX bound to: 0 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register' [/home/centos/daniel/riffa/fpga/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (6#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'pipeline' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline' (7#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (8#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [/home/centos/daniel/riffa/fpga/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (8#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized1' [/home/centos/daniel/riffa/fpga/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized1' (8#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized2' [/home/centos/daniel/riffa/fpga/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 33 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized2' (8#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'shiftreg' [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_sr_registers[3].rDataShift_reg[3] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:73]
INFO: [Synth 8-6155] done synthesizing module 'shiftreg' (9#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized0' [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
	Parameter C_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_sr_registers[3].rDataShift_reg[3] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:73]
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized0' (9#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized1' [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_sr_registers[3].rDataShift_reg[3] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:73]
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized1' (9#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-6157] synthesizing module 'offset_to_mask' [/home/centos/daniel/riffa/fpga/riffa_hdl/offset_to_mask.v:36]
	Parameter C_MASK_SWAP bound to: 0 - type: integer 
	Parameter C_MASK_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'offset_to_mask' (10#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/offset_to_mask.v:36]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized0' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 105 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized0' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 105 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized0' (10#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized0' (10#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6155] done synthesizing module 'rxc_engine_ultrascale' (11#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/rxc_engine_ultrascale.v:47]
INFO: [Synth 8-6157] synthesizing module 'rxr_engine_ultrascale' [/home/centos/daniel/riffa/fpga/riffa_hdl/rxr_engine_ultrascale.v:47]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_RX_PIPELINE_DEPTH bound to: 3 - type: integer 
	Parameter C_RX_BE_W bound to: 8 - type: integer 
	Parameter C_RX_INPUT_STAGES bound to: 0 - type: integer 
	Parameter C_RX_OUTPUT_STAGES bound to: 2 - type: integer 
	Parameter C_RX_COMPUTATION_STAGES bound to: 1 - type: integer 
	Parameter C_TOTAL_STAGES bound to: 3 - type: integer 
	Parameter C_RX_ADDRDW0_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_ADDRDW1_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_METADW0_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_METADW1_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_PAYLOAD_CYCLE bound to: 1 - type: integer 
	Parameter C_RX_BE_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_ADDRDW0_INDEX bound to: 0 - type: integer 
	Parameter C_RX_ADDRDW1_INDEX bound to: 32 - type: integer 
	Parameter C_RX_METADW0_INDEX bound to: 64 - type: integer 
	Parameter C_RX_METADW1_INDEX bound to: 96 - type: integer 
	Parameter C_RX_BE_INDEX bound to: 0 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register__parameterized3' [/home/centos/daniel/riffa/fpga/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized3' (11#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized2' [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_sr_registers[3].rDataShift_reg[3] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:73]
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized2' (11#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized4' [/home/centos/daniel/riffa/fpga/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized4' (11#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized1' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 153 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized1' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 153 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized1' (11#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized1' (11#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
WARNING: [Synth 8-3848] Net rRst in module/entity rxr_engine_ultrascale does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/rxr_engine_ultrascale.v:384]
INFO: [Synth 8-6155] done synthesizing module 'rxr_engine_ultrascale' (12#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/rxr_engine_ultrascale.v:47]
INFO: [Synth 8-6155] done synthesizing module 'rx_engine_ultrascale' (13#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/rx_engine_ultrascale.v:48]
INFO: [Synth 8-6157] synthesizing module 'tx_engine_ultrascale' [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_engine_ultrascale.v:50]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'txr_engine_ultrascale' [/home/centos/daniel/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v:51]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_HDR_DWORDS bound to: 4 - type: integer 
	Parameter C_MAX_ALIGN_DWORDS bound to: 0 - type: integer 
	Parameter C_MAX_NONPAY_DWORDS bound to: 5 - type: integer 
	Parameter C_MAX_PACKET_DWORDS bound to: 69 - type: integer 
	Parameter C_PIPELINE_FORMATTER_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_FORMATTER_OUTPUT bound to: 1 - type: integer 
	Parameter C_FORMATTER_DELAY bound to: 2 - type: integer 
	Parameter C_RST_COUNT bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized3' [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 10 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_VALUE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_sr_registers[10].rDataShift_reg[10] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:73]
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized3' (13#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-6157] synthesizing module 'txr_formatter_ultrascale' [/home/centos/daniel/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v:273]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_NONPAY_DWORDS bound to: 5 - type: integer 
	Parameter C_MAX_PACKET_DWORDS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized2' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 127 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized2' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 127 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized2' (13#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized2' (13#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized3' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized3' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized3' (13#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized3' (13#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6155] done synthesizing module 'txr_formatter_ultrascale' (14#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v:273]
INFO: [Synth 8-6157] synthesizing module 'tx_engine' [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_engine.v:49]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_FORMATTER_DELAY bound to: 2 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_PIPELINE_HDR_FIFO_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_HDR_FIFO_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_HDR_INPUT bound to: 1 - type: integer 
	Parameter C_ACTUAL_HDR_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_COMPUTE_REG bound to: 1 - type: integer 
	Parameter C_USE_READY_REG bound to: 1 - type: integer 
	Parameter C_USE_FWFT_HDR_FIFO bound to: 1 - type: integer 
	Parameter C_DATA_FIFO_DEPTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tx_data_pipeline' [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_data_pipeline.v:55]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 25 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-6157] synthesizing module 'tx_data_shift' [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_data_shift.v:73]
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_ROTATE_BITS bound to: 2 - type: integer 
	Parameter C_NUM_MUXES bound to: 4 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 4 - type: integer 
	Parameter C_MASK_WIDTH bound to: 4 - type: integer 
	Parameter C_AGGREGATE_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rotate' [/home/centos/daniel/riffa/fpga/riffa_hdl/rotate.v:44]
	Parameter C_DIRECTION bound to: LEFT - type: string 
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rotate' (15#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/rotate.v:44]
INFO: [Synth 8-6157] synthesizing module 'one_hot_mux' [/home/centos/daniel/riffa/fpga/riffa_hdl/one_hot_mux.v:44]
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 4 - type: integer 
	Parameter C_AGGREGATE_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'one_hot_mux' (16#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/one_hot_mux.v:44]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized4' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 134 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized4' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 134 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized4' (16#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized4' (16#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized5' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 137 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized5' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 137 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized5' (16#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized5' (16#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'rotate__parameterized0' [/home/centos/daniel/riffa/fpga/riffa_hdl/rotate.v:44]
	Parameter C_DIRECTION bound to: RIGHT - type: string 
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rotate__parameterized0' (16#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/rotate.v:44]
INFO: [Synth 8-6157] synthesizing module 'offset_flag_to_one_hot' [/home/centos/daniel/riffa/fpga/riffa_hdl/offset_flag_to_one_hot.v:45]
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'offset_flag_to_one_hot' (17#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/offset_flag_to_one_hot.v:45]
INFO: [Synth 8-6155] done synthesizing module 'tx_data_shift' (18#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_data_shift.v:73]
INFO: [Synth 8-6157] synthesizing module 'tx_data_fifo' [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_data_fifo.v:63]
	Parameter C_DEPTH_PACKETS bound to: 25 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_FIFO_OUTPUT_DEPTH bound to: 1 - type: integer 
	Parameter C_INPUT_DEPTH bound to: 1 - type: integer 
	Parameter C_PAYLOAD_DEPTH bound to: 16 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 400 - type: integer 
	Parameter C_FIFO_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 34 - type: integer 
	Parameter C_INOUT_REG_WIDTH bound to: 34 - type: integer 
	Parameter C_NUM_FIFOS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized6' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized6' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized6' (18#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized6' (18#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo' [/home/centos/daniel/riffa/fpga/riffa_hdl/fifo.v:45]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_DEPTH bound to: 400 - type: integer 
	Parameter C_DELAY bound to: 0 - type: integer 
	Parameter C_POW2_DEPTH bound to: 512 - type: integer 
	Parameter C_DEPTH_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'scsdpram' [/home/centos/daniel/riffa/fpga/riffa_hdl/scsdpram.v:50]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'scsdpram' (19#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/scsdpram.v:50]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized4' [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized4' (19#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (20#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/fifo.v:45]
INFO: [Synth 8-6157] synthesizing module 'counter_v2' [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_data_fifo.v:288]
	Parameter C_MAX_VALUE bound to: 25 - type: integer 
	Parameter C_SAT_VALUE bound to: 26 - type: integer 
	Parameter C_FLR_VALUE bound to: 0 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_v2' (21#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_data_fifo.v:288]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized7' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized7' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized7' (21#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized7' (21#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6155] done synthesizing module 'tx_data_fifo' (22#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_data_fifo.v:63]
INFO: [Synth 8-6155] done synthesizing module 'tx_data_pipeline' (23#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_data_pipeline.v:55]
INFO: [Synth 8-6157] synthesizing module 'tx_hdr_fifo' [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_hdr_fifo.v:56]
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [/home/centos/daniel/riffa/fpga/riffa_hdl/fifo.v:45]
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_DEPTH bound to: 10 - type: integer 
	Parameter C_DELAY bound to: 0 - type: integer 
	Parameter C_POW2_DEPTH bound to: 16 - type: integer 
	Parameter C_DEPTH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'scsdpram__parameterized0' [/home/centos/daniel/riffa/fpga/riffa_hdl/scsdpram.v:50]
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'scsdpram__parameterized0' (23#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/scsdpram.v:50]
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (23#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/fifo.v:45]
INFO: [Synth 8-6155] done synthesizing module 'tx_hdr_fifo' (24#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_hdr_fifo.v:56]
INFO: [Synth 8-6157] synthesizing module 'tx_alignment_pipeline' [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:87]
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_DATA_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_HDR_INPUT bound to: 1 - type: integer 
	Parameter C_USE_COMPUTE_REG bound to: 1 - type: integer 
	Parameter C_USE_READY_REG bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_AGGREGATE_WIDTH bound to: 256 - type: integer 
	Parameter C_MASK_WIDTH bound to: 4 - type: integer 
	Parameter C_NUM_MUXES bound to: 4 - type: integer 
	Parameter C_MUX_INPUTS bound to: 4 - type: integer 
	Parameter C_CLOG_MUX_INPUTS bound to: 2 - type: integer 
	Parameter C_MAX_SCHEDULE bound to: 3 - type: integer 
	Parameter C_CLOG_MAX_SCHEDULE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized8' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized8' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized8' (24#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized8' (24#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'mux' [/home/centos/daniel/riffa/fpga/riffa_hdl/mux.v:45]
	Parameter C_NUM_INPUTS bound to: 4 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_TYPE bound to: SELECT - type: string 
INFO: [Synth 8-6157] synthesizing module 'mux_select' [/home/centos/daniel/riffa/fpga/riffa_hdl/mux.v:90]
	Parameter C_NUM_INPUTS bound to: 4 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_select' (25#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/mux.v:90]
INFO: [Synth 8-6155] done synthesizing module 'mux' (26#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/mux.v:45]
WARNING: [Synth 8-689] width (32) of port connection 'OFFSET' does not match port width (2) of module 'offset_to_mask' [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:290]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized9' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 174 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized9' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 174 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized9' (26#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized9' (26#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized10' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 19 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized10' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized10' (26#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized10' (26#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/centos/daniel/riffa/fpga/riffa_hdl/counter.v:47]
	Parameter C_MAX_VALUE bound to: 2 - type: integer 
	Parameter C_SAT_VALUE bound to: 2 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (27#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/counter.v:47]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/centos/daniel/riffa/fpga/riffa_hdl/counter.v:47]
	Parameter C_MAX_VALUE bound to: 32768 - type: integer 
	Parameter C_SAT_VALUE bound to: 65536 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (27#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/counter.v:47]
WARNING: [Synth 8-689] width (15) of port connection 'VALUE' does not match port width (16) of module 'counter__parameterized0' [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:417]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized11' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 132 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized11' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized11' (27#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized11' (27#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
WARNING: [Synth 8-3848] Net wSchedule[0][31] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][30] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][29] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][28] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][27] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][26] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][25] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][24] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][23] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][19] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][15] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][11] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][10] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][9] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][8] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][7] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][6] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][5] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][4] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][3] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][2] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][1] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][0] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][31] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][30] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][29] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][28] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][27] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][26] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][25] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][24] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][23] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][19] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][15] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][11] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][10] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][9] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][8] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][7] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][6] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][5] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][4] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][3] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][2] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][1] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][0] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][31] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][30] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][29] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][28] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][27] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][26] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][25] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][24] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][23] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][19] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][15] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][11] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][10] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][9] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][8] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][7] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][6] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][5] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][4] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][3] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][2] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][1] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][0] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][31] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][30] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][29] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][28] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][27] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][26] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][25] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][24] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][23] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][19] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][15] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][11] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][10] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][9] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][8] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][7] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][6] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][5] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][4] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][3] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][2] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][1] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][0] in module/entity tx_alignment_pipeline does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
INFO: [Synth 8-6155] done synthesizing module 'tx_alignment_pipeline' (28#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:87]
INFO: [Synth 8-6155] done synthesizing module 'tx_engine' (29#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_engine.v:49]
INFO: [Synth 8-6157] synthesizing module 'txr_translation_layer' [/home/centos/daniel/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v:404]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_RST_COUNT bound to: 10 - type: integer 
	Parameter C_INPUT_STAGES bound to: 1 - type: integer 
	Parameter C_OUTPUT_STAGES bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reset_controller' [/home/centos/daniel/riffa/fpga/riffa_hdl/reset_controller.v:50]
	Parameter C_RST_COUNT bound to: 10 - type: integer 
	Parameter C_CLOG2_RST_COUNT bound to: 4 - type: integer 
	Parameter C_CEIL2_RST_COUNT bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized1' [/home/centos/daniel/riffa/fpga/riffa_hdl/counter.v:47]
	Parameter C_MAX_VALUE bound to: 16 - type: integer 
	Parameter C_SAT_VALUE bound to: 16 - type: integer 
	Parameter C_RST_VALUE bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized1' (29#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/counter.v:47]
INFO: [Synth 8-6155] done synthesizing module 'reset_controller' (30#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/reset_controller.v:50]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized12' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 133 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized12' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 133 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized12' (30#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized12' (30#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized13' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 193 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized13' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 193 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized13' (30#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized13' (30#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6155] done synthesizing module 'txr_translation_layer' (31#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v:404]
INFO: [Synth 8-6155] done synthesizing module 'txr_engine_ultrascale' (32#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v:51]
INFO: [Synth 8-6157] synthesizing module 'txc_engine_ultrascale' [/home/centos/daniel/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v:51]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_HDR_DWORDS bound to: 4 - type: integer 
	Parameter C_MAX_ALIGN_DWORDS bound to: 0 - type: integer 
	Parameter C_MAX_NONPAY_DWORDS bound to: 4 - type: integer 
	Parameter C_PIPELINE_FORMATTER_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_FORMATTER_OUTPUT bound to: 1 - type: integer 
	Parameter C_FORMATTER_DELAY bound to: 2 - type: integer 
	Parameter C_RST_COUNT bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'txc_formatter_ultrascale' [/home/centos/daniel/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v:278]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized14' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 131 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized14' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 131 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized14' (32#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized14' (32#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6155] done synthesizing module 'txc_formatter_ultrascale' (33#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v:278]
INFO: [Synth 8-6157] synthesizing module 'txc_translation_layer' [/home/centos/daniel/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v:402]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_INPUT_STAGES bound to: 1 - type: integer 
	Parameter C_OUTPUT_STAGES bound to: 1 - type: integer 
	Parameter C_RST_COUNT bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized15' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 133 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized15' [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 133 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized15' (33#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized15' (33#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6155] done synthesizing module 'txc_translation_layer' (34#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v:402]
INFO: [Synth 8-6155] done synthesizing module 'txc_engine_ultrascale' (35#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v:51]
INFO: [Synth 8-6155] done synthesizing module 'tx_engine_ultrascale' (36#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_engine_ultrascale.v:50]
INFO: [Synth 8-6155] done synthesizing module 'engine_layer' (37#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/engine_layer.v:45]
INFO: [Synth 8-6157] synthesizing module 'riffa' [/home/centos/daniel/riffa/fpga/riffa_hdl/riffa.v:38]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_VENDOR bound to: ULTRASCALE - type: string 
	Parameter C_FPGA_NAME bound to: REGT - type: string 
	Parameter C_FPGA_ID bound to: V709 - type: string 
	Parameter C_DEPTH_PACKETS bound to: 4 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_NUM_CHNL_WIDTH bound to: 1 - type: integer 
	Parameter C_PCI_DATA_WORD_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_VECTORS bound to: 2 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'channel' [/home/centos/daniel/riffa/fpga/riffa_hdl/channel.v:36]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'channel_128' [/home/centos/daniel/riffa/fpga/riffa_hdl/channel_128.v:45]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_RX_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_TX_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_SG_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rx_port_128' [/home/centos/daniel/riffa/fpga/riffa_hdl/rx_port_128.v:45]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAIN_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_SG_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 3 - type: integer 
	Parameter C_MAIN_FIFO_DEPTH_WIDTH bound to: 11 - type: integer 
	Parameter C_SG_FIFO_DEPTH_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_packer_128' [/home/centos/daniel/riffa/fpga/riffa_hdl/fifo_packer_128.v:47]
INFO: [Synth 8-6155] done synthesizing module 'fifo_packer_128' (38#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/fifo_packer_128.v:47]
INFO: [Synth 8-6157] synthesizing module 'async_fifo_fwft' [/home/centos/daniel/riffa/fpga/riffa_hdl/async_fifo_fwft.v:48]
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_REAL_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'async_fifo' [/home/centos/daniel/riffa/fpga/riffa_hdl/async_fifo.v:51]
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_REAL_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_2clk_1w_1r' [/home/centos/daniel/riffa/fpga/riffa_hdl/ram_2clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 128 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_2clk_1w_1r' (39#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/ram_2clk_1w_1r.v:48]
INFO: [Synth 8-6157] synthesizing module 'async_cmp' [/home/centos/daniel/riffa/fpga/riffa_hdl/async_fifo.v:138]
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'async_cmp' (40#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/async_fifo.v:138]
INFO: [Synth 8-6157] synthesizing module 'rd_ptr_empty' [/home/centos/daniel/riffa/fpga/riffa_hdl/async_fifo.v:191]
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rd_ptr_empty' (41#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/async_fifo.v:191]
INFO: [Synth 8-6157] synthesizing module 'wr_ptr_full' [/home/centos/daniel/riffa/fpga/riffa_hdl/async_fifo.v:251]
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wr_ptr_full' (42#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/async_fifo.v:251]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo' (43#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/async_fifo.v:51]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo_fwft' (44#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/async_fifo_fwft.v:48]
INFO: [Synth 8-6157] synthesizing module 'sync_fifo' [/home/centos/daniel/riffa/fpga/riffa_hdl/sync_fifo.v:48]
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_PROVIDE_COUNT bound to: 1 - type: integer 
	Parameter C_REAL_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_1clk_1w_1r' [/home/centos/daniel/riffa/fpga/riffa_hdl/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 128 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_1clk_1w_1r' (45#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo' (46#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/sync_fifo.v:48]
INFO: [Synth 8-6157] synthesizing module 'sg_list_requester' [/home/centos/daniel/riffa/fpga/riffa_hdl/sg_list_requester.v:57]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_FIFO_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 11 - type: integer 
	Parameter C_WORDS_PER_ELEM bound to: 4 - type: integer 
	Parameter C_MAX_ELEMS bound to: 200 - type: integer 
	Parameter C_MAX_ENTRIES bound to: 800 - type: integer 
	Parameter C_FIFO_COUNT_THRESH bound to: 224 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/centos/daniel/riffa/fpga/riffa_hdl/sg_list_requester.v:102]
INFO: [Synth 8-6155] done synthesizing module 'sg_list_requester' (47#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/sg_list_requester.v:57]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/centos/daniel/riffa/fpga/riffa_hdl/rx_port_requester_mux.v:84]
INFO: [Synth 8-6155] done synthesizing module 'rx_port_requester_mux' (48#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/rx_port_requester_mux.v:52]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/centos/daniel/riffa/fpga/riffa_hdl/sg_list_reader_128.v:70]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/centos/daniel/riffa/fpga/riffa_hdl/sg_list_reader_128.v:74]
WARNING: [Synth 8-3936] Found unconnected internal register 'rData_reg' and it is trimmed from '128' to '96' bits. [/home/centos/daniel/riffa/fpga/riffa_hdl/sg_list_reader_128.v:93]
WARNING: [Synth 8-3936] Found unconnected internal register '_rData_reg' and it is trimmed from '128' to '96' bits. [/home/centos/daniel/riffa/fpga/riffa_hdl/sg_list_reader_128.v:105]
INFO: [Synth 8-6155] done synthesizing module 'sg_list_reader_128' (49#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/sg_list_reader_128.v:50]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 3 - type: integer 
	Parameter C_FIFO_WORDS bound to: 4096 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/centos/daniel/riffa/fpga/riffa_hdl/rx_port_reader.v:122]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/centos/daniel/riffa/fpga/riffa_hdl/rx_port_reader.v:133]
INFO: [Synth 8-6155] done synthesizing module 'rx_port_reader' (50#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/rx_port_reader.v:62]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ff' (51#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/ff.v:44]
INFO: [Synth 8-6155] done synthesizing module 'syncff' (52#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/syncff.v:45]
INFO: [Synth 8-6155] done synthesizing module 'cross_domain_signal' (53#1) [/home/centos/daniel/riffa/fpga/riffa_hdl/cross_domain_signal.v:47]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 8 - type: integer 
	Parameter C_FIFO_DATA_WIDTH bound to: 129 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_port_channel_gate_128.v:77]
	Parameter C_WIDTH bound to: 129 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_REAL_DEPTH bound to: 8 - type: integer 
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 4 - type: integer 
	Parameter C_RAM_WIDTH bound to: 129 - type: integer 
	Parameter C_RAM_DEPTH bound to: 8 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 3 - type: integer 
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter N bound to: 2 - type: integer 
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_FIFO_DEPTH_THRESH bound to: 508 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
	Parameter C_VALID_HIST bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_port_monitor_128.v:88]
	Parameter C_FIFO_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_EN_HIST bound to: 2 - type: integer 
	Parameter C_FIFO_RD_EN_HIST bound to: 2 - type: integer 
	Parameter C_CONSUME_HIST bound to: 3 - type: integer 
	Parameter C_COUNT_HIST bound to: 3 - type: integer 
	Parameter C_LEN_LAST_HIST bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_DEPTH bound to: 512 - type: integer 
	Parameter C_PROVIDE_COUNT bound to: 1 - type: integer 
	Parameter C_REAL_DEPTH bound to: 512 - type: integer 
	Parameter C_DEPTH_BITS bound to: 9 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 10 - type: integer 
	Parameter C_RAM_WIDTH bound to: 128 - type: integer 
	Parameter C_RAM_DEPTH bound to: 512 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_port_writer.v:106]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_port_writer.v:117]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 71 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 71 - type: integer 
	Parameter C_RST_COUNT bound to: 8 - type: integer 
	Parameter C_CLOG2_RST_COUNT bound to: 3 - type: integer 
	Parameter C_CEIL2_RST_COUNT bound to: 8 - type: integer 
	Parameter C_RST_SHIFTREG_DEPTH bound to: 4 - type: integer 
	Parameter C_MAX_VALUE bound to: 8 - type: integer 
	Parameter C_SAT_VALUE bound to: 8 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_sr_registers[4].rDataShift_reg[4] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:73]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_PCI_DATA_WORD bound to: 4 - type: integer 
	Parameter C_PCI_DATA_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_TAGS bound to: 32 - type: integer 
	Parameter C_DW_PER_TAG bound to: 128 - type: integer 
	Parameter C_TAG_DW_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_ADDR_STRIDE_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_RAM_WIDTH bound to: 32 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 10 - type: integer 
	Parameter C_RAM_WIDTH bound to: 12 - type: integer 
	Parameter C_RAM_DEPTH bound to: 32 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 5 - type: integer 
	Parameter C_RAM_WIDTH bound to: 6 - type: integer 
	Parameter C_RAM_DEPTH bound to: 32 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 5 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_TAG_DW_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_ADDR_STRIDE_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_PCI_DATA_WORD bound to: 4 - type: integer 
	Parameter C_PCI_DATA_WORD_WIDTH bound to: 2 - type: integer 
	Parameter C_PCI_DATA_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_TAGS bound to: 32 - type: integer 
	Parameter C_RAM_WIDTH bound to: 8 - type: integer 
	Parameter C_RAM_DEPTH bound to: 32 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 5 - type: integer 
	Parameter C_RAM_WIDTH bound to: 20 - type: integer 
	Parameter C_RAM_DEPTH bound to: 32 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 5 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_TAG_DW_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_ADDR_STRIDE_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_PCI_DATA_WORD bound to: 4 - type: integer 
	Parameter C_PCI_DATA_WORD_WIDTH bound to: 2 - type: integer 
	Parameter C_PCI_DATA_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_TAGS bound to: 32 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_VENDOR bound to: ULTRASCALE - type: string 
	Parameter C_NUM_VECTORS bound to: 2 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_FPGA_NAME bound to: REGT - type: string 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_ADDR_RANGE bound to: 256 - type: integer 
	Parameter C_ARRAY_LENGTH bound to: 64 - type: integer 
	Parameter C_NAME_WIDTH bound to: 32 - type: integer 
	Parameter C_FIELDS_WIDTH bound to: 4 - type: integer 
	Parameter C_OUTPUT_STAGES bound to: 1 - type: integer 
	Parameter C_INPUT_STAGES bound to: 1 - type: integer 
	Parameter C_TXC_REGISTER_WIDTH bound to: 205 - type: integer 
	Parameter C_RXR_REGISTER_WIDTH bound to: 249 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 249 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 249 - type: integer 
	Parameter C_OUTPUTS bound to: 16 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_OUTPUTS bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 48 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 48 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 205 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 205 - type: integer 
WARNING: [Synth 8-3848] Net __wRdMemory[31] in module/entity registers does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[30] in module/entity registers does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[29] in module/entity registers does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[28] in module/entity registers does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[27] in module/entity registers does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[26] in module/entity registers does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[25] in module/entity registers does not have driver. [/home/centos/daniel/riffa/fpga/riffa_hdl/registers.v:160]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_VENDOR bound to: ULTRASCALE - type: string 
	Parameter C_DEPTH_PACKETS bound to: 4 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_VENDOR bound to: ULTRASCALE - type: string 
	Parameter C_DATA_DELAY bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_multiplexer_128.v:156]
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rCountAddr64_reg was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_multiplexer_128.v:312]
WARNING: [Synth 8-6014] Unused sequential element rWnR_reg was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_multiplexer_128.v:369]
WARNING: [Synth 8-6014] Unused sequential element rTag_reg was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_multiplexer_128.v:371]
WARNING: [Synth 8-6014] Unused sequential element rAddr_reg was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_multiplexer_128.v:372]
WARNING: [Synth 8-6014] Unused sequential element rAddr64_reg was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_multiplexer_128.v:373]
WARNING: [Synth 8-6014] Unused sequential element rLenEQ1_reg was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_multiplexer_128.v:375]
WARNING: [Synth 8-3936] Found unconnected internal register 'rChnl_reg' and it is trimmed from '24' to '20' bits. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_multiplexer_128.v:367]
WARNING: [Synth 8-3936] Found unconnected internal register '_rChnl_reg' and it is trimmed from '24' to '20' bits. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_multiplexer_128.v:383]
WARNING: [Synth 8-3936] Found unconnected internal register 'rLen_reg' and it is trimmed from '60' to '54' bits. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_multiplexer_128.v:374]
WARNING: [Synth 8-3936] Found unconnected internal register '_rLen_reg' and it is trimmed from '60' to '54' bits. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_multiplexer_128.v:387]
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_DELAY bound to: 0 - type: integer 
	Parameter C_POW2_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_WIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
WARNING: [Synth 8-3917] design Huawei_F100_Gen4 has port PCI_EXP_TXP[3] driven by constant 0
WARNING: [Synth 8-3917] design Huawei_F100_Gen4 has port PCI_EXP_TXP[2] driven by constant 0
WARNING: [Synth 8-3917] design Huawei_F100_Gen4 has port PCI_EXP_TXP[1] driven by constant 0
WARNING: [Synth 8-3917] design Huawei_F100_Gen4 has port PCI_EXP_TXN[3] driven by constant 0
WARNING: [Synth 8-3917] design Huawei_F100_Gen4 has port PCI_EXP_TXN[2] driven by constant 0
WARNING: [Synth 8-3917] design Huawei_F100_Gen4 has port PCI_EXP_TXN[1] driven by constant 0
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_LAST
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[30]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[29]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[28]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[27]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[26]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[25]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[24]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[23]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[22]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[21]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[20]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[19]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[18]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[17]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[16]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[15]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[14]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[13]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[12]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[11]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[10]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[9]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[8]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[7]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[6]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[5]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[4]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[3]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[2]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[1]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[0]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_TX_ACK
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[127]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[126]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[125]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[124]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[123]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[122]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[121]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[120]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[119]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[118]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[117]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[116]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[115]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[114]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[113]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[112]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[111]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[110]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[109]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[108]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[107]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[106]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[105]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[104]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[103]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[102]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[101]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[100]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[99]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[98]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[97]
WARNING: [Synth 8-3331] design sg_list_reader_128 has unconnected port BUF_DATA[96]
WARNING: [Synth 8-3331] design shiftreg__parameterized4 has unconnected port CLK
WARNING: [Synth 8-3331] design shiftreg__parameterized4 has unconnected port RST_IN
WARNING: [Synth 8-3331] design tx_multiplexer_128 has unconnected port TXR_DATA_READY
WARNING: [Synth 8-3331] design registers has unconnected port RXR_META_BAR_DECODED[7]
WARNING: [Synth 8-3331] design registers has unconnected port RXR_META_BAR_DECODED[6]
WARNING: [Synth 8-3331] design registers has unconnected port RXR_META_BAR_DECODED[5]
WARNING: [Synth 8-3331] design registers has unconnected port RXR_META_BAR_DECODED[4]
WARNING: [Synth 8-3331] design registers has unconnected port RXR_META_BAR_DECODED[3]
WARNING: [Synth 8-3331] design registers has unconnected port RXR_META_BAR_DECODED[2]
WARNING: [Synth 8-3331] design registers has unconnected port RXR_META_BAR_DECODED[1]
WARNING: [Synth 8-3331] design registers has unconnected port RXR_META_BAR_DECODED[0]
WARNING: [Synth 8-3331] design registers has unconnected port TXC_META_READY
WARNING: [Synth 8-3331] design reorder_queue_input has unconnected port DATA_END_FLAG
WARNING: [Synth 8-3331] design reorder_queue_input has unconnected port DATA_END_OFFSET[1]
WARNING: [Synth 8-3331] design reorder_queue_input has unconnected port DATA_END_OFFSET[0]
WARNING: [Synth 8-3331] design riffa has unconnected port DONE_TXR_RST
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_LDWBE[3]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_LDWBE[2]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_LDWBE[1]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_LDWBE[0]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_FDWBE[3]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_FDWBE[2]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_FDWBE[1]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_FDWBE[0]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_TAG[7]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_TAG[6]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_TAG[5]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_ADDR[6]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_ADDR[5]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_ADDR[4]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_ADDR[3]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_ADDR[2]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_ADDR[1]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_ADDR[0]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_TYPE[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1689.176 ; gain = 0.000 ; free physical = 1399 ; free virtual = 38124
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin valid_shiftreg_inst:RST_IN to constant 0 [/home/centos/daniel/riffa/fpga/riffa_hdl/rxr_engine_ultrascale.v:379]
WARNING: [Synth 8-3295] tying undriven pin packet_valid_reg:WR_DATA[0] to constant 0 [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_data_fifo.v:268]
WARNING: [Synth 8-3295] tying undriven pin gen_data_input_regs[0].packet_valid_register:WR_DATA[0] to constant 0 [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:477]
WARNING: [Synth 8-3295] tying undriven pin gen_data_input_regs[1].packet_valid_register:WR_DATA[0] to constant 0 [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:477]
WARNING: [Synth 8-3295] tying undriven pin gen_data_input_regs[2].packet_valid_register:WR_DATA[0] to constant 0 [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:477]
WARNING: [Synth 8-3295] tying undriven pin gen_data_input_regs[3].packet_valid_register:WR_DATA[0] to constant 0 [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:477]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1689.176 ; gain = 0.000 ; free physical = 1410 ; free virtual = 38135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1689.176 ; gain = 0.000 ; free physical = 1410 ; free virtual = 38135
---------------------------------------------------------------------------------
CRITICAL WARNING: [Netlist 29-180] Cell 'IBUFDS_GTE2' is not a supported primitive for virtexuplus part: xcvu9p-flgb2104-2-i.  Instance 'refclk_ibuf' will be treated as a black box, not an architecture primitive [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:198]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/synth_1/.Xil/Vivado-937-ip-172-31-22-253.ap-southeast-1.compute.internal/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc] for cell 'pcie4_7x_0_i'
Finished Parsing XDC File [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/synth_1/.Xil/Vivado-937-ip-172-31-22-253.ap-southeast-1.compute.internal/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc] for cell 'pcie4_7x_0_i'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2505.020 ; gain = 7.996 ; free physical = 408 ; free virtual = 37143
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:01:13 . Memory (MB): peak = 2505.027 ; gain = 815.852 ; free physical = 562 ; free virtual = 37294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flgb2104-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:01:13 . Memory (MB): peak = 2505.027 ; gain = 815.852 ; free physical = 562 ; free virtual = 37294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for PCI_EXP_RXN[0]. (constraint file  /home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/synth_1/.Xil/Vivado-937-ip-172-31-22-253.ap-southeast-1.compute.internal/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCI_EXP_RXN[0]. (constraint file  /home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/synth_1/.Xil/Vivado-937-ip-172-31-22-253.ap-southeast-1.compute.internal/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for PCI_EXP_RXP[0]. (constraint file  /home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/synth_1/.Xil/Vivado-937-ip-172-31-22-253.ap-southeast-1.compute.internal/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCI_EXP_RXP[0]. (constraint file  /home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/synth_1/.Xil/Vivado-937-ip-172-31-22-253.ap-southeast-1.compute.internal/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for PCI_EXP_TXN[0]. (constraint file  /home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/synth_1/.Xil/Vivado-937-ip-172-31-22-253.ap-southeast-1.compute.internal/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCI_EXP_TXN[0]. (constraint file  /home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/synth_1/.Xil/Vivado-937-ip-172-31-22-253.ap-southeast-1.compute.internal/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for PCI_EXP_TXP[0]. (constraint file  /home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/synth_1/.Xil/Vivado-937-ip-172-31-22-253.ap-southeast-1.compute.internal/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCI_EXP_TXP[0]. (constraint file  /home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/synth_1/.Xil/Vivado-937-ip-172-31-22-253.ap-southeast-1.compute.internal/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 9).
Applied set_property DONT_TOUCH = true for pcie4_7x_0_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:13 . Memory (MB): peak = 2505.027 ; gain = 815.852 ; free physical = 562 ; free virtual = 37294
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_data_fifo.v:315]
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'reset_controller'
INFO: [Synth 8-5544] ROM "_rState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/centos/daniel/riffa/fpga/riffa_hdl/reorder_queue_input.v:213]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/centos/daniel/riffa/fpga/riffa_hdl/reorder_queue_input.v:203]
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'reorder_queue_output'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/centos/daniel/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v:98]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/centos/daniel/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v:98]
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'interrupt_controller'
INFO: [Synth 8-5544] ROM "rStateNext0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rStateNext0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rStateNext0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rStateNext0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rStateNext0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'interrupt'
INFO: [Synth 8-5545] ROM "rState0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "rState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'rCapChnl_reg' and it is trimmed from '6' to '4' bits. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_multiplexer_128.v:227]
INFO: [Synth 8-5546] ROM "TXR_META_LDWBE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "_rRdAck" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rWrAck" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rIsWr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rCapChnl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'sg_list_requester'
INFO: [Synth 8-5546] ROM "_rDelay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "_rState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'rx_port_requester_mux'
INFO: [Synth 8-5544] ROM "_rState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rMainState_reg' in module 'rx_port_reader'
INFO: [Synth 8-802] inferred FSM for state register 'rRxState_reg' in module 'rx_port_reader'
INFO: [Synth 8-5544] ROM "_rMainState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "_rUseInit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rCopyBufWords" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "_rRxState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rRxState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'tx_port_channel_gate_128'
INFO: [Synth 8-5544] ROM "_rClosed" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'tx_port_monitor_128'
INFO: [Synth 8-5544] ROM "_rState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rMainState_reg' in module 'tx_port_writer'
INFO: [Synth 8-802] inferred FSM for state register 'rTxState_reg' in module 'tx_port_writer'
INFO: [Synth 8-5546] ROM "_rOffLast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rStarted" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rTxErrd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "_rMainState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rMainState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "_rUseInit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rCopyBufWords" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "_rTxState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rTxState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'chnl_tester'
INFO: [Synth 8-5544] ROM "rState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rState_reg' in module 'fsm1FEAD2900'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'sequential' in module 'reorder_queue_output'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                              000
                 iSTATE0 |                           000010 |                              001
                 iSTATE1 |                           000100 |                              010
                 iSTATE2 |                           001000 |                              011
                 iSTATE3 |                           010000 |                              100
                 iSTATE4 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'one-hot' in module 'interrupt_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'sequential' in module 'interrupt'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rState_reg' in module 'fsm250F58600'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'one-hot' in module 'rx_port_requester_mux'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rRxState_reg' in module 'fsm1341D7B01'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rMainState_reg' in module 'fsm1341D7B00'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'sequential' in module 'tx_port_channel_gate_128'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rState_reg' in module 'fsm2305E7E00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rTxState_reg' in module 'fsm227157B01'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rMainState_reg' in module 'fsm227157B00'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               01 |                               00
                 iSTATE0 |                               11 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'sequential' in module 'chnl_tester'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:01:17 . Memory (MB): peak = 2505.027 ; gain = 815.852 ; free physical = 545 ; free virtual = 37279
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |riffa__GB0               |           1|     33718|
|2     |riffa__GB1               |           1|     14496|
|3     |riffa_wrapper_vc709__GC0 |           1|     13934|
|4     |Huawei_F100_Gen4__GC0    |           1|      4142|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 11    
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 12    
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
	   4 Input     16 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 10    
	   3 Input     11 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 32    
	   3 Input     10 Bit       Adders := 2     
	   5 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 3     
	   4 Input      3 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 12    
	   5 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 11    
+---XORs : 
	   2 Input     10 Bit         XORs := 4     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	              640 Bit    Registers := 1     
	              249 Bit    Registers := 1     
	              224 Bit    Registers := 4     
	              205 Bit    Registers := 1     
	              193 Bit    Registers := 1     
	              174 Bit    Registers := 2     
	              158 Bit    Registers := 12    
	              153 Bit    Registers := 2     
	              134 Bit    Registers := 5     
	              133 Bit    Registers := 1     
	              132 Bit    Registers := 2     
	              131 Bit    Registers := 1     
	              129 Bit    Registers := 2     
	              128 Bit    Registers := 24    
	              127 Bit    Registers := 1     
	              105 Bit    Registers := 2     
	               99 Bit    Registers := 1     
	               96 Bit    Registers := 2     
	               71 Bit    Registers := 1     
	               64 Bit    Registers := 9     
	               62 Bit    Registers := 4     
	               54 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               40 Bit    Registers := 1     
	               34 Bit    Registers := 24    
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 61    
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 5     
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 21    
	               10 Bit    Registers := 64    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 27    
	                4 Bit    Registers := 34    
	                3 Bit    Registers := 32    
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 369   
+---RAMs : 
	             128K Bit         RAMs := 3     
	              64K Bit         RAMs := 1     
	              32K Bit         RAMs := 4     
	              17K Bit         RAMs := 8     
	               2K Bit         RAMs := 2     
	               1K Bit         RAMs := 1     
	              640 Bit         RAMs := 1     
	              384 Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
	              192 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    224 Bit        Muxes := 4     
	   4 Input    129 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 13    
	   4 Input     32 Bit        Muxes := 11    
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 15    
	   3 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 17    
	   9 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 7     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 11    
	   7 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 14    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 17    
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 60    
	   6 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module shiftreg__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module recv_credit_flow_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module interrupt_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 2     
Module interrupt 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_packer_128__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
+---Registers : 
	              224 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    224 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fifo_packer_128__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
+---Registers : 
	              224 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    224 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fifo_packer_128 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
+---Registers : 
	              224 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    224 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ram_2clk_1w_1r 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module async_cmp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 4     
Module rd_ptr_empty 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module wr_ptr_full 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module async_fifo_fwft 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ram_1clk_1w_1r__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module sync_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module ram_1clk_1w_1r 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module sync_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module sg_list_requester__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 4     
Module sg_list_requester 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 4     
Module rx_port_requester_mux 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   3 Input     10 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 10    
Module sg_list_reader_128 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module rx_port_reader 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 3     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 3     
Module ff__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rx_port_channel_gate 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module rx_port_128 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram_2clk_1w_1r__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module async_cmp__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 4     
Module rd_ptr_empty__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module wr_ptr_full__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tx_port_channel_gate_128 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input    129 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
Module tx_port_monitor_128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   7 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module ram_1clk_1w_1r__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module sync_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module tx_port_buffer_128 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              224 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    224 Bit        Muxes := 1     
Module sg_list_reader_128__1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module tx_port_writer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   5 Input     10 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 12    
Module tx_port_128 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tx_engine_selector__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module tx_engine_selector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module tx_multiplexer_128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               62 Bit    Registers := 4     
	               54 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 6     
Module scsdpram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module tx_multiplexer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module reg_pipeline__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	              249 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	              205 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module registers 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ram_1clk_1w_1r__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module reorder_queue_input 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 12    
	   4 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              640 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module reorder_queue_output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               99 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 8     
Module ram_1clk_1w_1r__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module reorder_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module reg_pipeline__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reg_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module register__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module register__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module shiftreg 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module shiftreg__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftreg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftreg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module offset_to_mask 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module reg_pipeline__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              105 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module rxc_engine_ultrascale 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module register__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reg_pipeline__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module register__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module register__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module register__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module register__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module register__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module shiftreg__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module shiftreg__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftreg__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftreg__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftreg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module register__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module offset_to_mask__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module reg_pipeline__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module rxr_engine_ultrascale 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftreg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module reg_pipeline__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              127 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module txr_formatter_ultrascale 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module reg_pipeline__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module offset_to_mask__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module tx_data_shift 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module counter_v2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reg_pipeline__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              17K Bit         RAMs := 1     
Module fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter_v2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              17K Bit         RAMs := 1     
Module fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter_v2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__3 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              17K Bit         RAMs := 1     
Module fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter_v2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              17K Bit         RAMs := 1     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter_v2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module offset_to_mask__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module offset_to_mask__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module reg_pipeline__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	              174 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module reg_pipeline__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	              132 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reg_pipeline__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reg_pipeline__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reg_pipeline__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mux_select__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module tx_alignment_pipeline 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module offset_to_mask__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module reg_pipeline__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	              193 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shiftreg__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module reg_pipeline__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	              131 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module txc_formatter_ultrascale 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module reg_pipeline__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module offset_to_mask__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module tx_data_shift__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module counter_v2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized7__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reg_pipeline__parameterized6__15 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__7 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              17K Bit         RAMs := 1     
Module fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized6__14 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter_v2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized6__13 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__6 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              17K Bit         RAMs := 1     
Module fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized6__12 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter_v2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized6__11 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__5 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              17K Bit         RAMs := 1     
Module fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized6__10 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter_v2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__4 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              17K Bit         RAMs := 1     
Module fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter_v2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module offset_to_mask__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module offset_to_mask__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module reg_pipeline__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	              174 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module counter__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module reg_pipeline__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	              132 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized7__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reg_pipeline__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized7__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reg_pipeline__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reg_pipeline__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mux_select__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module tx_alignment_pipeline__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module counter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_controller__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module offset_to_mask__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module reg_pipeline__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	              133 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tx_engine_ultrascale 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module chnl_tester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 2     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'rDataInEn_reg[2:0]' into 'rDataInEn_reg[2:0]' [/home/centos/daniel/riffa/fpga/riffa_hdl/fifo_packer_128.v:82]
WARNING: [Synth 8-6014] Unused sequential element rDataInEn_reg was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/fifo_packer_128.v:82]
INFO: [Synth 8-4471] merging register 'rDataInEn_reg[2:0]' into 'rDataInEn_reg[2:0]' [/home/centos/daniel/riffa/fpga/riffa_hdl/fifo_packer_128.v:82]
WARNING: [Synth 8-6014] Unused sequential element rDataInEn_reg was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/fifo_packer_128.v:82]
INFO: [Synth 8-4471] merging register 'rDataInEn_reg[2:0]' into 'rDataInEn_reg[2:0]' [/home/centos/daniel/riffa/fpga/riffa_hdl/fifo_packer_128.v:82]
WARNING: [Synth 8-6014] Unused sequential element rDataInEn_reg was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/fifo_packer_128.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'rCountHist_reg' and it is trimmed from '9' to '8' bits. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_port_buffer_128.v:140]
INFO: [Synth 8-4471] merging register 'rChnlNextNextOn_reg' into 'rReq_reg' [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_engine_selector.v:88]
WARNING: [Synth 8-6014] Unused sequential element rChnlNextNextOn_reg was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_engine_selector.v:88]
INFO: [Synth 8-4471] merging register 'rChnlNextNextOn_reg' into 'rReq_reg' [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_engine_selector.v:88]
WARNING: [Synth 8-6014] Unused sequential element rChnlNextNextOn_reg was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_engine_selector.v:88]
INFO: [Synth 8-4471] merging register 'rTxEngRdReqAck_reg' into 'rExtTagReq_reg' [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_multiplexer_128.v:186]
WARNING: [Synth 8-6014] Unused sequential element rTxEngRdReqAck_reg was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_multiplexer_128.v:186]
WARNING: [Synth 8-3936] Found unconnected internal register 'rLen_reg' and it is trimmed from '54' to '52' bits. [/home/centos/daniel/riffa/fpga/riffa_hdl/tx_multiplexer_128.v:374]
INFO: [Synth 8-5546] ROM "TXR_META_LDWBE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'data_output/rShift_reg[5:0]' into 'data_output/rShift_reg[5:0]' [/home/centos/daniel/riffa/fpga/riffa_hdl/reorder_queue_output.v:155]
WARNING: [Synth 8-6014] Unused sequential element data_output/rShift_reg was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/reorder_queue_output.v:155]
WARNING: [Synth 8-6014] Unused sequential element txdf_inst/packet_valid_reg/pipeline_inst/gen_stages[1].rData_reg[1] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:263]
WARNING: [Synth 8-6014] Unused sequential element gen_data_input_regs[0].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:263]
WARNING: [Synth 8-6014] Unused sequential element gen_data_input_regs[1].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:263]
WARNING: [Synth 8-6014] Unused sequential element gen_data_input_regs[2].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:263]
WARNING: [Synth 8-6014] Unused sequential element gen_data_input_regs[3].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:263]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_reg/pipeline_inst/gen_stages[1].rData_reg[1]' and it is trimmed from '19' to '15' bits. [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:263]
WARNING: [Synth 8-6014] Unused sequential element txdf_inst/packet_valid_reg/pipeline_inst/gen_stages[1].rData_reg[1] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:263]
WARNING: [Synth 8-6014] Unused sequential element gen_data_input_regs[0].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:263]
WARNING: [Synth 8-6014] Unused sequential element gen_data_input_regs[1].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:263]
WARNING: [Synth 8-6014] Unused sequential element gen_data_input_regs[2].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:263]
WARNING: [Synth 8-6014] Unused sequential element gen_data_input_regs[3].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:263]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_reg/pipeline_inst/gen_stages[1].rData_reg[1]' and it is trimmed from '19' to '15' bits. [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:263]
WARNING: [Synth 8-6014] Unused sequential element engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/sop_shiftreg_inst/rDataShift_reg[0] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:67]
WARNING: [Synth 8-6014] Unused sequential element engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/sop_shiftreg_inst/gen_sr_registers[1].rDataShift_reg[1] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:73]
WARNING: [Synth 8-6014] Unused sequential element engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/sop_shiftreg_inst/gen_sr_registers[2].rDataShift_reg[2] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:73]
WARNING: [Synth 8-6014] Unused sequential element engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/eop_shiftreg_inst/gen_sr_registers[1].rDataShift_reg[1] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:73]
WARNING: [Synth 8-6014] Unused sequential element engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/eop_shiftreg_inst/gen_sr_registers[2].rDataShift_reg[2] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:73]
WARNING: [Synth 8-6014] Unused sequential element engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/valid_shiftreg_inst/rDataShift_reg[0] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:67]
WARNING: [Synth 8-6014] Unused sequential element engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/valid_shiftreg_inst/gen_sr_registers[1].rDataShift_reg[1] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:73]
WARNING: [Synth 8-6014] Unused sequential element engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/valid_shiftreg_inst/gen_sr_registers[2].rDataShift_reg[2] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:73]
WARNING: [Synth 8-6014] Unused sequential element engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/sop_shiftreg_inst/gen_sr_registers[1].rDataShift_reg[1] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:73]
WARNING: [Synth 8-6014] Unused sequential element engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/sop_shiftreg_inst/gen_sr_registers[2].rDataShift_reg[2] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:73]
WARNING: [Synth 8-6014] Unused sequential element engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/eop_shiftreg_inst/gen_sr_registers[1].rDataShift_reg[1] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:73]
WARNING: [Synth 8-6014] Unused sequential element engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/eop_shiftreg_inst/gen_sr_registers[2].rDataShift_reg[2] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:73]
WARNING: [Synth 8-6014] Unused sequential element engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/valid_shiftreg_inst/rDataShift_reg[0] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:67]
WARNING: [Synth 8-6014] Unused sequential element engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/valid_shiftreg_inst/gen_sr_registers[1].rDataShift_reg[1] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:73]
WARNING: [Synth 8-6014] Unused sequential element engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/valid_shiftreg_inst/gen_sr_registers[2].rDataShift_reg[2] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:73]
WARNING: [Synth 8-6014] Unused sequential element engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/be_shiftreg_inst/rDataShift_reg[0] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:67]
WARNING: [Synth 8-6014] Unused sequential element engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/be_shiftreg_inst/gen_sr_registers[1].rDataShift_reg[1] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:73]
WARNING: [Synth 8-6014] Unused sequential element engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/be_shiftreg_inst/gen_sr_registers[2].rDataShift_reg[2] was removed.  [/home/centos/daniel/riffa/fpga/riffa_hdl/shiftreg.v:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[2].rData_reg[2]' and it is trimmed from '105' to '97' bits. [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:263]
WARNING: [Synth 8-3936] Found unconnected internal register 'engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1]' and it is trimmed from '105' to '97' bits. [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:263]
WARNING: [Synth 8-3936] Found unconnected internal register 'engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/output_pipeline/pipeline_inst/gen_stages[2].rData_reg[2]' and it is trimmed from '153' to '152' bits. [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:263]
WARNING: [Synth 8-3936] Found unconnected internal register 'engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1]' and it is trimmed from '153' to '152' bits. [/home/centos/daniel/riffa/fpga/riffa_hdl/pipeline.v:263]
WARNING: [Synth 8-3917] design Huawei_F100_Gen4 has port PCI_EXP_TXP[3] driven by constant 0
WARNING: [Synth 8-3917] design Huawei_F100_Gen4 has port PCI_EXP_TXP[2] driven by constant 0
WARNING: [Synth 8-3917] design Huawei_F100_Gen4 has port PCI_EXP_TXP[1] driven by constant 0
WARNING: [Synth 8-3917] design Huawei_F100_Gen4 has port PCI_EXP_TXN[3] driven by constant 0
WARNING: [Synth 8-3917] design Huawei_F100_Gen4 has port PCI_EXP_TXN[2] driven by constant 0
WARNING: [Synth 8-3917] design Huawei_F100_Gen4 has port PCI_EXP_TXN[1] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/\channels[0].channel/channel/rxPort /\gate/rConsumed_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/i_1/\channels[0].channel/channel/txPort/monitor/rWordsRecvdAdv_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/\rc_fc/rMaxRecv_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/\rc_fc/rMaxRecv_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/\rc_fc/rMaxRecv_reg[6] )
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/channels[0].channel/channel/txPort/monitor/rTxErr_reg' (FDR) to 'riffa_insti_1/channels[0].channel/channel/txPort/writer/rSgErr_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/\channels[0].channel/channel/txPort/writer/rMaxPayload_reg[0] )
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/channels[0].channel/channel/rxPort/sgTxReq/rMaxPayload_reg[0]' (FD) to 'riffa_insti_1/channels[0].channel/channel/rxPort/sgTxReq/rMaxPayload_reg[1]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/channels[0].channel/channel/rxPort/sgRxReq/rMaxPayload_reg[0]' (FD) to 'riffa_insti_1/channels[0].channel/channel/rxPort/sgRxReq/rMaxPayload_reg[1]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/channels[0].channel/channel/rxPort/reader/rMaxPayload_reg[0]' (FD) to 'riffa_insti_1/channels[0].channel/channel/rxPort/reader/rMaxPayload_reg[4]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/channels[0].channel/channel/rxPort/sgTxReq/rMaxPayload_reg[1]' (FD) to 'riffa_insti_1/channels[0].channel/channel/rxPort/sgTxReq/rMaxPayload_reg[2]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/channels[0].channel/channel/rxPort/sgRxReq/rMaxPayload_reg[1]' (FD) to 'riffa_insti_1/channels[0].channel/channel/rxPort/sgRxReq/rMaxPayload_reg[2]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/channels[0].channel/channel/rxPort/reader/rMaxPayload_reg[1]' (FD) to 'riffa_insti_1/channels[0].channel/channel/rxPort/reader/rMaxPayload_reg[4]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/channels[0].channel/channel/rxPort/sgTxReq/rMaxPayload_reg[2]' (FD) to 'riffa_insti_1/channels[0].channel/channel/rxPort/sgTxReq/rMaxPayload_reg[3]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/channels[0].channel/channel/rxPort/sgRxReq/rMaxPayload_reg[2]' (FD) to 'riffa_insti_1/channels[0].channel/channel/rxPort/sgRxReq/rMaxPayload_reg[3]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/channels[0].channel/channel/rxPort/reader/rMaxPayload_reg[2]' (FD) to 'riffa_insti_1/channels[0].channel/channel/rxPort/reader/rMaxPayload_reg[4]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/channels[0].channel/channel/rxPort/sgTxReq/rMaxPayload_reg[3]' (FD) to 'riffa_insti_1/channels[0].channel/channel/rxPort/sgTxReq/rMaxPayload_reg[4]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/channels[0].channel/channel/rxPort/sgRxReq/rMaxPayload_reg[3]' (FD) to 'riffa_insti_1/channels[0].channel/channel/rxPort/sgRxReq/rMaxPayload_reg[4]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/channels[0].channel/channel/rxPort/reader/rMaxPayload_reg[3]' (FD) to 'riffa_insti_1/channels[0].channel/channel/rxPort/reader/rMaxPayload_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/\channels[0].channel/channel/rxPort /sgTxReq/\rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/\channels[0].channel/channel/rxPort /sgRxReq/\rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/\channels[0].channel/channel/rxPort /reader/\rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/i_2/\channels[0].channel/channel/txPort/monitor/rWordsRecvd_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/\channels[0].channel/channel/txPort/writer/rMaxPayload_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/\channels[0].channel/channel/txPort/writer/rMaxPayload_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/\channels[0].channel/channel/txPort/writer/rMaxPayload_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/\channels[0].channel/channel/txPort/writer/rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/\channels[0].channel/channel/rxPort /\gate/rConsumedStable_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/\rc_fc/rCplDAmt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/\rc_fc/rCplDAmt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/\rc_fc/rCplDAmt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/\channels[0].channel/channel/rxPort /\gate/rConsumedSample_reg[0] )
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[127]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[126]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[125]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[124]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[123]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[122]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[121]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[120]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[119]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[118]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[117]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[116]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[115]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[114]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[113]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[112]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[111]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[110]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[109]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[108]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[127]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[126]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[125]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[124]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[123]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[122]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[121]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[120]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[119]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[118]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[117]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[116]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[115]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[114]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[113]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[112]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[111]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[110]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[109]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[108]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[4]) is unused and will be removed from module sync_fifo__1.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[3]) is unused and will be removed from module sync_fifo__1.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[2]) is unused and will be removed from module sync_fifo__1.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[1]) is unused and will be removed from module sync_fifo__1.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[0]) is unused and will be removed from module sync_fifo__1.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[4]) is unused and will be removed from module sync_fifo.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[3]) is unused and will be removed from module sync_fifo.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[2]) is unused and will be removed from module sync_fifo.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[1]) is unused and will be removed from module sync_fifo.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[0]) is unused and will be removed from module sync_fifo.
WARNING: [Synth 8-3332] Sequential element (rMaxPayload_reg[4]) is unused and will be removed from module sg_list_requester__1.
WARNING: [Synth 8-3332] Sequential element (rMaxPayload_reg[4]) is unused and will be removed from module sg_list_requester.
WARNING: [Synth 8-3332] Sequential element (rMaxPayload_reg[4]) is unused and will be removed from module rx_port_reader.
WARNING: [Synth 8-3332] Sequential element (gate/rConsumed_reg[0]) is unused and will be removed from module rx_port_128.
WARNING: [Synth 8-3332] Sequential element (gate/rConsumedStable_reg[0]) is unused and will be removed from module rx_port_128.
WARNING: [Synth 8-3332] Sequential element (gate/rConsumedSample_reg[0]) is unused and will be removed from module rx_port_128.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[1]) is unused and will be removed from module sync_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[0]) is unused and will be removed from module sync_fifo__parameterized0.
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reorderQueue/data_input/rPrevCount_reg[6]' (FD) to 'riffa_insti_2/reorderQueue/data_input/rWords_reg[6]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reorderQueue/data_input/rPrevCount_reg[7]' (FD) to 'riffa_insti_2/reorderQueue/data_input/rWords_reg[7]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reorderQueue/data_input/rPrevCount_reg[4]' (FD) to 'riffa_insti_2/reorderQueue/data_input/rWords_reg[4]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reorderQueue/data_input/rPrevCount_reg[5]' (FD) to 'riffa_insti_2/reorderQueue/data_input/rWords_reg[5]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reorderQueue/data_input/rPrevCount_reg[2]' (FD) to 'riffa_insti_2/reorderQueue/data_input/rWords_reg[2]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reorderQueue/data_input/rPrevCount_reg[3]' (FD) to 'riffa_insti_2/reorderQueue/data_input/rWords_reg[3]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reorderQueue/data_input/rPrevCount_reg[1]' (FD) to 'riffa_insti_2/reorderQueue/data_input/rWords_reg[1]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reorderQueue/data_input/rPrevCount_reg[0]' (FD) to 'riffa_insti_2/reorderQueue/data_input/rWords_reg[0]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reorderQueue/data_input/rShiftUp_reg[5]' (FD) to 'riffa_insti_2/reorderQueue/data_input/rShiftDown_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_2/reorderQueue/data_input/\rShiftUp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_2/reorderQueue/data_input/\rShiftUp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_2/reorderQueue/data_input/\rShiftUp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_2/reorderQueue/data_input/\rShiftUp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_2/reorderQueue/data_input/\rShiftUp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_2/reorderQueue/data_input/\rShiftDown_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_2/reorderQueue/data_input/\rShiftDown_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_2/reorderQueue/data_input/\rShiftDown_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_2/reorderQueue/data_input/\rShiftDown_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_2/reorderQueue/data_input/\rShiftDown_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_2/reorderQueue/data_input/\rBaseAddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_2/reorderQueue/data_input/\rBaseAddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_2/reorderQueue/data_input/\rBaseAddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_2/reorderQueue/data_input/\rBaseAddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_2/reorderQueue/data_input/\rBaseAddr_reg[4] )
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/tx_mux_inst/req_ack_fifo/rRdPtr_reg_rep[4]__0' (FDRE) to 'riffa_insti_2/tx_mux_inst/req_ack_fifo/rRdPtr_reg[4]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/tx_mux_inst/req_ack_fifo/rRdPtr_reg_rep[3]' (FDRE) to 'riffa_insti_2/tx_mux_inst/req_ack_fifo/rRdPtr_reg[3]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/tx_mux_inst/req_ack_fifo/rRdPtr_reg_rep[2]' (FDRE) to 'riffa_insti_2/tx_mux_inst/req_ack_fifo/rRdPtr_reg[2]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/tx_mux_inst/req_ack_fifo/rRdPtr_reg_rep[1]' (FDRE) to 'riffa_insti_2/tx_mux_inst/req_ack_fifo/rRdPtr_reg[1]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/tx_mux_inst/req_ack_fifo/rRdPtr_reg_rep[0]' (FDRE) to 'riffa_insti_2/tx_mux_inst/req_ack_fifo/rRdPtr_reg[0]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][0]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][31]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][32]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][33]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][34]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][35]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][36]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][37]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][38]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][39]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][40]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][41]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][42]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][43]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][44]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][45]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][46]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][47]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][48]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][49]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][50]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][51]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][52]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][53]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][54]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][55]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][63]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][64]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][65]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][66]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][70]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][71]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][72]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][73]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][67]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][68]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][69]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][74]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][75]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa_insti_2/reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76] )
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][109]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][110]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][111]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][112]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][113]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][114]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][115]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][116]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][117]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][118]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][119]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][120]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][121]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][122]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][123]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][124]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][125]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][126]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][127]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][128]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][129]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][130]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][131]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][132]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][133]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][134]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][135]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][136]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][137]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][139]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][140]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][141]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][142]' (FDE) to 'riffa_insti_2/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_2/reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_2/\txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][66] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa_insti_2/\txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][70] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa_insti_2/\txc_data_hold/pipeline_inst/gen_stages[1].rData_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_2/\txc_data_hold/pipeline_inst/gen_stages[1].rData_reg[1][133] )
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[49]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[48]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[47]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[46]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[45]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[44]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[43]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[42]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[39]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[38]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[37]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[36]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[35]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[34]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[33]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[32]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[29]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[28]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[27]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[26]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[25]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[24]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[23]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[22]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[19]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[18]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[17]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[16]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[15]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[14]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[13]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[12]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[9]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[8]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[7]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[6]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[5]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[4]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[3]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (tx_mux_128_inst/rLen_reg[2]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (req_ack_fifo/rRdPtr_reg_rep[5]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (req_ack_fifo/rRdPtr_reg_rep[4]) is unused and will be removed from module tx_multiplexer.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_formatter_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_formatter_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_formatter_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/dw_pipeline/pipeline_inst/gen_stages[1].rValid_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/dw_pipeline/pipeline_inst/gen_stages[1].rValid_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_trans_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_trans_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_trans_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_formatter_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/output_pipeline/pipeline_inst/gen_stages[2].rData_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[2].rData_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[2].rData_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][36] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\tx_data_pipeline_inst/tx_shift_inst/rStartOffset_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\tx_data_pipeline_inst/tx_shift_inst/gen_mux_select[1].rMuxSelect_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\tx_data_pipeline_inst/tx_shift_inst/gen_mux_select[1].rMuxSelect_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/meta_DW1_register/rData_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/data_shiftreg_inst/rDataShift_reg[0][64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/data_shiftreg_inst/rDataShift_reg[0][65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/data_shiftreg_inst/rDataShift_reg[0][66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/data_shiftreg_inst/rDataShift_reg[0][67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/data_shiftreg_inst/rDataShift_reg[0][68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/data_shiftreg_inst/rDataShift_reg[0][69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/data_shiftreg_inst/rDataShift_reg[0][70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/data_shiftreg_inst/rDataShift_reg[0][71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/data_shiftreg_inst/rDataShift_reg[0][72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/data_shiftreg_inst/rDataShift_reg[0][73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/data_shiftreg_inst/rDataShift_reg[0][74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/data_shiftreg_inst/rDataShift_reg[0][75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/data_shiftreg_inst/rDataShift_reg[0][76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/data_shiftreg_inst/rDataShift_reg[0][77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/data_shiftreg_inst/rDataShift_reg[0][78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/data_shiftreg_inst/rDataShift_reg[0][79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/data_shiftreg_inst/rDataShift_reg[0][80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/data_shiftreg_inst/rDataShift_reg[0][81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/data_shiftreg_inst/rDataShift_reg[0][82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/data_shiftreg_inst/rDataShift_reg[0][83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/data_shiftreg_inst/rDataShift_reg[0][84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_3/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/data_shiftreg_inst/rDataShift_reg[0][85] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:02:01 . Memory (MB): peak = 2505.027 ; gain = 815.852 ; free physical = 470 ; free virtual = 37227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                     | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ram_2clk_1w_1r:                 | rRAM_reg    | 1 K x 128(NO_CHANGE)   | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|ram_1clk_1w_1r:                 | rRAM_reg    | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|ram_1clk_1w_1r:                 | rRAM_reg    | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|ram_2clk_1w_1r__parameterized0: | rRAM_reg    | 8 x 129(NO_CHANGE)     | W |   | 8 x 129(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|ram_1clk_1w_1r__parameterized0: | rRAM_reg    | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|ram_1clk_1w_1r__parameterized1: | rRAM_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|ram_1clk_1w_1r__parameterized1: | rRAM_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|ram_1clk_1w_1r__parameterized1: | rRAM_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|ram_1clk_1w_1r__parameterized1: | rRAM_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|scsdpram__parameterized0:       | rMemory_reg | 16 x 158(READ_FIRST)   | W |   | 16 x 158(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      |                 | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|scsdpram__parameterized0:       | rMemory_reg | 16 x 158(READ_FIRST)   | W |   | 16 x 158(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      |                 | 
+--------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------+------------------------------+-----------+----------------------+----------------+
|Module Name                                    | RTL Object                   | Inference | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------+------------------------------+-----------+----------------------+----------------+
|riffa_insti_2/tx_mux_inst                      | req_ack_fifo/mem/rMemory_reg | Implied   | 32 x 1               | RAM32X1D x 1   | 
|riffa_insti_2/reorderQueue/pktRam              | rRAM_reg                     | Implied   | 32 x 12              | RAM32M16 x 1   | 
|riffa_insti_2/reorderQueue/mapRam              | rRAM_reg                     | Implied   | 32 x 6               | RAM32M16 x 1   | 
|riffa_insti_2/reorderQueue/data_input/countRam | rRAM_reg                     | Implied   | 32 x 8               | RAM32M16 x 1   | 
|riffa_insti_2/reorderQueue/data_input/posRam   | rRAM_reg                     | Implied   | 32 x 20              | RAM32M16 x 2   | 
+-----------------------------------------------+------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance riffa_insti_1/channels[0].channel/channel/rxPort/mainFifo/i_1/fifo/mem/rRAM_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa_insti_1/channels[0].channel/channel/rxPort/mainFifo/i_1/fifo/mem/rRAM_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa_insti_1/channels[0].channel/channel/rxPort/mainFifo/i_1/fifo/mem/rRAM_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa_insti_1/channels[0].channel/channel/rxPort/mainFifo/i_1/fifo/mem/rRAM_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa_insti_1/channels[0].channel/channel/rxPort/sgRxFifo/mem/i_0/rRAM_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa_insti_1/channels[0].channel/channel/rxPort/sgRxFifo/mem/i_0/rRAM_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa_insti_1/channels[0].channel/channel/rxPort/sgRxFifo/mem/i_0/rRAM_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa_insti_1/channels[0].channel/channel/rxPort/sgTxFifo/mem/i_0/rRAM_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa_insti_1/channels[0].channel/channel/rxPort/sgTxFifo/mem/i_0/rRAM_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa_insti_1/channels[0].channel/channel/rxPort/sgTxFifo/mem/i_0/rRAM_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa_insti_1/channels[0].channel/channel/txPort/gate/fifo/i_0/mem/rRAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa_insti_1/channels[0].channel/channel/txPort/gate/fifo/i_0/mem/rRAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa_insti_1/channels[0].channel/channel/txPort/buffer/fifo/i_0/mem/rRAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa_insti_1/channels[0].channel/channel/txPort/buffer/fifo/i_0/mem/rRAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa_insti_2/reorderQueue/rams[0].ram/i_0/rRAM_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa_insti_2/reorderQueue/rams[1].ram/i_0/rRAM_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa_insti_2/reorderQueue/rams[2].ram/i_0/rRAM_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa_insti_2/reorderQueue/rams[3].ram/i_0/rRAM_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffai_3/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/i_0/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffai_3/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/i_1/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffai_3/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/i_2/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffai_3/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/i_3/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffai_3/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/i_0/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffai_3/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/i_1/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffai_3/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/i_2/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffai_3/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/i_3/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |riffa__GB0               |           1|     17640|
|2     |riffa__GB1               |           1|      4941|
|3     |riffa_wrapper_vc709__GC0 |           1|      5955|
|4     |Huawei_F100_Gen4__GC0    |           1|      3674|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcie4_7x_0_i/user_clk' to pin 'pcie4_7x_0_i/bbstub_user_clk/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:03:36 . Memory (MB): peak = 2742.559 ; gain = 1053.383 ; free physical = 128 ; free virtual = 36824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM fifo/mem/rRAM_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM rRAM_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM rRAM_reg may be mapped as a cascade chain, because it is not timing critical.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:03:40 . Memory (MB): peak = 2767.574 ; gain = 1078.398 ; free physical = 141 ; free virtual = 36799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------------------------------------------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                      | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------------------------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|riffa_insti_1/\riffa/riffa_inst/channels[0].channel/channel/rxPort /mainFifo     | fifo/mem/rRAM_reg | 1 K x 128(NO_CHANGE)   | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|riffa_insti_1/\riffa/riffa_inst/channels[0].channel/channel/rxPort /sgRxFifo/mem | rRAM_reg          | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|riffa_insti_1/\riffa/riffa_inst/channels[0].channel/channel/rxPort /sgTxFifo/mem | rRAM_reg          | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|ram_2clk_1w_1r__parameterized0:                                                  | rRAM_reg          | 8 x 129(NO_CHANGE)     | W |   | 8 x 129(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|ram_1clk_1w_1r__parameterized0:                                                  | rRAM_reg          | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|ram_1clk_1w_1r__parameterized1:                                                  | rRAM_reg          | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|ram_1clk_1w_1r__parameterized1:                                                  | rRAM_reg          | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|ram_1clk_1w_1r__parameterized1:                                                  | rRAM_reg          | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|ram_1clk_1w_1r__parameterized1:                                                  | rRAM_reg          | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|scsdpram:                                                                        | rMemory_reg       | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|scsdpram:                                                                        | rMemory_reg       | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|scsdpram:                                                                        | rMemory_reg       | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|scsdpram:                                                                        | rMemory_reg       | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|scsdpram__parameterized0:                                                        | rMemory_reg       | 16 x 158(READ_FIRST)   | W |   | 16 x 158(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      |                 | 
|scsdpram:                                                                        | rMemory_reg       | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|scsdpram:                                                                        | rMemory_reg       | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|scsdpram:                                                                        | rMemory_reg       | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|scsdpram:                                                                        | rMemory_reg       | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|scsdpram__parameterized0:                                                        | rMemory_reg       | 16 x 158(READ_FIRST)   | W |   | 16 x 158(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      |                 | 
+---------------------------------------------------------------------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+-----------------------------------------------+------------------------------+-----------+----------------------+----------------+
|Module Name                                    | RTL Object                   | Inference | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------+------------------------------+-----------+----------------------+----------------+
|riffa_insti_2/tx_mux_inst                      | req_ack_fifo/mem/rMemory_reg | Implied   | 32 x 1               | RAM32X1D x 1   | 
|riffa_insti_2/reorderQueue/pktRam              | rRAM_reg                     | Implied   | 32 x 12              | RAM32M16 x 1   | 
|riffa_insti_2/reorderQueue/mapRam              | rRAM_reg                     | Implied   | 32 x 6               | RAM32M16 x 1   | 
|riffa_insti_2/reorderQueue/data_input/countRam | rRAM_reg                     | Implied   | 32 x 8               | RAM32M16 x 1   | 
|riffa_insti_2/reorderQueue/data_input/posRam   | rRAM_reg                     | Implied   | 32 x 20              | RAM32M16 x 2   | 
+-----------------------------------------------+------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |riffa__GB0               |           1|     17640|
|2     |riffa__GB1               |           1|      4941|
|3     |riffa_wrapper_vc709__GC0 |           1|      5955|
|4     |Huawei_F100_Gen4__GC0    |           1|      3674|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/riffa_inst/reorderQueue/rams[2].ram/rRAM_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/riffa_inst/reorderQueue/rams[3].ram/rRAM_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:02 ; elapsed = 00:03:49 . Memory (MB): peak = 2811.629 ; gain = 1122.453 ; free physical = 135 ; free virtual = 36793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_addr[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_addr[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_addr[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_addr[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_addr[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_addr[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_addr[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_addr[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_addr[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_addr[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_function_number[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_function_number[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_function_number[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_function_number[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_function_number[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_function_number[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_function_number[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_function_number[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_write_data[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_byte_enable[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_byte_enable[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_byte_enable[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_byte_enable[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_read
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_mgmt_debug_access
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_type[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_type[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_type[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_msg_transmit_data[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_dsn[63]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_dsn[62]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_dsn[61]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_dsn[60]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_dsn[59]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_dsn[58]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pcie4_7x_0_i has unconnected pin cfg_dsn[57]
INFO: [Common 17-14] Message 'Synth 8-4442' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:03:50 . Memory (MB): peak = 2811.633 ; gain = 1122.457 ; free physical = 133 ; free virtual = 36791
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:04 ; elapsed = 00:03:51 . Memory (MB): peak = 2811.633 ; gain = 1122.457 ; free physical = 134 ; free virtual = 36792
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:06 ; elapsed = 00:03:53 . Memory (MB): peak = 2811.633 ; gain = 1122.457 ; free physical = 132 ; free virtual = 36790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:06 ; elapsed = 00:03:53 . Memory (MB): peak = 2811.633 ; gain = 1122.457 ; free physical = 132 ; free virtual = 36790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:07 ; elapsed = 00:03:54 . Memory (MB): peak = 2811.633 ; gain = 1122.457 ; free physical = 131 ; free virtual = 36789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:07 ; elapsed = 00:03:54 . Memory (MB): peak = 2811.633 ; gain = 1122.457 ; free physical = 131 ; free virtual = 36789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Huawei_F100_Gen4 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/rValsProp_reg[3]                                                   | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Huawei_F100_Gen4 | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rValsProp_reg[2]                                                    | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|Huawei_F100_Gen4 | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rTxnData_reg[2]                                                     | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|Huawei_F100_Gen4 | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rValid_reg[5]                                                                     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Huawei_F100_Gen4 | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rStart_reg[5]                                                                     | 6      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|Huawei_F100_Gen4 | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rDone_reg[5]                                                                      | 6      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|Huawei_F100_Gen4 | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rLen_reg[51]                                                                      | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|Huawei_F100_Gen4 | riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][49]                                      | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|Huawei_F100_Gen4 | riffa/riffa_inst/reorderQueue/data_input/rErr_reg[4]                                                                           | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Huawei_F100_Gen4 | riffa/riffa_inst/reorderQueue/data_input/rDone_reg[4]                                                                          | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Huawei_F100_Gen4 | riffa/riffa_inst/reorderQueue/data_input/rDE_reg[11]                                                                           | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Huawei_F100_Gen4 | riffa/riffa_inst/reorderQueue/data_input/rData_reg[575]                                                                        | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|Huawei_F100_Gen4 | riffa/riffa_inst/reorderQueue/data_input/rData_reg[543]                                                                        | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|Huawei_F100_Gen4 | riffa/engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/data_shiftreg_inst/gen_sr_registers[2].rDataShift_reg[2][63] | 3      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|Huawei_F100_Gen4 | riffa/engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/data_shiftreg_inst/gen_sr_registers[2].rDataShift_reg[2][31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|Huawei_F100_Gen4 | riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/rst_shiftreg/gen_sr_registers[6].rDataShift_reg[6][0]        | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Huawei_F100_Gen4 | riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/rst_shiftreg/gen_sr_registers[6].rDataShift_reg[6][0]        | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |pcie4_uscale_plus_0 |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |pcie4_uscale_plus_0 |     1|
|2     |CARRY8              |   173|
|3     |IBUFDS_GTE2         |     1|
|4     |LUT1                |   124|
|5     |LUT2                |   908|
|6     |LUT3                |  1479|
|7     |LUT4                |  1013|
|8     |LUT5                |   917|
|9     |LUT6                |  1655|
|10    |MUXF7               |    11|
|11    |RAM32M16            |     5|
|12    |RAM32X1D            |     1|
|13    |RAMB18E2            |     8|
|14    |RAMB36E2_1          |     4|
|15    |RAMB36E2_2          |     2|
|16    |RAMB36E2_3          |     2|
|17    |RAMB36E2_4          |     4|
|18    |RAMB36E2_5          |     6|
|19    |RAMB36E2_6          |     4|
|20    |SRL16E              |   187|
|21    |FDCE                |   286|
|22    |FDPE                |     5|
|23    |FDRE                |  8340|
|24    |FDSE                |    89|
|25    |IBUF                |     3|
|26    |OBUF                |    14|
+------+--------------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------+----------------------------------+------+
|      |Instance                                                     |Module                            |Cells |
+------+-------------------------------------------------------------+----------------------------------+------+
|1     |top                                                          |                                  | 18383|
|2     |  riffa                                                      |riffa_wrapper_vc709               | 14817|
|3     |    engine_layer_inst                                        |engine_layer                      |  3687|
|4     |      rx_engine_ultrascale_inst                              |rx_engine_ultrascale              |   254|
|5     |        rxc_engine_inst                                      |rxc_engine_ultrascale             |   237|
|6     |          data_shiftreg_inst                                 |shiftreg                          |    96|
|7     |          dw_enable                                          |register                          |     4|
|8     |          dw_pipeline                                        |pipeline                          |     9|
|9     |            pipeline_inst                                    |reg_pipeline                      |     9|
|10    |          eop_shiftreg_inst                                  |shiftreg__parameterized0_148      |     2|
|11    |          meta_DW1_register                                  |register__parameterized2          |    17|
|12    |          metadata_DW0_register                              |register__parameterized1_149      |    10|
|13    |          output_pipeline                                    |pipeline__parameterized0          |    93|
|14    |            pipeline_inst                                    |reg_pipeline__parameterized0      |    93|
|15    |          start_flag_register                                |register__parameterized0          |     2|
|16    |        rxr_engine_inst                                      |rxr_engine_ultrascale             |    17|
|17    |          addr_DW0_register                                  |register__parameterized1          |     6|
|18    |          eop_shiftreg_inst                                  |shiftreg__parameterized0          |     1|
|19    |          output_pipeline                                    |pipeline__parameterized1          |     7|
|20    |            pipeline_inst                                    |reg_pipeline__parameterized1      |     7|
|21    |          sop_shiftreg_inst                                  |shiftreg__parameterized0_147      |     2|
|22    |      tx_engine_ultrascale_inst                              |tx_engine_ultrascale              |  3433|
|23    |        txc_engine_inst                                      |txc_engine_ultrascale             |  1369|
|24    |          rst_shiftreg                                       |shiftreg__parameterized3_73       |     8|
|25    |          txc_engine_inst                                    |tx_engine_74                      |  1179|
|26    |            tx_alignment_inst                                |tx_alignment_pipeline_81          |   648|
|27    |              rot_inst                                       |rotate__parameterized0_131        |     4|
|28    |              compute_reg                                    |pipeline__parameterized9_118      |   111|
|29    |                pipeline_inst                                |reg_pipeline__parameterized9_146  |   111|
|30    |              \gen_data_input_regs[0].data_register_         |pipeline__parameterized8_119      |    35|
|31    |                pipeline_inst                                |reg_pipeline__parameterized8_145  |    35|
|32    |              \gen_data_input_regs[0].packet_valid_register  |pipeline__parameterized7_120      |     1|
|33    |                pipeline_inst                                |reg_pipeline__parameterized7_144  |     1|
|34    |              \gen_data_input_regs[1].data_register_         |pipeline__parameterized8_121      |    33|
|35    |                pipeline_inst                                |reg_pipeline__parameterized8_143  |    33|
|36    |              \gen_data_input_regs[1].packet_valid_register  |pipeline__parameterized7_122      |     1|
|37    |                pipeline_inst                                |reg_pipeline__parameterized7_142  |     1|
|38    |              \gen_data_input_regs[2].data_register_         |pipeline__parameterized8_123      |    33|
|39    |                pipeline_inst                                |reg_pipeline__parameterized8_141  |    33|
|40    |              \gen_data_input_regs[2].packet_valid_register  |pipeline__parameterized7_124      |     2|
|41    |                pipeline_inst                                |reg_pipeline__parameterized7_140  |     2|
|42    |              \gen_data_input_regs[3].data_register_         |pipeline__parameterized8_125      |    34|
|43    |                pipeline_inst                                |reg_pipeline__parameterized8_139  |    34|
|44    |              \gen_data_input_regs[3].packet_valid_register  |pipeline__parameterized7_126      |     1|
|45    |                pipeline_inst                                |reg_pipeline__parameterized7_138  |     1|
|46    |              hdr_input_reg                                  |pipeline__parameterized3_127      |    92|
|47    |                pipeline_inst                                |reg_pipeline__parameterized3_137  |    92|
|48    |              output_register_inst                           |pipeline__parameterized11_128     |    81|
|49    |                pipeline_inst                                |reg_pipeline__parameterized11_136 |    81|
|50    |              pktctr_inst                                    |counter__parameterized0_129       |    56|
|51    |              ready_reg                                      |pipeline__parameterized3_130      |    71|
|52    |                pipeline_inst                                |reg_pipeline__parameterized3_135  |    71|
|53    |              satctr_inst                                    |counter_132                       |     4|
|54    |              select_reg                                     |pipeline__parameterized10_133     |    19|
|55    |                pipeline_inst                                |reg_pipeline__parameterized10_134 |    19|
|56    |            tx_data_pipeline_inst                            |tx_data_pipeline_82               |   471|
|57    |              tx_shift_inst                                  |tx_data_shift_90                  |    33|
|58    |                input_register                               |pipeline__parameterized4_116      |    33|
|59    |                  pipeline_inst                              |reg_pipeline__parameterized4_117  |    33|
|60    |              txdf_inst                                      |tx_data_fifo_91                   |   438|
|61    |                \gen_regs_fifos[0].fifo_inst_                |fifo_92                           |    86|
|62    |                  mem                                        |scsdpram_115                      |     7|
|63    |                \gen_regs_fifos[0].fifo_pipeline_inst_       |pipeline__parameterized6_93       |    36|
|64    |                  pipeline_inst                              |reg_pipeline__parameterized6_114  |    36|
|65    |                \gen_regs_fifos[0].input_pipeline_inst_      |pipeline__parameterized6_94       |    37|
|66    |                  pipeline_inst                              |reg_pipeline__parameterized6_113  |    37|
|67    |                \gen_regs_fifos[0].perfifo_ctr_inst          |counter_v2_95                     |    14|
|68    |                \gen_regs_fifos[1].fifo_inst_                |fifo_96                           |    41|
|69    |                  mem                                        |scsdpram_112                      |     4|
|70    |                \gen_regs_fifos[1].fifo_pipeline_inst_       |pipeline__parameterized6_97       |    36|
|71    |                  pipeline_inst                              |reg_pipeline__parameterized6_111  |    36|
|72    |                \gen_regs_fifos[1].perfifo_ctr_inst          |counter_v2_98                     |    11|
|73    |                \gen_regs_fifos[2].fifo_inst_                |fifo_99                           |    41|
|74    |                  mem                                        |scsdpram_110                      |     4|
|75    |                \gen_regs_fifos[2].fifo_pipeline_inst_       |pipeline__parameterized6_100      |    36|
|76    |                  pipeline_inst                              |reg_pipeline__parameterized6_109  |    36|
|77    |                \gen_regs_fifos[2].perfifo_ctr_inst          |counter_v2_101                    |    11|
|78    |                \gen_regs_fifos[3].fifo_inst_                |fifo_102                          |    41|
|79    |                  mem                                        |scsdpram_108                      |     4|
|80    |                \gen_regs_fifos[3].fifo_pipeline_inst_       |pipeline__parameterized6_103      |    36|
|81    |                  pipeline_inst                              |reg_pipeline__parameterized6_107  |    36|
|82    |                \gen_regs_fifos[3].perfifo_ctr_inst          |counter_v2_104                    |    11|
|83    |                packet_valid_reg                             |pipeline__parameterized7_105      |     1|
|84    |                  pipeline_inst                              |reg_pipeline__parameterized7_106  |     1|
|85    |            txhf_inst                                        |tx_hdr_fifo_83                    |    60|
|86    |              fifo_inst                                      |fifo__parameterized0_84           |    51|
|87    |                mem                                          |scsdpram__parameterized0_89       |     6|
|88    |              input_pipeline_inst                            |pipeline__parameterized3_85       |     8|
|89    |                pipeline_inst                                |reg_pipeline__parameterized3_88   |     8|
|90    |              output_pipeline_inst                           |pipeline__parameterized3_86       |     1|
|91    |                pipeline_inst                                |reg_pipeline__parameterized3_87   |     1|
|92    |          txc_formatter_inst                                 |txc_formatter_ultrascale          |    14|
|93    |            input_inst                                       |pipeline__parameterized14         |     8|
|94    |              pipeline_inst                                  |reg_pipeline__parameterized14     |     8|
|95    |            output_inst                                      |pipeline__parameterized3_79       |     6|
|96    |              pipeline_inst                                  |reg_pipeline__parameterized3_80   |     6|
|97    |          txc_trans_inst                                     |txc_translation_layer             |   162|
|98    |            input_inst                                       |pipeline__parameterized4_75       |    71|
|99    |              pipeline_inst                                  |reg_pipeline__parameterized4_78   |    71|
|100   |            output_inst                                      |pipeline__parameterized15         |    71|
|101   |              pipeline_inst                                  |reg_pipeline__parameterized15     |    71|
|102   |            rc                                               |reset_controller_76               |    20|
|103   |              rst_counter                                    |counter__parameterized1_77        |    14|
|104   |        txr_engine_inst                                      |txr_engine_ultrascale             |  2063|
|105   |          rst_shiftreg                                       |shiftreg__parameterized3          |    10|
|106   |          txr_engine_inst                                    |tx_engine                         |  1676|
|107   |            tx_alignment_inst                                |tx_alignment_pipeline             |   690|
|108   |              rot_inst                                       |rotate__parameterized0            |     4|
|109   |              compute_reg                                    |pipeline__parameterized9          |   119|
|110   |                pipeline_inst                                |reg_pipeline__parameterized9      |   119|
|111   |              \gen_data_input_regs[0].data_register_         |pipeline__parameterized8          |    35|
|112   |                pipeline_inst                                |reg_pipeline__parameterized8_72   |    35|
|113   |              \gen_data_input_regs[0].packet_valid_register  |pipeline__parameterized7_55       |     1|
|114   |                pipeline_inst                                |reg_pipeline__parameterized7_71   |     1|
|115   |              \gen_data_input_regs[1].data_register_         |pipeline__parameterized8_56       |    35|
|116   |                pipeline_inst                                |reg_pipeline__parameterized8_70   |    35|
|117   |              \gen_data_input_regs[1].packet_valid_register  |pipeline__parameterized7_57       |     1|
|118   |                pipeline_inst                                |reg_pipeline__parameterized7_69   |     1|
|119   |              \gen_data_input_regs[2].data_register_         |pipeline__parameterized8_58       |    34|
|120   |                pipeline_inst                                |reg_pipeline__parameterized8_68   |    34|
|121   |              \gen_data_input_regs[2].packet_valid_register  |pipeline__parameterized7_59       |     2|
|122   |                pipeline_inst                                |reg_pipeline__parameterized7_67   |     2|
|123   |              \gen_data_input_regs[3].data_register_         |pipeline__parameterized8_60       |    34|
|124   |                pipeline_inst                                |reg_pipeline__parameterized8      |    34|
|125   |              \gen_data_input_regs[3].packet_valid_register  |pipeline__parameterized7_61       |     1|
|126   |                pipeline_inst                                |reg_pipeline__parameterized7_66   |     1|
|127   |              hdr_input_reg                                  |pipeline__parameterized3_62       |   100|
|128   |                pipeline_inst                                |reg_pipeline__parameterized3_65   |   100|
|129   |              output_register_inst                           |pipeline__parameterized11         |    88|
|130   |                pipeline_inst                                |reg_pipeline__parameterized11     |    88|
|131   |              pktctr_inst                                    |counter__parameterized0           |    56|
|132   |              ready_reg                                      |pipeline__parameterized3_63       |    79|
|133   |                pipeline_inst                                |reg_pipeline__parameterized3_64   |    79|
|134   |              satctr_inst                                    |counter                           |     4|
|135   |              select_reg                                     |pipeline__parameterized10         |    19|
|136   |                pipeline_inst                                |reg_pipeline__parameterized10     |    19|
|137   |            tx_data_pipeline_inst                            |tx_data_pipeline                  |   830|
|138   |              tx_shift_inst                                  |tx_data_shift                     |   140|
|139   |                input_register                               |pipeline__parameterized4_53       |   140|
|140   |                  pipeline_inst                              |reg_pipeline__parameterized4_54   |   140|
|141   |              txdf_inst                                      |tx_data_fifo                      |   690|
|142   |                \gen_regs_fifos[0].fifo_inst_                |fifo                              |    89|
|143   |                  mem                                        |scsdpram_52                       |     7|
|144   |                \gen_regs_fifos[0].fifo_pipeline_inst_       |pipeline__parameterized6          |    36|
|145   |                  pipeline_inst                              |reg_pipeline__parameterized6_51   |    36|
|146   |                \gen_regs_fifos[0].input_pipeline_inst_      |pipeline__parameterized6_30       |    39|
|147   |                  pipeline_inst                              |reg_pipeline__parameterized6_50   |    39|
|148   |                \gen_regs_fifos[0].perfifo_ctr_inst          |counter_v2                        |    13|
|149   |                \gen_regs_fifos[1].fifo_inst_                |fifo_31                           |    87|
|150   |                  mem                                        |scsdpram_49                       |     7|
|151   |                \gen_regs_fifos[1].fifo_pipeline_inst_       |pipeline__parameterized6_32       |    35|
|152   |                  pipeline_inst                              |reg_pipeline__parameterized6_48   |    35|
|153   |                \gen_regs_fifos[1].input_pipeline_inst_      |pipeline__parameterized6_33       |    35|
|154   |                  pipeline_inst                              |reg_pipeline__parameterized6_47   |    35|
|155   |                \gen_regs_fifos[1].perfifo_ctr_inst          |counter_v2_34                     |    13|
|156   |                \gen_regs_fifos[2].fifo_inst_                |fifo_35                           |    88|
|157   |                  mem                                        |scsdpram_46                       |     7|
|158   |                \gen_regs_fifos[2].fifo_pipeline_inst_       |pipeline__parameterized6_36       |    35|
|159   |                  pipeline_inst                              |reg_pipeline__parameterized6_45   |    35|
|160   |                \gen_regs_fifos[2].input_pipeline_inst_      |pipeline__parameterized6_37       |    35|
|161   |                  pipeline_inst                              |reg_pipeline__parameterized6_44   |    35|
|162   |                \gen_regs_fifos[2].perfifo_ctr_inst          |counter_v2_38                     |    13|
|163   |                \gen_regs_fifos[3].fifo_inst_                |fifo_39                           |    87|
|164   |                  mem                                        |scsdpram                          |     7|
|165   |                \gen_regs_fifos[3].fifo_pipeline_inst_       |pipeline__parameterized6_40       |    35|
|166   |                  pipeline_inst                              |reg_pipeline__parameterized6_43   |    35|
|167   |                \gen_regs_fifos[3].input_pipeline_inst_      |pipeline__parameterized6_41       |    35|
|168   |                  pipeline_inst                              |reg_pipeline__parameterized6      |    35|
|169   |                \gen_regs_fifos[3].perfifo_ctr_inst          |counter_v2_42                     |    14|
|170   |                packet_valid_reg                             |pipeline__parameterized7          |     1|
|171   |                  pipeline_inst                              |reg_pipeline__parameterized7      |     1|
|172   |            txhf_inst                                        |tx_hdr_fifo                       |   156|
|173   |              fifo_inst                                      |fifo__parameterized0              |    51|
|174   |                mem                                          |scsdpram__parameterized0          |     6|
|175   |              input_pipeline_inst                            |pipeline__parameterized3_26       |   104|
|176   |                pipeline_inst                                |reg_pipeline__parameterized3_29   |   104|
|177   |              output_pipeline_inst                           |pipeline__parameterized3_27       |     1|
|178   |                pipeline_inst                                |reg_pipeline__parameterized3_28   |     1|
|179   |          txr_formatter_inst                                 |txr_formatter_ultrascale          |   193|
|180   |            input_inst                                       |pipeline__parameterized2          |    93|
|181   |              pipeline_inst                                  |reg_pipeline__parameterized2      |    93|
|182   |            output_inst                                      |pipeline__parameterized3          |   100|
|183   |              pipeline_inst                                  |reg_pipeline__parameterized3      |   100|
|184   |          txr_trans_inst                                     |txr_translation_layer             |   178|
|185   |            input_inst                                       |pipeline__parameterized4_24       |    79|
|186   |              pipeline_inst                                  |reg_pipeline__parameterized4_25   |    79|
|187   |            output_inst                                      |pipeline__parameterized13         |    80|
|188   |              pipeline_inst                                  |reg_pipeline__parameterized13     |    80|
|189   |            rc                                               |reset_controller                  |    19|
|190   |              rst_counter                                    |counter__parameterized1           |    14|
|191   |    riffa_inst                                               |riffa                             | 11130|
|192   |      txc_data_hold                                          |pipeline__parameterized4          |    33|
|193   |        pipeline_inst                                        |reg_pipeline__parameterized4      |    33|
|194   |      txc_meta_hold                                          |pipeline__parameterized16         |     6|
|195   |        pipeline_inst                                        |reg_pipeline__parameterized16     |     6|
|196   |      \channels[0].channel                                   |channel                           |  8697|
|197   |        channel                                              |channel_128                       |  8697|
|198   |          rxPort                                             |rx_port_128                       |  5648|
|199   |            gate                                             |rx_port_channel_gate              |   115|
|200   |              countSync                                      |cross_domain_signal               |     6|
|201   |                sigAtoB                                      |syncff_18                         |     2|
|202   |                  metaFF                                     |ff_22                             |     1|
|203   |                  syncFF                                     |ff_23                             |     1|
|204   |                sigBtoA                                      |syncff_19                         |     4|
|205   |                  metaFF                                     |ff_20                             |     3|
|206   |                  syncFF                                     |ff_21                             |     1|
|207   |              rxAckSig                                       |syncff                            |     2|
|208   |                metaFF                                       |ff_16                             |     1|
|209   |                syncFF                                       |ff_17                             |     1|
|210   |              rxSig                                          |cross_domain_signal_10            |     5|
|211   |                sigAtoB                                      |syncff_11                         |     3|
|212   |                  metaFF                                     |ff_14                             |     2|
|213   |                  syncFF                                     |ff_15                             |     1|
|214   |                sigBtoA                                      |syncff_12                         |     2|
|215   |                  metaFF                                     |ff                                |     1|
|216   |                  syncFF                                     |ff_13                             |     1|
|217   |            mainFifo                                         |async_fifo_fwft                   |   581|
|218   |              fifo                                           |async_fifo                        |   316|
|219   |                asyncCompare                                 |async_cmp                         |     3|
|220   |                mem                                          |ram_2clk_1w_1r                    |   132|
|221   |                rdPtrEmpty                                   |rd_ptr_empty                      |    86|
|222   |                wrPtrFull                                    |wr_ptr_full                       |    95|
|223   |            mainFifoPacker                                   |fifo_packer_128                   |   858|
|224   |            reader                                           |rx_port_reader                    |  1156|
|225   |            requesterMux                                     |rx_port_requester_mux             |   188|
|226   |            sgListReader                                     |sg_list_reader_128_4              |   230|
|227   |            sgRxFifo                                         |sync_fifo                         |   103|
|228   |              mem                                            |ram_1clk_1w_1r_9                  |     3|
|229   |            sgRxFifoPacker                                   |fifo_packer_128_5                 |   704|
|230   |            sgRxReq                                          |sg_list_requester                 |   435|
|231   |            sgTxFifo                                         |sync_fifo_6                       |   103|
|232   |              mem                                            |ram_1clk_1w_1r                    |     3|
|233   |            sgTxFifoPacker                                   |fifo_packer_128_7                 |   704|
|234   |            sgTxReq                                          |sg_list_requester_8               |   435|
|235   |          txPort                                             |tx_port_128                       |  3043|
|236   |            buffer                                           |tx_port_buffer_128                |  1110|
|237   |              fifo                                           |sync_fifo__parameterized0         |   100|
|238   |                mem                                          |ram_1clk_1w_1r__parameterized0    |     2|
|239   |            gate                                             |tx_port_channel_gate_128          |   370|
|240   |              fifo                                           |async_fifo__parameterized0        |    69|
|241   |                asyncCompare                                 |async_cmp__parameterized0         |     5|
|242   |                mem                                          |ram_2clk_1w_1r__parameterized0    |     2|
|243   |                rdPtrEmpty                                   |rd_ptr_empty__parameterized0      |    23|
|244   |                wrPtrFull                                    |wr_ptr_full__parameterized0       |    39|
|245   |            monitor                                          |tx_port_monitor_128               |   306|
|246   |            sgListReader                                     |sg_list_reader_128                |   246|
|247   |            writer                                           |tx_port_writer                    |  1009|
|248   |      intr                                                   |interrupt                         |    23|
|249   |        intrCtlr                                             |interrupt_controller              |    15|
|250   |      rc_fc                                                  |recv_credit_flow_ctrl             |   102|
|251   |      reg_inst                                               |registers                         |   171|
|252   |        chnl_output_register                                 |pipeline__parameterized18         |    46|
|253   |          pipeline_inst                                      |reg_pipeline__parameterized18     |    46|
|254   |        rxr_input_register                                   |pipeline__parameterized17         |    82|
|255   |          pipeline_inst                                      |reg_pipeline__parameterized17     |    82|
|256   |        txc_output_register                                  |pipeline__parameterized19         |    43|
|257   |          pipeline_inst                                      |reg_pipeline__parameterized19     |    43|
|258   |      reorderQueue                                           |reorder_queue                     |  1415|
|259   |        data_input                                           |reorder_queue_input               |   768|
|260   |          countRam                                           |ram_1clk_1w_1r__parameterized4    |    27|
|261   |          posRam                                             |ram_1clk_1w_1r__parameterized5    |   106|
|262   |        data_output                                          |reorder_queue_output              |   483|
|263   |        mapRam                                               |ram_1clk_1w_1r__parameterized3    |     8|
|264   |        pktRam                                               |ram_1clk_1w_1r__parameterized2    |    18|
|265   |        \rams[0].ram                                         |ram_1clk_1w_1r__parameterized1    |     1|
|266   |        \rams[1].ram                                         |ram_1clk_1w_1r__parameterized1_1  |     1|
|267   |        \rams[2].ram                                         |ram_1clk_1w_1r__parameterized1_2  |     1|
|268   |        \rams[3].ram                                         |ram_1clk_1w_1r__parameterized1_3  |     1|
|269   |      reset_extender_inst                                    |reset_extender                    |    23|
|270   |        rst_counter                                          |counter__parameterized2           |     9|
|271   |        rst_shiftreg                                         |shiftreg__parameterized5          |    14|
|272   |      tx_mux_inst                                            |tx_multiplexer                    |   660|
|273   |        req_ack_fifo                                         |fifo__parameterized1              |    57|
|274   |          mem                                                |scsdpram__parameterized1          |     8|
|275   |        tx_mux_128_inst                                      |tx_multiplexer_128                |   599|
|276   |          selRd                                              |tx_engine_selector                |     2|
|277   |          selWr                                              |tx_engine_selector_0              |     2|
|278   |  \test_channels[0].module1                                  |chnl_tester                       |   405|
+------+-------------------------------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:07 ; elapsed = 00:03:54 . Memory (MB): peak = 2811.633 ; gain = 1122.457 ; free physical = 131 ; free virtual = 36789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 204 critical warnings and 1411 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:42 ; elapsed = 00:02:54 . Memory (MB): peak = 2811.633 ; gain = 306.605 ; free physical = 158 ; free virtual = 36816
Synthesis Optimization Complete : Time (s): cpu = 00:02:07 ; elapsed = 00:03:54 . Memory (MB): peak = 2811.637 ; gain = 1122.457 ; free physical = 158 ; free virtual = 36816
INFO: [Project 1-571] Translating synthesized netlist
CRITICAL WARNING: [Netlist 29-180] Cell 'IBUFDS_GTE2' is not a supported primitive for virtexuplus part: xcvu9p-flgb2104-2-i.  Instance 'refclk_ibuf' will be treated as a black box, not an architecture primitive [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/hdl/Huawei_Gen4.v:198]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
INFO: [Netlist 29-17] Analyzing 193 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_bram_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_bram_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
573 Infos, 430 Warnings, 102 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:14 ; elapsed = 00:04:00 . Memory (MB): peak = 2853.074 ; gain = 1163.988 ; free physical = 209 ; free virtual = 36796
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/synth_1/Huawei_F100_Gen4.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2877.094 ; gain = 24.020 ; free physical = 203 ; free virtual = 36793
INFO: [Common 17-206] Exiting Vivado at Thu Jan 17 07:54:37 2019...
