// Seed: 3598038784
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_1,
    input id_4,
    output id_5,
    input id_6,
    output id_7,
    input logic id_8,
    output logic id_9,
    input id_10,
    input logic id_11,
    output id_12,
    input logic id_13
);
  type_20 id_14 (
      id_12,
      1,
      id_9 || 1,
      1 & id_8
  );
endmodule
