Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,812
design__instance__area,5818.08
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,7
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,7.024985926307181E-9
power__switching__total,2.244037622389783E-9
power__leakage__total,7.003182034281963E-9
power__total,1.627220669320195E-8
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2558956730055592
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.256067063689833
timing__hold__ws__corner:nom_tt_025C_1v80,0.3034211301426781
timing__setup__ws__corner:nom_tt_025C_1v80,799999.2457162321
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.303421
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,7
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.25756938977366883
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2579909414680413
timing__hold__ws__corner:nom_ss_100C_1v60,0.8432661474449493
timing__setup__ws__corner:nom_ss_100C_1v60,799997.266655705
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.843266
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,7
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25470526408931343
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25470462571105623
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11071516239399173
timing__setup__ws__corner:nom_ff_n40C_1v95,799999.5367545449
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.110715
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,7
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.254139327886505
clock__skew__worst_setup,0.25423219804514147
timing__hold__ws,0.10863960039075411
timing__setup__ws,799997.266655705
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108640
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,812
design__instance__area__stdcell,5818.08
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.352754
design__instance__utilization__stdcell,0.352754
design__instance__count__class:inverter,25
design__instance__count__class:sequential_cell,101
design__instance__count__class:multi_input_combinational_cell,389
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1209
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,8249.89
design__violations,0
design__instance__count__class:timing_repair_buffer,56
design__instance__count__class:clock_buffer,10
design__instance__count__class:clock_inverter,6
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,39
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,599
route__net__special,2
route__drc_errors__iter:1,200
route__wirelength__iter:1,9233
route__drc_errors__iter:2,42
route__wirelength__iter:2,9154
route__drc_errors__iter:3,33
route__wirelength__iter:3,9157
route__drc_errors__iter:4,0
route__wirelength__iter:4,9155
route__drc_errors,0
route__wirelength,9155
route__vias,3805
route__vias__singlecut,3805
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,191.76
timing__unannotated_net__count__corner:nom_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,7
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2551905980982545
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.25545927207781244
timing__hold__ws__corner:min_tt_025C_1v80,0.3004472311536583
timing__setup__ws__corner:min_tt_025C_1v80,799999.2457162321
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.300447
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,7
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.25666899887523303
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2573955288430954
timing__hold__ws__corner:min_ss_100C_1v60,0.8377206387912602
timing__setup__ws__corner:min_ss_100C_1v60,799997.3830710301
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.837721
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,7
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.254139327886505
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25423219804514147
timing__hold__ws__corner:min_ff_n40C_1v95,0.10863960039075411
timing__setup__ws__corner:min_ff_n40C_1v95,799999.5367545449
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108640
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,7
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2568378638020543
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2570135566006702
timing__hold__ws__corner:max_tt_025C_1v80,0.3057713058188234
timing__setup__ws__corner:max_tt_025C_1v80,799999.2457162321
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.305771
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,7
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2586654574857289
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2591098797750555
timing__hold__ws__corner:max_ss_100C_1v60,0.847289817844593
timing__setup__ws__corner:max_ss_100C_1v60,799997.266655705
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.847290
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,7
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.25556443795679434
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2555354611350321
timing__hold__ws__corner:max_ff_n40C_1v95,0.11220896751587259
timing__setup__ws__corner:max_ff_n40C_1v95,799999.5367545449
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.112209
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,1.60338E-9
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,1.43561E-9
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,2.4289E-10
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,1.43561E-9
design_powergrid__voltage__worst,1.43561E-9
design_powergrid__voltage__worst__net:VPWR,1.8
design_powergrid__drop__worst,1.60338E-9
design_powergrid__drop__worst__net:VPWR,1.60338E-9
design_powergrid__voltage__worst__net:VGND,1.43561E-9
design_powergrid__drop__worst__net:VGND,1.43561E-9
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,2.53000000000000005210689828767200819370497555382826249115169048309326171875E-10
ir__drop__worst,1.6000000000000000582915157047963865266648753049594233743846416473388671875E-9
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
