# Recent Papers

æœ€è¿‘æ”¶å½•çš„è®ºæ–‡ç¬”è®°ï¼Œæ¬¢è¿é˜…è¯»~

æœ¬é¡µé¢å…±æ”¶å½•äº† 21 ç¯‡è®ºæ–‡ç¬”è®°ã€‚

## APT-GET: Profile-Guided Timely Software Prefetching
> **Authors:** Saba Jamilan, Tanvir Ahmed Khan, Grant Ayers, et al.  
> **Affiliations:** University of California, Santa Cruz, University of Michigan, Google  
> **Venue:** EuroSys 2022

è®ºæ–‡æå‡ºAPT-GETï¼Œä¸€ç§åŸºäºç¡¬ä»¶æ€§èƒ½è®¡æ•°å™¨ï¼ˆå¦‚Intel LBRï¼‰çš„åŠ¨æ€profile-guidedè½¯ä»¶é¢„å–æŠ€æœ¯ï¼Œé€šè¿‡åˆ†æç¨‹åºæ‰§è¡Œæ—¶é—´åˆ†å¸ƒè‡ªåŠ¨ç¡®å®šæœ€ä¼˜é¢„å–è·ç¦»å’Œæ³¨å…¥ä½ç½®ï¼Œè§£å†³ä¼ ç»Ÿé™æ€ç¼–è¯‘é¢„å–æ— æ³•ä¿è¯æ—¶æ•ˆæ€§çš„é—®é¢˜ã€‚åœ¨10ä¸ªçœŸå®åº”ç”¨ä¸Šå¹³å‡åŠ é€Ÿ1.30å€ï¼Œç›¸æ¯”ç°æœ‰è½¯ä»¶é¢„å–æ–¹æ³•æå‡25%ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/apt-get-profile-guided-timely-software-prefetching/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/apt-get-profile-guided-timely-software-prefetching/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/apt-get-profile-guided-timely-software-prefetching/ELI5_notes.md) | <a href="https://doi.org/10.1145/3492321.3519583" target="_blank" rel="noopener noreferrer">ğŸ”— ç›´è¾¾åŸæ–‡</a>

---

## ATR: Out-of-Order Register Release Exploiting Atomic Regions
> **Authors:** Yinyuan Zhao, Surim Oh, Mingsheng Xu, et al.  
> **Affiliations:** University of California, Santa Cruz  
> **Venue:** MICRO 2025

è®ºæ–‡æå‡ºATRæŠ€æœ¯ï¼Œé€šè¿‡è¯†åˆ«ä¸å«åˆ†æ”¯å’Œå¼‚å¸¸æŒ‡ä»¤çš„åŸå­æäº¤åŒºåŸŸï¼Œå®ç°å¯„å­˜å™¨çš„å®‰å…¨ä¹±åºé‡Šæ”¾ã€‚è¯¥æ–¹æ³•æ— éœ€å½±å­å¯„å­˜å™¨æˆ–å¤æ‚æ¢å¤æœºåˆ¶ï¼Œåœ¨SPEC2017intä¸Šå¹³å‡æå‡5.13%ï¼ˆ64é¡¹å¯„å­˜å™¨æ–‡ä»¶ï¼‰æ€§èƒ½ï¼Œæˆ–åœ¨ä¿æŒæ€§èƒ½æŸå¤±<3%æ—¶å‡å°‘27.1%å¯„å­˜å™¨æ–‡ä»¶å¤§å°ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/atr-out-of-order-register-release-exploiting-atomic-regions/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/atr-out-of-order-register-release-exploiting-atomic-regions/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/atr-out-of-order-register-release-exploiting-atomic-regions/ELI5_notes.md) | <a href="https://doi.org/10.1145/3725843.3756135" target="_blank" rel="noopener noreferrer">ğŸ”— ç›´è¾¾åŸæ–‡</a>

---

## Berti: an Accurate Local-Delta Data Prefetcher
> **Authors:** AgustÃ­n Navarro-Torres, Biswabandan Panda, Jesus Alastruey-BenedÃ©, et al.  
> **Affiliations:** Universidad de Zaragoza, Indian Institute of Technology Bombay, University of Murcia  
> **Venue:** 10.1109/MICRO56248.2022.00072 2022

è®ºæ–‡æå‡ºBertiï¼Œä¸€ç§åŸºäºæœ¬åœ°åŠæ—¶æ€§deltaçš„L1æ•°æ®ç¼“å­˜é¢„å–å™¨ã€‚å…¶æ ¸å¿ƒåˆ›æ–°åœ¨äºä¸ºæ¯ä¸ªæŒ‡ä»¤æŒ‡é’ˆ(IP)å­¦ä¹ é«˜è¦†ç›–ç‡çš„åŠæ—¶æ€§æœ¬åœ°deltaï¼Œè€Œéä½¿ç”¨å…¨å±€deltaï¼Œä»è€Œæ˜¾è‘—æå‡å‡†ç¡®ç‡ã€‚å®éªŒè¡¨æ˜ï¼ŒBertiä»…ç”¨2.55KBå­˜å‚¨å¼€é”€ï¼Œåœ¨SPEC CPU2017å’ŒGAPè´Ÿè½½ä¸Šç›¸æ¯”IP-strideå’ŒSOTAé¢„å–å™¨IPCPåˆ†åˆ«æå‡æ€§èƒ½8.5%å’Œ3.5%ï¼Œå¹¶å‡å°‘å†…å­˜å±‚æ¬¡åŠ¨æ€èƒ½è€—33.6%ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/berti-an-accurate-local-delta-data-prefetcher/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/berti-an-accurate-local-delta-data-prefetcher/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/berti-an-accurate-local-delta-data-prefetcher/ELI5_notes.md)

---

## BOLT: A Practical Binary Optimizer for Data Centers and Beyond
> **Authors:** Maksim Panchenko, Rafael Auler, Bill Nell, et al.  
> **Affiliations:** Facebook, Inc.  
> **Venue:** CGO 2019

è®ºæ–‡æå‡ºäº†BOLTï¼Œä¸€ä¸ªåŸºäºLLVMçš„é™æ€äºŒè¿›åˆ¶ä¼˜åŒ–å™¨ï¼Œåˆ©ç”¨é‡‡æ ·åˆ†æåœ¨é“¾æ¥åä¼˜åŒ–ä»£ç å¸ƒå±€ã€‚å…¶æ ¸å¿ƒåˆ›æ–°åœ¨äºè¯æ˜äº†é“¾æ¥åä¼˜åŒ–èƒ½æ›´ç²¾å‡†åœ°åˆ©ç”¨æ€§èƒ½åˆ†ææ•°æ®ï¼Œä¸ç¼–è¯‘æœŸFDO/LTOäº’è¡¥ã€‚åœ¨Facebookæ•°æ®ä¸­å¿ƒåº”ç”¨ä¸Šè·å¾—æœ€é«˜7.0%åŠ é€Ÿï¼Œåœ¨GCC/Clangç¼–è¯‘å™¨ä¸Šè·å¾—æœ€é«˜20.4%ï¼ˆå¯ç”¨FDO/LTOæ—¶ï¼‰å’Œ52.1%ï¼ˆæœªå¯ç”¨æ—¶ï¼‰çš„æ€§èƒ½æå‡ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/bolt-a-practical-binary-optimizer-for-data-centers-and-beyond/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/bolt-a-practical-binary-optimizer-for-data-centers-and-beyond/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/bolt-a-practical-binary-optimizer-for-data-centers-and-beyond/ELI5_notes.md)

---

## Drishti: Do Not Forget Slicing While Designing Last-Level Cache Replacement Policies for Many-Core Systems
> **Authors:** Sweta, Prerna Priyadarshini, Biswabandan Panda  
> **Affiliations:** Indian Institute of Technology Bombay  
> **Venue:** MICRO 2025

è®ºæ–‡æŒ‡å‡ºåœ¨å¤šæ ¸ç³»ç»Ÿçš„åˆ‡ç‰‡LLCä¸­ï¼Œç°æœ‰å…ˆè¿›æ›¿æ¢ç­–ç•¥ï¼ˆå¦‚Hawkeyeã€Mockingjayï¼‰å› å±€éƒ¨é¢„æµ‹å™¨å¯¼è‡´çŸ­è§†å†³ç­–ä¸”é‡‡æ ·ç¼“å­˜åˆ©ç”¨ç‡ä½ã€‚ä¸ºæ­¤æå‡ºDrishtiï¼ŒåŒ…å«ä¸¤é¡¹å¢å¼ºï¼š(1) æ¯æ ¸å…¨å±€é‡ç”¨é¢„æµ‹å™¨ä¸æ¯ç‰‡å±€éƒ¨é‡‡æ ·ç¼“å­˜ç»“åˆï¼›(2) åŠ¨æ€é€‰æ‹©é«˜ç¼ºå¤±ç‡çš„LLCé›†åˆä½œä¸ºé‡‡æ ·ç¼“å­˜ã€‚åœ¨32æ ¸ç³»ç»Ÿä¸Šï¼ŒDrishtiä½¿Hawkeyeå’ŒMockingjayç›¸æ¯”LRUçš„æ€§èƒ½æå‡ä»3.3%/6.7%æé«˜åˆ°5.6%/13.2%ï¼ŒåŒæ—¶å‡å°‘å­˜å‚¨å¼€é”€ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/drishti-do-not-forget-slicing-while-designing-last-level-cache-replacement-policies-for-many-core-systems/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/drishti-do-not-forget-slicing-while-designing-last-level-cache-replacement-policies-for-many-core-systems/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/drishti-do-not-forget-slicing-while-designing-last-level-cache-replacement-policies-for-many-core-systems/ELI5_notes.md) | <a href="https://doi.org/10.1145/3725843.3756028" target="_blank" rel="noopener noreferrer">ğŸ”— ç›´è¾¾åŸæ–‡</a>

---

## Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers
> **Authors:** Santhosh Srinath, Onur Mutlu, Hyesoon Kim, et al.  
> **Affiliations:** Microsoft, Microsoft Research, The University of Texas at Austin  
> **Venue:** MICRO 2007

è®ºæ–‡æå‡ºåé¦ˆå¯¼å‘é¢„å–ï¼ˆFDPï¼‰æœºåˆ¶ï¼Œé€šè¿‡åŠ¨æ€ç›‘æ§é¢„å–å‡†ç¡®ç‡ã€åŠæ—¶æ€§å’Œç¼“å­˜æ±¡æŸ“æ¥è°ƒæ•´ç¡¬ä»¶é¢„å–å™¨çš„æ¿€è¿›ç¨‹åº¦å’Œé¢„å–å—åœ¨ç¼“å­˜ä¸­çš„æ’å…¥ä½ç½®ã€‚è¯¥æ–¹æ³•åœ¨SPEC CPU2000ä¸Šå¹³å‡æ€§èƒ½æå‡6.5%ï¼ŒåŒæ—¶å‡å°‘18.7%å†…å­˜å¸¦å®½æ¶ˆè€—ï¼Œæ¶ˆé™¤äº†ä¼ ç»Ÿæ¿€è¿›é¢„å–åœ¨éƒ¨åˆ†åŸºå‡†æµ‹è¯•ä¸­çš„ä¸¥é‡æ€§èƒ½ä¸‹é™é—®é¢˜ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/feedback-directed-prefetching-improving-the-performance-and-bandwidth-efficiency-of-hardware-prefetchers/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/feedback-directed-prefetching-improving-the-performance-and-bandwidth-efficiency-of-hardware-prefetchers/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/feedback-directed-prefetching-improving-the-performance-and-bandwidth-efficiency-of-hardware-prefetchers/ELI5_notes.md)

---

## Integrating Prefetcher Selection with Dynamic Request Allocation Improves Prefetching Efficiency
> **Authors:** Mengming Li, Qijun Zhang, Yongqing Ren, et al.  
> **Affiliations:** Hong Kong University of Science and Technology, Intel  
> **Venue:** HPCA 2025

è®ºæ–‡æå‡ºAlectoï¼Œä¸€ç§ç»“åˆåŠ¨æ€è¯·æ±‚åˆ†é…ï¼ˆDDRAï¼‰ä¸ç»†ç²’åº¦é¢„å–å™¨é€‰æ‹©çš„æ¡†æ¶ï¼Œè§£å†³äº†ç°æœ‰æ–¹æ¡ˆä¸­éœ€æ±‚è¯·æ±‚åˆ†é…ä¸å‡†ç¡®å’Œé€‰æ‹©æ ‡å‡†ç²—ç³™çš„é—®é¢˜ã€‚Alectoé€šè¿‡ä¸ºæ¯ä¸ªå†…å­˜è®¿é—®æŒ‡ä»¤åŠ¨æ€åˆ†é…åˆé€‚çš„é¢„å–å™¨ï¼Œæ˜¾è‘—æå‡äº†é¢„å–æ•ˆç‡ã€‚å®éªŒè¡¨æ˜ï¼ŒAlectoåœ¨å•æ ¸å’Œå…«æ ¸ä¸Šåˆ†åˆ«æ¯”SOTAçš„Banditç®—æ³•æå‡2.76%å’Œ7.56%ï¼Œå¹¶å‡å°‘48%çš„é¢„å–å™¨è¡¨è®¿é—®èƒ½è€—ï¼Œå­˜å‚¨å¼€é”€å°äº1KBã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/integrating-prefetcher-selection-with-dynamic-request-allocation-improves-prefetching-efficiency/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/integrating-prefetcher-selection-with-dynamic-request-allocation-improves-prefetching-efficiency/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/integrating-prefetcher-selection-with-dynamic-request-allocation-improves-prefetching-efficiency/ELI5_notes.md)

---

## Learning to Walk: Architecting Learned Virtual Memory Translation
> **Authors:** Kaiyang Zhao, Yuang Chen, Xenia Xu, et al.  
> **Affiliations:** Carnegie Mellon University, Meta, Intel  
> **Venue:** MICRO 2025

è®ºæ–‡æå‡ºLearned Virtual Memory (LVM)ï¼Œä¸€ç§åŸºäºå­¦ä¹ å‹ç´¢å¼•çš„é¡µè¡¨ç»“æ„ï¼Œæ—¨åœ¨å®ç°é«˜æ•ˆçš„å•æ¬¡è®¿é—®åœ°å€ç¿»è¯‘ã€‚LVMé€šè¿‡åŠ¨æ€é€‚åº”åº”ç”¨è™šæ‹Ÿåœ°å€ç©ºé—´çš„è§„å¾‹æ€§ï¼Œä½¿ç”¨è½»é‡çº§çº¿æ€§æ¨¡å‹æ„å»ºç´¢å¼•ï¼Œè§£å†³äº†ä¼ ç»Ÿé¡µè¡¨å¤šçº§éå†å’Œå“ˆå¸Œé¡µè¡¨é«˜å†²çªç‡çš„é—®é¢˜ã€‚å®éªŒè¡¨æ˜ï¼ŒLVMç›¸æ¯”åŸºæ•°é¡µè¡¨å¹³å‡å‡å°‘44%çš„åœ°å€ç¿»è¯‘å¼€é”€ï¼Œæå‡åº”ç”¨æ‰§è¡Œé€Ÿåº¦2-27%ï¼Œæ€§èƒ½æ¥è¿‘ç†æƒ³é¡µè¡¨ï¼ˆå·®è·<1%ï¼‰ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/learning-to-walk-architecting-learned-virtual-memory-translation/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/learning-to-walk-architecting-learned-virtual-memory-translation/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/learning-to-walk-architecting-learned-virtual-memory-translation/ELI5_notes.md) | <a href="https://doi.org/10.1145/3725843.3756093" target="_blank" rel="noopener noreferrer">ğŸ”— ç›´è¾¾åŸæ–‡</a>

---

## Limoncello: Prefetchers for Scale
> **Authors:** Akanksha Jain, Hannah Lin, Carlos Villavieja, et al.  
> **Affiliations:** Google, University of Washington  
> **Venue:** ASPLOS 2024

è®ºæ–‡æå‡ºLimoncelloï¼Œä¸€ç§æ— éœ€ç¡¬ä»¶ä¿®æ”¹çš„è½¯ä»¶ç³»ç»Ÿï¼Œåœ¨é«˜å†…å­˜å¸¦å®½åˆ©ç”¨ç‡æ—¶åŠ¨æ€å…³é—­ç¡¬ä»¶é¢„å–å™¨ä»¥é™ä½15%å†…å­˜å»¶è¿Ÿï¼Œå¹¶é€šè¿‡å¤§è§„æ¨¡ç¡¬ä»¶æ¶ˆèç ”ç©¶è¯†åˆ«å‡ºæ•°æ®ä¸­å¿ƒç¨å‡½æ•°ï¼ˆå¦‚memcpyã€å‹ç¼©ã€å“ˆå¸Œï¼‰ä½œä¸ºè½¯ä»¶é¢„å–ç›®æ ‡ï¼Œæ’å…¥ç²¾å‡†è½¯ä»¶é¢„å–æŒ‡ä»¤ã€‚åœ¨Googleç”Ÿäº§é›†ç¾¤éƒ¨ç½²åï¼Œåº”ç”¨ååé‡æå‡10%ï¼ŒåŒæ—¶æ˜¾è‘—æé«˜CPUåˆ©ç”¨ç‡ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/limoncello-prefetchers-for-scale/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/limoncello-prefetchers-for-scale/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/limoncello-prefetchers-for-scale/ELI5_notes.md) | <a href="https://doi.org/10.1145/3620666.3651373" target="_blank" rel="noopener noreferrer">ğŸ”— ç›´è¾¾åŸæ–‡</a>

---

## OCOLOS: Online COde Layout OptimizationS
> **Authors:** Yuxuan Zhang, Tanvir Ahmed Khan, Gilles Pokam, et al.  
> **Affiliations:** University of Pennsylvania, University of Michigan, Intel Corporation, University of California, Santa Cruz  
> **Venue:** MICRO 2022

æå‡ºäº†OCOLOSï¼Œé¦–ä¸ªé¢å‘éæ‰˜ç®¡è¯­è¨€ï¼ˆå¦‚C/C++ï¼‰çš„åœ¨çº¿ä»£ç å¸ƒå±€ä¼˜åŒ–ç³»ç»Ÿã€‚å®ƒåœ¨è¿è¡Œæ—¶å¯¹è¿›ç¨‹è¿›è¡ŒProfile-Guided Optimizationï¼ˆPGOï¼‰ï¼Œè§£å†³äº†ç¦»çº¿PGOä¸­é…ç½®æ–‡ä»¶è¿‡æ—¶å’Œä»£ç å˜æ›´å¯¼è‡´æ˜ å°„å¤±æ•ˆçš„é—®é¢˜ã€‚é€šè¿‡å®‰å…¨çš„åœ¨çº¿ä»£ç æ›¿æ¢æŠ€æœ¯ï¼Œæ— éœ€ä¿®æ”¹åº”ç”¨å³å¯åŠ é€Ÿå¤æ‚å¤šçº¿ç¨‹ç¨‹åºï¼Œåœ¨MySQLã€Verilatorå’ŒClangæ„å»ºä¸Šåˆ†åˆ«å®ç°äº†æœ€é«˜1.41Ã—ã€2.20Ã—å’Œ1.14Ã—çš„åŠ é€Ÿæ¯”ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/ocolos-online-code-layout-optimizations/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/ocolos-online-code-layout-optimizations/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/ocolos-online-code-layout-optimizations/ELI5_notes.md) | <a href="https://doi.org/10.1109/MICRO56248.2022.00045" target="_blank" rel="noopener noreferrer">ğŸ”— ç›´è¾¾åŸæ–‡</a>

---

## Prodigy: Improving the Memory Latency of Data-Indirect Irregular Workloads Using Hardware-Software Co-Design
> **Authors:** Nishil Talati, Kyle May, Armand Behroozi, et al.  
> **Affiliations:** University of Michigan, University of Edinburgh, University of Wisconsin, Madison  
> **Venue:** HPCA 2021

è®ºæ–‡æå‡ºProdigyï¼Œä¸€ç§è½¯ç¡¬ä»¶ååŒè®¾è®¡çš„ä½å¼€é”€é¢„å–æ–¹æ¡ˆï¼Œç”¨äºåŠ é€Ÿå…·æœ‰æ•°æ®é—´æ¥è®¿é—®æ¨¡å¼ï¼ˆå¦‚å›¾è®¡ç®—ã€ç¨€ç–çº¿æ€§ä»£æ•°ï¼‰çš„ä¸è§„åˆ™å·¥ä½œè´Ÿè½½ã€‚å…¶æ ¸å¿ƒæ˜¯æ•°æ®é—´æ¥å›¾ï¼ˆDIGï¼‰è¡¨ç¤ºæ³•ï¼Œç»“åˆç¼–è¯‘å™¨é™æ€åˆ†æä¸ç¡¬ä»¶åŠ¨æ€é¢„å–ï¼Œä»…ç”¨0.8KBå­˜å‚¨å¼€é”€ï¼Œå¹³å‡æ€§èƒ½æå‡2.6å€ï¼Œèƒ½æ•ˆæå‡1.6å€ï¼Œå¹¶ä¼˜äºå¤šç§å‰æ²¿é¢„å–å™¨ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/prodigy-improving-the-memory-latency-of-data-indirect-irregular-workloads-using-hardware-software-co-design/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/prodigy-improving-the-memory-latency-of-data-indirect-irregular-workloads-using-hardware-software-co-design/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/prodigy-improving-the-memory-latency-of-data-indirect-irregular-workloads-using-hardware-software-co-design/ELI5_notes.md) | <a href="https://doi.org/10.1109/HPCA51647.2021.00061" target="_blank" rel="noopener noreferrer">ğŸ”— ç›´è¾¾åŸæ–‡</a>

---

## Profile-Guided Temporal Prefetching
> **Authors:** Mengming Li, Qijun Zhang, Yichuan Gao, et al.  
> **Affiliations:** Hong Kong University of Science and Technology (HKUST), Intel  
> **Venue:** ISCA 2025

æå‡ºProphetï¼Œä¸€ç§è½¯ç¡¬ååŒçš„Profile-Guidedæ—¶åºé¢„å–æ¡†æ¶ï¼Œé€šè¿‡è½»é‡çº§è®¡æ•°å™¨åˆ†æå’ŒåŠ¨æ€æç¤ºæ³¨å…¥ï¼Œä¼˜åŒ–ç‰‡ä¸Šå…ƒæ•°æ®è¡¨ç®¡ç†ã€‚ç›¸æ¯”SOTAç¡¬ä»¶é¢„å–å™¨Triangelï¼Œæ€§èƒ½æå‡14.23%ï¼Œä¸”èƒ½è‡ªé€‚åº”ä¸åŒè¾“å…¥ï¼Œå¼€é”€å¯å¿½ç•¥ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/profile-guided-temporal-prefetching/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/profile-guided-temporal-prefetching/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/profile-guided-temporal-prefetching/ELI5_notes.md) | <a href="https://doi.org/10.1145/3695053.3731070" target="_blank" rel="noopener noreferrer">ğŸ”— ç›´è¾¾åŸæ–‡</a>

---

## Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning
> **Authors:** Rahul Bera, Konstantinos Kanellopoulos, Anant V. Nori, et al.  
> **Affiliations:** ETH ZÃ¼rich, Processor Architecture Research Labs, Intel Labs, TU Delft  
> **Venue:** MICRO 2021

æå‡ºPythiaï¼Œä¸€ä¸ªåŸºäºåœ¨çº¿å¼ºåŒ–å­¦ä¹ çš„å¯å®šåˆ¶ç¡¬ä»¶é¢„å–æ¡†æ¶ï¼Œèƒ½åŒæ—¶åˆ©ç”¨å¤šç§ç¨‹åºç‰¹å¾å’Œç³»ç»Ÿçº§åé¦ˆï¼ˆå¦‚å†…å­˜å¸¦å®½ï¼‰è¿›è¡Œå†³ç­–ã€‚ç›¸æ¯”MLOPå’ŒBingoï¼Œåœ¨å•æ ¸ã€12æ ¸åŠå¸¦å®½å—é™é…ç½®ä¸‹æ€§èƒ½åˆ†åˆ«æå‡æœ€é«˜3.8%ã€9.6%å’Œ20.2%ï¼Œä¸”ä»…å¢åŠ 1.03%é¢ç§¯å¼€é”€ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/pythia-a-customizable-hardware-prefetching-framework-using-online-reinforcement-learning/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/pythia-a-customizable-hardware-prefetching-framework-using-online-reinforcement-learning/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/pythia-a-customizable-hardware-prefetching-framework-using-online-reinforcement-learning/ELI5_notes.md) | <a href="https://doi.org/10.1145/3466752.3480114" target="_blank" rel="noopener noreferrer">ğŸ”— ç›´è¾¾åŸæ–‡</a>

---

## RICH Prefetcher: Storing Rich Information in Memory to Trade Capacity and Bandwidth for Latency Hiding
> **Authors:** Ningzhi Ai, Wenjian He, Hu He, et al.  
> **Affiliations:** Huawei Technologies Co., Ltd, Tsinghua University  
> **Venue:** MICRO 2025

é’ˆå¯¹é«˜å¸¦å®½é«˜å®¹é‡ä½†é«˜å»¶è¿Ÿçš„æœªæ¥å†…å­˜ç³»ç»Ÿï¼Œæå‡ºRICHé¢„å–å™¨ã€‚å…¶æ ¸å¿ƒåˆ›æ–°æ˜¯åˆ©ç”¨å¤šå°ºåº¦ç©ºé—´å±€éƒ¨æ€§ï¼ˆ2KB/4KB/16KBåŒºåŸŸï¼‰å’Œå¤šåç§»è§¦å‘æœºåˆ¶ï¼Œåœ¨æå‡è¦†ç›–ç‡å’ŒåŠæ—¶æ€§çš„åŒæ—¶ä¿æŒé«˜å‡†ç¡®ç‡ã€‚é€šè¿‡ç‰‡ä¸Š/ç‰‡ä¸‹åˆ†å±‚å­˜å‚¨å…ƒæ•°æ®ä»¥æ§åˆ¶å¼€é”€ã€‚å®éªŒè¡¨æ˜ï¼Œåœ¨å¸¸è§„ç³»ç»Ÿä¸­æ€§èƒ½ä¼˜äºBingo 3.4%ï¼›å½“å†…å­˜å»¶è¿Ÿå¢åŠ 120nsæ—¶ï¼Œä¼˜åŠ¿æ‰©å¤§è‡³8.3%ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/rich-prefetcher-storing-rich-information-in-memory-to-trade-capacity-and-bandwidth-for-latency-hiding/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/rich-prefetcher-storing-rich-information-in-memory-to-trade-capacity-and-bandwidth-for-latency-hiding/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/rich-prefetcher-storing-rich-information-in-memory-to-trade-capacity-and-bandwidth-for-latency-hiding/ELI5_notes.md) | <a href="https://doi.org/10.1145/3725843.3756081" target="_blank" rel="noopener noreferrer">ğŸ”— ç›´è¾¾åŸæ–‡</a>

---

## RnR: A Software-Assisted Record-and-Replay Hardware Prefetcher
> **Authors:** Chao Zhang, Yuan Zeng, John Shalf, et al.  
> **Affiliations:** Lehigh University, Lawrence Berkeley National Lab  
> **Venue:** MICRO 2020

è®ºæ–‡æå‡ºRnRï¼Œä¸€ç§è½¯ä»¶è¾…åŠ©çš„è®°å½•-å›æ”¾ç¡¬ä»¶é¢„å–å™¨ï¼Œç”¨äºå¤„ç†å…·æœ‰é‡å¤æ€§ä¸è§„åˆ™å†…å­˜è®¿é—®æ¨¡å¼çš„åº”ç”¨ï¼ˆå¦‚å›¾ç®—æ³•å’Œç¨€ç–è¿­ä»£æ±‚è§£å™¨ï¼‰ã€‚é€šè¿‡è½»é‡çº§ç¼–ç¨‹æ¥å£ï¼Œç¨‹åºå‘˜æŒ‡å®šæ•°æ®ç»“æ„å’Œè®°å½•/å›æ”¾æ—¶æœºï¼ŒRnRè®°å½•é¦–æ¬¡ç¼“å­˜æœªå‘½ä¸­åºåˆ—å¹¶åœ¨åç»­è¿­ä»£ä¸­å›æ”¾é¢„å–ã€‚è¯¥æ–¹æ³•åœ¨å›¾åº”ç”¨ä¸Šå¹³å‡åŠ é€Ÿ2.16å€ï¼Œåœ¨ç¨€ç–çŸ©é˜µå‘é‡ä¹˜æ³•æ ¸ä¸ŠåŠ é€Ÿ2.91å€ï¼Œé¢„å–å‡†ç¡®ç‡å’Œè¦†ç›–ç‡å‡è¶…95%ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/rnr-a-software-assisted-record-and-replay-hardware-prefetcher/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/rnr-a-software-assisted-record-and-replay-hardware-prefetcher/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/rnr-a-software-assisted-record-and-replay-hardware-prefetcher/ELI5_notes.md) | <a href="https://doi.org/10.1109/MICRO50266.2020.00057" target="_blank" rel="noopener noreferrer">ğŸ”— ç›´è¾¾åŸæ–‡</a>

---

## RPG2: Robust Profile-Guided Runtime Prefetch Generation
> **Authors:** Yuxuan Zhang, Nathan Sobotka, Soyoon Park, et al.  
> **Affiliations:** University of Pennsylvania, University of California, Santa Cruz, Columbia University, University of Washington, Google, Intel  
> **Venue:** ASPLOS 2024

RPG2 æ˜¯ä¸€ä¸ªçº¯è½¯ä»¶çš„åŠ¨æ€é¢„å–ç³»ç»Ÿï¼Œèƒ½åœ¨ç¨‹åºè¿è¡Œæ—¶è‡ªåŠ¨æ³¨å…¥ã€è°ƒä¼˜å¹¶å›æ»šé¢„å–æŒ‡ä»¤ã€‚å®ƒè§£å†³äº†ä¼ ç»Ÿé™æ€é¢„å–å¯¹è¾“å…¥å’Œå¾®æ¶æ„æ•æ„Ÿçš„é—®é¢˜ï¼Œé€šè¿‡åœ¨çº¿æ€§èƒ½åé¦ˆè‡ªé€‚åº”è°ƒæ•´é¢„å–è·ç¦»ï¼Œåœ¨CRONOç­‰åŸºå‡†æµ‹è¯•ä¸­æœ€é«˜è·å¾—2.15å€åŠ é€Ÿï¼Œå¹¶èƒ½æœ‰æ•ˆé¿å…å› é¢„å–ä¸å½“å¯¼è‡´çš„æ€§èƒ½ä¸‹é™ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/rpg2-robust-profile-guided-runtime-prefetch-generation/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/rpg2-robust-profile-guided-runtime-prefetch-generation/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/rpg2-robust-profile-guided-runtime-prefetch-generation/ELI5_notes.md) | <a href="https://doi.org/10.1145/3620665.3640396" target="_blank" rel="noopener noreferrer">ğŸ”— ç›´è¾¾åŸæ–‡</a>

---

## SHADOW: Simultaneous Multi-Threading Architecture with Asymmetric Threads
> **Authors:** Ishita Chaturvedi, Bhargav Reddy Godala, Abiram Gangavaram, et al.  
> **Affiliations:** Princeton University, University of British Columbia, Microsoft, University of California Santa Cruz, AheadComputing  
> **Venue:** MICRO 2025

è®ºæ–‡æå‡ºSHADOWï¼Œé¦–ä¸ªæ”¯æŒä¹±åºï¼ˆOoOï¼‰ä¸é¡ºåºï¼ˆInOï¼‰çº¿ç¨‹å¹¶å‘æ‰§è¡Œçš„éå¯¹ç§°SMTæ¶æ„ï¼ŒåŠ¨æ€å¹³è¡¡æŒ‡ä»¤çº§å¹¶è¡Œï¼ˆILPï¼‰ä¸çº¿ç¨‹çº§å¹¶è¡Œï¼ˆTLPï¼‰ã€‚é€šè¿‡è½¯ä»¶å·¥ä½œçªƒå–æœºåˆ¶è‡ªé€‚åº”åˆ†é…è´Ÿè½½ï¼Œåœ¨9ä¸ªåŸºå‡†æµ‹è¯•ä¸­ç›¸æ¯”ä¼ ç»ŸOoO CPUæœ€é«˜æé€Ÿ3.16å€ï¼Œå¹³å‡æå‡1.33å€ï¼Œä»…å¢åŠ 1%é¢ç§¯ä¸åŠŸè€—å¼€é”€ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/shadow-simultaneous-multi-threading-architecture-with-asymmetric-threads/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/shadow-simultaneous-multi-threading-architecture-with-asymmetric-threads/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/shadow-simultaneous-multi-threading-architecture-with-asymmetric-threads/ELI5_notes.md) | <a href="https://doi.org/10.1145/3725843.3756070" target="_blank" rel="noopener noreferrer">ğŸ”— ç›´è¾¾åŸæ–‡</a>

---

## TEA: Time-Proportional Event Analysis
> **Authors:** BjÃ¶rn Gottschall, Lieven Eeckhout, Magnus Jahre  
> **Affiliations:** Norwegian University of Science and Technology (NTNU), Ghent University  
> **Venue:** ISCA 2023

æå‡ºæ—¶é—´æ¯”ä¾‹äº‹ä»¶åˆ†æï¼ˆTEAï¼‰ï¼Œé€šè¿‡ä¸ºæ¯æ¡æŒ‡ä»¤æ„å»ºæ—¶é—´æ¯”ä¾‹çš„å‘¨æœŸæ ˆï¼ˆPICSï¼‰æ¥è§£é‡Šæ€§èƒ½ç“¶é¢ˆã€‚TEAä»…è¿½è¸ª9ä¸ªå…³é”®äº‹ä»¶ï¼Œç›¸æ¯”AMD IBSã€Arm SPEå’ŒIBM RISï¼Œå¹³å‡è¯¯å·®ä»~55.6%é™è‡³2.1%ï¼Œå¼€é”€æä½ï¼ˆåŠŸè€—+0.1%ï¼Œæ€§èƒ½-1.1%ï¼‰ã€‚åœ¨SPEC CPU2017çš„lbmå’Œnabä¸Šåˆ†åˆ«å®ç°1.28å€å’Œ2.45å€åŠ é€Ÿã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/tea-time-proportional-event-analysis/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/tea-time-proportional-event-analysis/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/tea-time-proportional-event-analysis/ELI5_notes.md) | <a href="https://doi.org/10.1145/3579371.3589058" target="_blank" rel="noopener noreferrer">ğŸ”— ç›´è¾¾åŸæ–‡</a>

---

## TIP: Time-Proportional Instruction Profiling
> **Authors:** BjÃ¶rn Gottschall, Lieven Eeckhout, Magnus Jahre  
> **Affiliations:** Norwegian University of Science and Technology, Ghent University  
> **Venue:** MICRO 2021

è®ºæ–‡æå‡ºOracleä½œä¸ºæ€§èƒ½åˆ†æçš„é»„é‡‘æ ‡å‡†ï¼Œå¹¶æ­ç¤ºç°æœ‰ç¡¬ä»¶åˆ†æå™¨ï¼ˆå¦‚Intel PEBSã€AMD IBSï¼‰å› éæ—¶é—´æ¯”ä¾‹é‡‡æ ·å¯¼è‡´å¹³å‡æŒ‡ä»¤çº§è¯¯å·®é«˜è¾¾9.3%-61.8%ã€‚ä¸ºæ­¤ï¼Œä½œè€…è®¾è®¡äº†TIPï¼ˆTime-Proportional Instruction Profilingï¼‰ï¼Œç»“åˆOracleçš„æ—¶é—´å½’å› ç­–ç•¥ä¸ç»Ÿè®¡é‡‡æ ·ï¼Œåœ¨BOOMå¤„ç†å™¨ä¸Šå®ç°ä»…1.6%çš„å¹³å‡è¯¯å·®ã€‚TIPæˆåŠŸå®šä½SPEC CPU2017ä¸­Imagickçš„CSRæŒ‡ä»¤æ€§èƒ½ç“¶é¢ˆï¼Œä¼˜åŒ–åè·å¾—1.93å€åŠ é€Ÿã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/tip-time-proportional-instruction-profiling/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/tip-time-proportional-instruction-profiling/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/tip-time-proportional-instruction-profiling/ELI5_notes.md) | <a href="https://doi.org/10.1145/3466752.3480058" target="_blank" rel="noopener noreferrer">ğŸ”— ç›´è¾¾åŸæ–‡</a>

---

## Titan-l: An Open-Source, High Performance RISC-V Vector Core
> **Authors:** Jiuyang Liu, Qinjun Li, Yunqian Luo, et al.  
> **Affiliations:** Huazhong University of Science and Technology, Institute of Software, Chinese Academy of Sciences, Tsinghua University, Xinpian Technology Co., Ltd.  
> **Venue:** MICRO 2025

è®ºæ–‡æå‡ºäº†Titan-I (T1)ï¼Œä¸€ä¸ªå¼€æºã€é«˜æ€§èƒ½ã€ä¹±åºæ‰§è¡Œçš„RISC-Vå‘é‡å¤„ç†å™¨ã€‚å…¶é€šè¿‡ç²—ç²’åº¦å¸ƒå±€è§„åˆ’å™¨ã€å…¨æ•°æ®é€šè·¯ç½®æ¢å•å…ƒå’Œæ©ç å¯„å­˜å™¨ç¼“å­˜è§£å†³æ‰©å±•æ€§é—®é¢˜ï¼Œå¹¶é‡‡ç”¨ç»†ç²’åº¦é“¾æ¥ã€æäº¤å³å‘å°„ç­‰æŠ€æœ¯ä¼˜åŒ–ILPã€‚åœ¨å¯†ç å­¦ workload ä¸Šï¼ŒT1æ€§èƒ½æ¯”Nvidia 3090é«˜2.41å€ï¼Œé¢ç§¯ä»…ä¸ºå…¶40%ï¼›åœ¨HPC workloadä¸Šï¼Œä»¥19%çš„é¢ç§¯å®ç°ä¸HiSilicon TaiShan V120ç›¸å½“çš„æ€§èƒ½ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/titan-i-an-open-source-high-performance-risc-v-vector-core/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/titan-i-an-open-source-high-performance-risc-v-vector-core/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/titan-i-an-open-source-high-performance-risc-v-vector-core/ELI5_notes.md) | <a href="https://doi.org/10.1145/3725843.3756059" target="_blank" rel="noopener noreferrer">ğŸ”— ç›´è¾¾åŸæ–‡</a>

---

## Tolerate It if You Cannot Reduce It: Handling Latency in Tiered Memory
> **Authors:** Musa Unal, Vishal Gupta, Yueyang Pan, et al.  
> **Affiliations:** EPFL  
> **Venue:** HOTOS 2025

è®ºæ–‡æå‡ºLindenç³»ç»Ÿï¼Œç»“åˆå»¶è¿Ÿå‡å°‘ï¼ˆé¡µè¿ç§»ï¼‰ä¸å»¶è¿Ÿå®¹å¿ï¼ˆé¢„å–ï¼‰ç­–ç•¥ä¼˜åŒ–åˆ†å±‚å†…å­˜æ€§èƒ½ã€‚æŒ‡å‡ºä¼ ç»Ÿç¡¬ä»¶é¢„å–åœ¨CXLå†…å­˜ä¸Šå› å¸¦å®½ç«äº‰å¯å¯¼è‡´19%æ€§èƒ½ä¸‹é™ï¼Œè€Œè½¯ä»¶é¢„å–éœ€é‡‡ç”¨å±‚çº§æ„ŸçŸ¥çš„é¢„å–è·ç¦»ï¼ˆå¦‚CXLéœ€è·ç¦»7è€ŒéDRAMçš„4ï¼‰ã€‚å®éªŒæ˜¾ç¤ºå¯¹çƒ­ç‚¹ä¸”å¯é¢„å–åŒºåŸŸè¿ç§»åˆ°æ…¢é€Ÿå±‚å¯æå‡7%æ€§èƒ½ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/tolerate-it-if-you-cannot-reduce-it-handling-latency-in-tiered-memory/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/tolerate-it-if-you-cannot-reduce-it-handling-latency-in-tiered-memory/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/tolerate-it-if-you-cannot-reduce-it-handling-latency-in-tiered-memory/ELI5_notes.md) | <a href="https://doi.org/10.1145/3713082.3730376" target="_blank" rel="noopener noreferrer">ğŸ”— ç›´è¾¾åŸæ–‡</a>

---
