Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: gen_funciones.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "gen_funciones.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "gen_funciones"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : gen_funciones
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\pedro\GIC\PracticaLibre\Practica\ipcore_dir\dcm.vhd" into library work
Parsing entity <dcm>.
Parsing architecture <xilinx> of entity <dcm>.
Parsing VHDL file "C:\Users\pedro\GIC\PracticaLibre\Souce\gen_dir.vhd" into library work
Parsing entity <gen_dir>.
Parsing architecture <rtl> of entity <gen_dir>.
Parsing VHDL file "C:\Users\pedro\GIC\PracticaLibre\Souce\dpram_mem.vhd" into library work
Parsing entity <dpram_mem>.
Parsing architecture <rtl> of entity <dpram_mem>.
Parsing VHDL file "C:\Users\pedro\GIC\PracticaLibre\Souce\cnt_epp.vhd" into library work
Parsing entity <cnt_epp>.
Parsing architecture <rtl> of entity <cnt_epp>.
Parsing VHDL file "C:\Users\pedro\GIC\PracticaLibre\Souce\cnt_dpram.vhd" into library work
Parsing entity <cnt_dpram>.
Parsing architecture <RTL> of entity <cnt_dpram>.
Parsing VHDL file "C:\Users\pedro\GIC\PracticaLibre\Souce\cnt_dac.vhd" into library work
Parsing entity <cnt_dac>.
Parsing architecture <RTL> of entity <cnt_dac>.
Parsing VHDL file "C:\Users\pedro\GIC\PracticaLibre\Souce\gen_funciones.vhd" into library work
Parsing entity <gen_funciones>.
Parsing architecture <rtl> of entity <gen_funciones>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <gen_funciones> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\pedro\GIC\PracticaLibre\Souce\gen_funciones.vhd" Line 29: Using initial value "00000000" for dato_rd since it is never assigned

Elaborating entity <dcm> (architecture <xilinx>) from library <work>.

Elaborating entity <cnt_epp> (architecture <rtl>) from library <work>.

Elaborating entity <cnt_dpram> (architecture <RTL>) from library <work>.

Elaborating entity <dpram_mem> (architecture <rtl>) from library <work>.

Elaborating entity <gen_dir> (architecture <rtl>) from library <work>.

Elaborating entity <cnt_dac> (architecture <RTL>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <gen_funciones>.
    Related source file is "C:\Users\pedro\GIC\PracticaLibre\Souce\gen_funciones.vhd".
INFO:Xst:3210 - "C:\Users\pedro\GIC\PracticaLibre\Souce\gen_funciones.vhd" line 52: Output port <CE_RD> of the instance <U_cnt_epp> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <gen_funciones> synthesized.

Synthesizing Unit <dcm>.
    Related source file is "C:\Users\pedro\GIC\PracticaLibre\Practica\ipcore_dir\dcm.vhd".
    Summary:
	no macro.
Unit <dcm> synthesized.

Synthesizing Unit <cnt_epp>.
    Related source file is "C:\Users\pedro\GIC\PracticaLibre\Souce\cnt_epp.vhd".
    Found 1-bit register for signal <DSBD>.
    Found 1-bit register for signal <ASBD>.
    Found 1-bit register for signal <DIR_VLD>.
    Found 1-bit register for signal <DATO_VLD>.
    Found 8-bit register for signal <DIR>.
    Found 8-bit register for signal <DATO>.
    Found 1-bit tristate buffer for signal <DATA<7>> created at line 37
    Found 1-bit tristate buffer for signal <DATA<6>> created at line 37
    Found 1-bit tristate buffer for signal <DATA<5>> created at line 37
    Found 1-bit tristate buffer for signal <DATA<4>> created at line 37
    Found 1-bit tristate buffer for signal <DATA<3>> created at line 37
    Found 1-bit tristate buffer for signal <DATA<2>> created at line 37
    Found 1-bit tristate buffer for signal <DATA<1>> created at line 37
    Found 1-bit tristate buffer for signal <DATA<0>> created at line 37
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <cnt_epp> synthesized.

Synthesizing Unit <cnt_dpram>.
    Related source file is "C:\Users\pedro\GIC\PracticaLibre\Souce\cnt_dpram.vhd".
    Found 3-bit register for signal <std_act>.
    Found 8-bit register for signal <dir_ant>.
    Found 8-bit register for signal <ADDRESS>.
    Found 8-bit register for signal <cnt>.
    Found finite state machine <FSM_0> for signal <std_act>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | rep                                            |
    | Power Up State     | rep                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <cnt[7]_GND_31_o_add_3_OUT> created at line 1241.
    Found 8-bit comparator equal for signal <dir_ant[7]_DIR[7]_equal_16_o> created at line 92
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cnt_dpram> synthesized.

Synthesizing Unit <dpram_mem>.
    Related source file is "C:\Users\pedro\GIC\PracticaLibre\Souce\dpram_mem.vhd".
    Set property "ram_style = block" for signal <mem>.
    Found 256x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <DOUT>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <dpram_mem> synthesized.

Synthesizing Unit <gen_dir>.
    Related source file is "C:\Users\pedro\GIC\PracticaLibre\Souce\gen_dir.vhd".
    Found 8-bit register for signal <Valor_frec>.
    Found 8-bit register for signal <DIRAUX>.
    Found 16-bit register for signal <Salida_BD>.
    Found 16-bit register for signal <Salida_BD_ANT>.
    Found 2-bit register for signal <std_act>.
    Found 7-bit register for signal <cnt>.
    Found finite state machine <FSM_1> for signal <std_act>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | rep                                            |
    | Power Up State     | rep                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <Entrada_BD> created at line 63.
    Found 7-bit adder for signal <cnt[6]_GND_33_o_add_11_OUT> created at line 1241.
    Found 16-bit comparator equal for signal <Salida_BD_ANT[15]_Salida_BD[15]_equal_16_o> created at line 104
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <gen_dir> synthesized.

Synthesizing Unit <cnt_dac>.
    Related source file is "C:\Users\pedro\GIC\PracticaLibre\Souce\cnt_dac.vhd".
    Found 8-bit register for signal <D2BD>.
    Found 8-bit register for signal <D1BD>.
    Found 2-bit register for signal <std_act>.
    Found 4-bit register for signal <SCDATA>.
    Found 2-bit register for signal <cnt>.
    Found 1-bit register for signal <Q0>.
    Found 1-bit register for signal <Q1>.
    Found finite state machine <FSM_2> for signal <std_act>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | rep                                            |
    | Power Up State     | rep                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <cnt[1]_GND_34_o_add_12_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_34_o_GND_34_o_sub_8_OUT<3:0>> created at line 1308.
    Found 1-bit 10-to-1 multiplexer for signal <D1> created at line 76.
    Found 1-bit 10-to-1 multiplexer for signal <D2> created at line 99.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cnt_dac> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x8-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 4-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 22
 1-bit register                                        : 6
 16-bit register                                       : 2
 2-bit register                                        : 1
 4-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 11
# Comparators                                          : 2
 16-bit comparator equal                               : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 8
 1-bit 10-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 2
 2-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <cnt_0> in Unit <U_cnt_dpram> is equivalent to the following FF/Latch, which will be removed : <ADDRESS_0> 
INFO:Xst:2261 - The FF/Latch <cnt_1> in Unit <U_cnt_dpram> is equivalent to the following FF/Latch, which will be removed : <ADDRESS_1> 
INFO:Xst:2261 - The FF/Latch <cnt_2> in Unit <U_cnt_dpram> is equivalent to the following FF/Latch, which will be removed : <ADDRESS_2> 
INFO:Xst:2261 - The FF/Latch <cnt_3> in Unit <U_cnt_dpram> is equivalent to the following FF/Latch, which will be removed : <ADDRESS_3> 
INFO:Xst:2261 - The FF/Latch <cnt_4> in Unit <U_cnt_dpram> is equivalent to the following FF/Latch, which will be removed : <ADDRESS_4> 
INFO:Xst:2261 - The FF/Latch <cnt_5> in Unit <U_cnt_dpram> is equivalent to the following FF/Latch, which will be removed : <ADDRESS_5> 
INFO:Xst:2261 - The FF/Latch <cnt_6> in Unit <U_cnt_dpram> is equivalent to the following FF/Latch, which will be removed : <ADDRESS_6> 
INFO:Xst:2261 - The FF/Latch <cnt_7> in Unit <U_cnt_dpram> is equivalent to the following FF/Latch, which will be removed : <ADDRESS_7> 

Synthesizing (advanced) Unit <cnt_dac>.
The following registers are absorbed into counter <SCDATA>: 1 register on signal <SCDATA>.
Unit <cnt_dac> synthesized (advanced).

Synthesizing (advanced) Unit <cnt_dpram>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <cnt_dpram> synthesized (advanced).

Synthesizing (advanced) Unit <dpram_mem>.
INFO:Xst:3217 - HDL ADVISOR - Register <D1BD> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_mem> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <ADDR_IN>       |          |
    |     diA            | connected to signal <DIN>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <ADDR_OUT>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
Unit <dpram_mem> synthesized (advanced).

Synthesizing (advanced) Unit <gen_dir>.
The following registers are absorbed into accumulator <Salida_BD>: 1 register on signal <Salida_BD>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <gen_dir> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x8-bit dual-port distributed RAM                   : 2
# Adders/Subtractors                                   : 2
 2-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 3
 4-bit down counter                                    : 1
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 1
 16-bit up accumulator                                 : 1
# Registers                                            : 104
 Flip-Flops                                            : 104
# Comparators                                          : 2
 16-bit comparator equal                               : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 6
 1-bit 10-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 2
 2-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_cnt_dpram/FSM_0> on signal <std_act[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 rep   | 000001
 esp   | 000010
 esw   | 000100
 esd   | 010000
 res   | 100000
 esc   | 001000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_gen_dir/FSM_1> on signal <std_act[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 rep   | 00
 esp   | 01
 daok  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_cnt_dac/FSM_2> on signal <std_act[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 rep   | 00
 tx    | 01
 r1    | 11
 r2    | 10
-------------------
INFO:Xst:2261 - The FF/Latch <cnt_0> in Unit <cnt_dac> is equivalent to the following FF/Latch, which will be removed : <Q0> 
INFO:Xst:2261 - The FF/Latch <cnt_1> in Unit <cnt_dac> is equivalent to the following FF/Latch, which will be removed : <Q1> 

Optimizing unit <gen_funciones> ...

Optimizing unit <cnt_dpram> ...

Optimizing unit <gen_dir> ...

Optimizing unit <cnt_dac> ...
INFO:Xst:2261 - The FF/Latch <U_cnt_dpram/cnt_0> in Unit <gen_funciones> is equivalent to the following FF/Latch, which will be removed : <U_cnt_dpram/ADDRESS_0> 
INFO:Xst:2261 - The FF/Latch <U_cnt_dpram/cnt_1> in Unit <gen_funciones> is equivalent to the following FF/Latch, which will be removed : <U_cnt_dpram/ADDRESS_1> 
INFO:Xst:2261 - The FF/Latch <U_cnt_dpram/cnt_2> in Unit <gen_funciones> is equivalent to the following FF/Latch, which will be removed : <U_cnt_dpram/ADDRESS_2> 
INFO:Xst:2261 - The FF/Latch <U_cnt_dpram/cnt_3> in Unit <gen_funciones> is equivalent to the following FF/Latch, which will be removed : <U_cnt_dpram/ADDRESS_3> 
INFO:Xst:2261 - The FF/Latch <U_cnt_dpram/cnt_4> in Unit <gen_funciones> is equivalent to the following FF/Latch, which will be removed : <U_cnt_dpram/ADDRESS_4> 
INFO:Xst:2261 - The FF/Latch <U_cnt_dpram/cnt_5> in Unit <gen_funciones> is equivalent to the following FF/Latch, which will be removed : <U_cnt_dpram/ADDRESS_5> 
INFO:Xst:2261 - The FF/Latch <U_cnt_dpram/cnt_6> in Unit <gen_funciones> is equivalent to the following FF/Latch, which will be removed : <U_cnt_dpram/ADDRESS_6> 
INFO:Xst:2261 - The FF/Latch <U_cnt_dpram/cnt_7> in Unit <gen_funciones> is equivalent to the following FF/Latch, which will be removed : <U_cnt_dpram/ADDRESS_7> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block gen_funciones, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 139
 Flip-Flops                                            : 139

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : gen_funciones.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 166
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 8
#      LUT2                        : 19
#      LUT3                        : 10
#      LUT4                        : 16
#      LUT5                        : 10
#      LUT6                        : 44
#      MUXCY                       : 29
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 139
#      FDC                         : 36
#      FDCE                        : 100
#      FDP                         : 3
# RAMS                             : 32
#      RAM64M                      : 16
#      RAM64X1D                    : 16
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 18
#      IBUF                        : 4
#      IBUFG                       : 1
#      IOBUF                       : 8
#      OBUF                        : 5
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             139  out of  54576     0%  
 Number of Slice LUTs:                  206  out of  27288     0%  
    Number used as Logic:               110  out of  27288     0%  
    Number used as Memory:               96  out of   6408     1%  
       Number used as RAM:               96

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    250
   Number with an unused Flip Flop:     111  out of    250    44%  
   Number with an unused LUT:            44  out of    250    17%  
   Number of fully used LUT-FF pairs:    95  out of    250    38%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    218     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
RELOJ                              | DCM_SP:CLK0            | 171   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.343ns (Maximum Frequency: 230.245MHz)
   Minimum input arrival time before clock: 4.496ns
   Maximum output required time after clock: 5.880ns
   Maximum combinational path delay: 5.519ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'RELOJ'
  Clock period: 4.343ns (frequency: 230.245MHz)
  Total number of paths / destination ports: 2275 / 626
-------------------------------------------------------------------------
Delay:               4.343ns (Levels of Logic = 10)
  Source:            U_cnt_dpram/cnt_3 (FF)
  Destination:       U_cnt_dpram/cnt_7 (FF)
  Source Clock:      RELOJ rising
  Destination Clock: RELOJ rising

  Data Path: U_cnt_dpram/cnt_3 to U_cnt_dpram/cnt_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            34   0.447   1.665  U_cnt_dpram/cnt_3 (U_cnt_dpram/cnt_3)
     LUT5:I0->O            9   0.203   0.830  U_cnt_dpram/PWR_10_o_cnt[7]_equal_3_o11 (U_cnt_dpram/PWR_10_o_cnt[7]_equal_3_o_bdd0)
     LUT4:I3->O            1   0.205   0.579  U_cnt_dpram/PWR_10_o_cnt[7]_equal_3_o_inv11 (U_cnt_dpram/PWR_10_o_cnt[7]_equal_3_o_inv)
     MUXCY:CI->O           1   0.019   0.000  U_cnt_dpram/Mcount_cnt_cy<0> (U_cnt_dpram/Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U_cnt_dpram/Mcount_cnt_cy<1> (U_cnt_dpram/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U_cnt_dpram/Mcount_cnt_cy<2> (U_cnt_dpram/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U_cnt_dpram/Mcount_cnt_cy<3> (U_cnt_dpram/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U_cnt_dpram/Mcount_cnt_cy<4> (U_cnt_dpram/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U_cnt_dpram/Mcount_cnt_cy<5> (U_cnt_dpram/Mcount_cnt_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  U_cnt_dpram/Mcount_cnt_cy<6> (U_cnt_dpram/Mcount_cnt_cy<6>)
     XORCY:CI->O           1   0.180   0.000  U_cnt_dpram/Mcount_cnt_xor<7> (U_cnt_dpram/Mcount_cnt7)
     FDCE:D                    0.102          U_cnt_dpram/cnt_7
    ----------------------------------------
    Total                      4.343ns (1.270ns logic, 3.073ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RELOJ'
  Total number of paths / destination ports: 184 / 175
-------------------------------------------------------------------------
Offset:              4.496ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       U_dpram_mem2/DOUT_7 (FF)
  Destination Clock: RELOJ rising

  Data Path: RST to U_dpram_mem2/DOUT_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.714  RST_IBUF (RST_IBUF)
     INV:I->O            118   0.206   1.924  U_cnt_epp/RST_inv1_INV_0 (U_cnt_dac/RST_inv)
     FDCE:CLR                  0.430          U_cnt_dac/D1BD_0
    ----------------------------------------
    Total                      4.496ns (1.858ns logic, 2.638ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RELOJ'
  Total number of paths / destination ports: 32 / 4
-------------------------------------------------------------------------
Offset:              5.880ns (Levels of Logic = 3)
  Source:            U_cnt_dac/SCDATA_0 (FF)
  Destination:       D1 (PAD)
  Source Clock:      RELOJ rising

  Data Path: U_cnt_dac/SCDATA_0 to D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.447   1.194  U_cnt_dac/SCDATA_0 (U_cnt_dac/SCDATA_0)
     LUT6:I0->O            1   0.203   0.684  U_cnt_dac/Mmux_D211 (U_cnt_dac/Mmux_D21)
     LUT4:I2->O            1   0.203   0.579  U_cnt_dac/Mmux_D213 (D2_OBUF)
     OBUF:I->O                 2.571          D2_OBUF (D2)
    ----------------------------------------
    Total                      5.880ns (3.424ns logic, 2.456ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 18 / 9
-------------------------------------------------------------------------
Delay:               5.519ns (Levels of Logic = 3)
  Source:            PWRITE (PAD)
  Destination:       DATA<7> (PAD)

  Data Path: PWRITE to DATA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  PWRITE_IBUF (PWRITE_IBUF)
     LUT2:I0->O            8   0.203   0.802  U_cnt_epp/CE_RD_inv1 (U_cnt_epp/CE_RD_inv)
     IOBUF:T->IO               2.571          DATA_7_IOBUF (DATA<7>)
    ----------------------------------------
    Total                      5.519ns (3.996ns logic, 1.523ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock RELOJ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RELOJ          |    4.343|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.51 secs
 
--> 

Total memory usage is 269448 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :   21 (   0 filtered)

