synthesis:  version Radiant (64-bit) 1.0.0.350.6

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.
Tue Apr 23 19:23:23 2019


Command Line:  C:\lscc\radiant\1.0\ispfpga\bin\nt64\synthesis.exe -f FinalProject_impl_1_lattice.synproj -gui -msgset C:/Users/Jonathan/my_designs/FinalProject/promote.xml 

Synthesis options:
The -top option is not used.
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family : iCE40UP


### Device  : iCE40UP5K


### Package : SG48


### Speed   : High-Performance_1.2V


                                                         


INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = FinalProject_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-vh2008

-path C:/Users/Jonathan/my_designs/FinalProject (searchpath added)
-path C:/Users/Jonathan/my_designs/FinalProject/impl_1 (searchpath added)
-path C:/Users/Jonathan/my_designs/FinalProject/pll (searchpath added)
-path C:/lscc/radiant/1.0/ispfpga/ice40tp/data (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = C:/lscc/radiant/1.0/ip/pmi/pmi.v
Verilog design file = C:/Users/Jonathan/my_designs/FinalProject/pll/rtl/pll.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/1.0/ip/pmi/pmi.vhd
VHDL library = work
VHDL design file = C:/Users/Jonathan/my_designs/FinalProject/toplevel.vhd
VHDL library = work
VHDL design file = C:/Users/Jonathan/my_designs/FinalProject/vga.vhd
VHDL library = work
VHDL design file = C:/Users/Jonathan/my_designs/FinalProject/toplevelNES.vhd
VHDL library = work
VHDL design file = C:/Users/Jonathan/my_designs/FinalProject/pattern_gen.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/1.0/ip/pmi/pmi.v. VERI-1482
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(1): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_add.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(2): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(3): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_dsp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(4): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_mac.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(5): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(6): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(7): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_ram_dp.v(47): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(8): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.v(9): analyzing included file c:/lscc/radiant/1.0/ip/pmi/pmi_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/1.0/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
Analyzing Verilog file c:/users/jonathan/my_designs/finalproject/pll/rtl/pll.v. VERI-1482
INFO - synthesis: c:/users/jonathan/my_designs/finalproject/pll/rtl/pll.v(9): analyzing included file c:/users/jonathan/my_designs/finalproject/pll/rtl/core/lscc_pll.v. VERI-1328
Analyzing VHDL file c:/lscc/radiant/1.0/ip/pmi/pmi.vhd. VHDL-1481
INFO - synthesis: c:/lscc/radiant/1.0/ip/pmi/pmi.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file c:/users/jonathan/my_designs/finalproject/toplevel.vhd. VHDL-1481
INFO - synthesis: c:/users/jonathan/my_designs/finalproject/toplevel.vhd(4): analyzing entity topvhd. VHDL-1012
INFO - synthesis: c:/users/jonathan/my_designs/finalproject/toplevel.vhd(16): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/jonathan/my_designs/finalproject/vga.vhd. VHDL-1481
INFO - synthesis: c:/users/jonathan/my_designs/finalproject/vga.vhd(4): analyzing entity vga. VHDL-1012
INFO - synthesis: c:/users/jonathan/my_designs/finalproject/vga.vhd(15): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/jonathan/my_designs/finalproject/toplevelnes.vhd. VHDL-1481
INFO - synthesis: c:/users/jonathan/my_designs/finalproject/toplevelnes.vhd(5): analyzing entity controller. VHDL-1012
INFO - synthesis: c:/users/jonathan/my_designs/finalproject/toplevelnes.vhd(17): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/jonathan/my_designs/finalproject/pattern_gen.vhd. VHDL-1481
INFO - synthesis: c:/users/jonathan/my_designs/finalproject/pattern_gen.vhd(6): analyzing entity pattern_gen. VHDL-1012
INFO - synthesis: c:/users/jonathan/my_designs/finalproject/pattern_gen.vhd(27): analyzing architecture synth. VHDL-1010
WARNING - synthesis: Setting topvhd as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Jonathan/my_designs/FinalProject/impl_1". VHDL-1504
Top module language type = VHDL.
unit topvhd is not yet analyzed. VHDL-1485
c:/users/jonathan/my_designs/finalproject/toplevel.vhd(4): executing topvhd(synth)

INFO - synthesis: c:/users/jonathan/my_designs/finalproject/toplevel.vhd(77): going to verilog side to elaborate module HSOSC. VHDL-1399
INFO - synthesis: c:/users/jonathan/my_designs/finalproject/toplevel.vhd(77): back to VHDL to continue elaboration. VHDL-1400
INFO - synthesis: c:/users/jonathan/my_designs/finalproject/toplevel.vhd(78): going to verilog side to elaborate module pll. VHDL-1399
INFO - synthesis: c:/users/jonathan/my_designs/finalproject/toplevel.vhd(78): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: c:/users/jonathan/my_designs/finalproject/toplevel.vhd(14): replacing existing netlist topvhd(synth). VHDL-1205
Top module name (VHDL, mixed language): topvhd
Loading device for application lse from file 'itpa08.nph' in environment: C:/lscc/radiant/1.0/ispfpga.
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING - synthesis: c:/users/jonathan/my_designs/finalproject/pll/rtl/pll.v(47): input port sclk_i is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/jonathan/my_designs/finalproject/pll/rtl/pll.v(47): input port sdi_i is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/jonathan/my_designs/finalproject/pll/rtl/core/lscc_pll.v(95): net \Hello/lscc_pll_inst/sclk_i does not have a driver. VDB-1002
WARNING - synthesis: c:/users/jonathan/my_designs/finalproject/pll/rtl/core/lscc_pll.v(96): net \Hello/lscc_pll_inst/sdi_i does not have a driver. VDB-1002
######## Missing driver on net \Hello/lscc_pll_inst/sclk_i. Patching with GND.
######## Missing driver on net \Hello/lscc_pll_inst/sdi_i. Patching with GND.



WARNING - synthesis: Bit 0 of Register \Hola/pos_y is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Hola/pos_y is stuck at One
WARNING - synthesis: Bit 2 of Register \Hola/pos_y is stuck at One
WARNING - synthesis: Bit 3 of Register \Hola/pos_y is stuck at One
WARNING - synthesis: Bit 4 of Register \Hola/pos_y is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Hola/pos_y is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Hola/pos_y is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Hola/pos_y is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Hola/pos_y is stuck at One
WARNING - synthesis: Bit 9 of Register \Hola/pos_y is stuck at Zero
Applying 1.000000 MHz constraint to all clocks


Starting design annotation....


WARNING - synthesis: User constraint/setting (may come from constraint file or attribute in HDL) overrides device constraint for port 'OUTGLOBAL' of PLL '\Hello/lscc_pll_inst/u_PLL_B'.

Starting full timing analysis...
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.
WARNING - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

################### Begin Area Report (topvhd)######################
Number of register bits => 111 of 5280 (2 % )
CCU2 => 61
FD1P3XZ => 111
HSOSC_CORE => 1
IB => 1
LUT4 => 130
OB => 10
PLL_B => 1
################### End Area Report ##################
Number of odd-length carry chains : 0
Number of even-length carry chains : 6

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : Hello/lscc_pll_inst/pll_clock, loads : 0
  Net : clk, loads : 1
  Net : NES/NESclk_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 2
Top 2 highest fanout Clock Enables:
  Net : Howdy/row_9__N_189, loads : 64
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Howdy/row_9__N_189, loads : 64
  Net : Howdy/row_9__N_187, loads : 32
  Net : NES/n1215, loads : 20
  Net : NES/button_sig[6], loads : 10
  Net : Howdy/n1195, loads : 10
  Net : Hola/pos_x[9], loads : 9
  Net : Howdy/rowp[3], loads : 8
  Net : Howdy/colp[4], loads : 8
  Net : Howdy/rowp[9], loads : 7
  Net : Howdy/rowp[5], loads : 7
################### End Clock Report ##################

Peak Memory Usage: 153.266  MB

--------------------------------------------------------------
Total CPU time for LSE flow : 5.328  secs
Total REAL time for LSE flow : 6.000  secs
--------------------------------------------------------------
