// Seed: 3274945758
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_10 = id_15++;
  wand id_22 = id_13;
  wire id_23;
  wire id_24;
  assign id_15 = id_22;
  wire id_25 = id_23;
  always @(id_8 or posedge 1) id_13 = 1'h0;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input wire id_2,
    output tri id_3,
    output supply1 id_4,
    output wire id_5,
    input supply0 id_6
);
  id_8(
      .id_0(1'b0), .id_1()
  );
  assign id_1 = id_0 ? (1 == id_2 - id_2) > id_6 : 1;
  supply0 id_9 = 1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  assign modCall_1.id_8 = 0;
  supply0 id_10 = 1'd0;
endmodule
