{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634771336211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634771336213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 20 20:08:56 2021 " "Processing started: Wed Oct 20 20:08:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634771336213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1634771336213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1634771336213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1634771337242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1634771337242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry-Structure " "Found design unit 1: ripple_carry-Structure" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/ripple_carry.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634771350391 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry " "Found entity 1: ripple_carry" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/ripple_carry.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634771350391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634771350391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-Behavior " "Found design unit 1: registrador-Behavior" {  } { { "registrador.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/registrador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634771350399 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634771350399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634771350399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-LogicFunc " "Found design unit 1: full_adder-LogicFunc" {  } { { "full_adder.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/full_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634771350406 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634771350406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634771350406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_registradores-Structure " "Found design unit 1: banco_registradores-Structure" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634771350414 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores " "Found entity 1: banco_registradores" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634771350414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634771350414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavior " "Found design unit 1: PC-Behavior" {  } { { "PC.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/PC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634771350422 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634771350422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634771350422 ""}
{ "Warning" "WSGN_SEARCH_FILE" "projeto2.vhd 2 1 " "Using design file projeto2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projeto2-Structure " "Found design unit 1: Projeto2-Structure" {  } { { "projeto2.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/projeto2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634771350524 ""} { "Info" "ISGN_ENTITY_NAME" "1 Projeto2 " "Found entity 1: Projeto2" {  } { { "projeto2.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/projeto2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634771350524 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1634771350524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto2 " "Elaborating entity \"projeto2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1634771350527 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout projeto2.vhd(41) " "Verilog HDL or VHDL warning at projeto2.vhd(41): object \"Cout\" assigned a value but never read" {  } { { "projeto2.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/projeto2.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1634771350528 "|projeto2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCin projeto2.vhd(49) " "VHDL Signal Declaration warning at projeto2.vhd(49): used implicit default value for signal \"PCin\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto2.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/projeto2.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1634771350528 "|projeto2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCload projeto2.vhd(50) " "VHDL Signal Declaration warning at projeto2.vhd(50): used implicit default value for signal \"PCload\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto2.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/projeto2.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1634771350529 "|projeto2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PC projeto2.vhd(53) " "Verilog HDL or VHDL warning at projeto2.vhd(53): object \"int_PC\" assigned a value but never read" {  } { { "projeto2.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/projeto2.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1634771350529 "|projeto2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_registradores banco_registradores:banco " "Elaborating entity \"banco_registradores\" for hierarchy \"banco_registradores:banco\"" {  } { { "projeto2.vhd" "banco" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/projeto2.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634771350558 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[0\] banco_registradores.vhd(39) " "Inferred latch for \"D3\[0\]\" at banco_registradores.vhd(39)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350560 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[1\] banco_registradores.vhd(39) " "Inferred latch for \"D3\[1\]\" at banco_registradores.vhd(39)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350560 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[2\] banco_registradores.vhd(39) " "Inferred latch for \"D3\[2\]\" at banco_registradores.vhd(39)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350560 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[3\] banco_registradores.vhd(39) " "Inferred latch for \"D3\[3\]\" at banco_registradores.vhd(39)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350560 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[4\] banco_registradores.vhd(39) " "Inferred latch for \"D3\[4\]\" at banco_registradores.vhd(39)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350560 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[5\] banco_registradores.vhd(39) " "Inferred latch for \"D3\[5\]\" at banco_registradores.vhd(39)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350560 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[6\] banco_registradores.vhd(39) " "Inferred latch for \"D3\[6\]\" at banco_registradores.vhd(39)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350560 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[7\] banco_registradores.vhd(39) " "Inferred latch for \"D3\[7\]\" at banco_registradores.vhd(39)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350560 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[0\] banco_registradores.vhd(38) " "Inferred latch for \"D2\[0\]\" at banco_registradores.vhd(38)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350560 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[1\] banco_registradores.vhd(38) " "Inferred latch for \"D2\[1\]\" at banco_registradores.vhd(38)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350560 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[2\] banco_registradores.vhd(38) " "Inferred latch for \"D2\[2\]\" at banco_registradores.vhd(38)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350560 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[3\] banco_registradores.vhd(38) " "Inferred latch for \"D2\[3\]\" at banco_registradores.vhd(38)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350560 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[4\] banco_registradores.vhd(38) " "Inferred latch for \"D2\[4\]\" at banco_registradores.vhd(38)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350560 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[5\] banco_registradores.vhd(38) " "Inferred latch for \"D2\[5\]\" at banco_registradores.vhd(38)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350560 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[6\] banco_registradores.vhd(38) " "Inferred latch for \"D2\[6\]\" at banco_registradores.vhd(38)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350560 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[7\] banco_registradores.vhd(38) " "Inferred latch for \"D2\[7\]\" at banco_registradores.vhd(38)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350561 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[0\] banco_registradores.vhd(37) " "Inferred latch for \"D1\[0\]\" at banco_registradores.vhd(37)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350561 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[1\] banco_registradores.vhd(37) " "Inferred latch for \"D1\[1\]\" at banco_registradores.vhd(37)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350561 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[2\] banco_registradores.vhd(37) " "Inferred latch for \"D1\[2\]\" at banco_registradores.vhd(37)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350561 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[3\] banco_registradores.vhd(37) " "Inferred latch for \"D1\[3\]\" at banco_registradores.vhd(37)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350561 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[4\] banco_registradores.vhd(37) " "Inferred latch for \"D1\[4\]\" at banco_registradores.vhd(37)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350561 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[5\] banco_registradores.vhd(37) " "Inferred latch for \"D1\[5\]\" at banco_registradores.vhd(37)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350561 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[6\] banco_registradores.vhd(37) " "Inferred latch for \"D1\[6\]\" at banco_registradores.vhd(37)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350561 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[7\] banco_registradores.vhd(37) " "Inferred latch for \"D1\[7\]\" at banco_registradores.vhd(37)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350561 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[0\] banco_registradores.vhd(36) " "Inferred latch for \"D0\[0\]\" at banco_registradores.vhd(36)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350561 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[1\] banco_registradores.vhd(36) " "Inferred latch for \"D0\[1\]\" at banco_registradores.vhd(36)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350561 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[2\] banco_registradores.vhd(36) " "Inferred latch for \"D0\[2\]\" at banco_registradores.vhd(36)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350561 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[3\] banco_registradores.vhd(36) " "Inferred latch for \"D0\[3\]\" at banco_registradores.vhd(36)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350561 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[4\] banco_registradores.vhd(36) " "Inferred latch for \"D0\[4\]\" at banco_registradores.vhd(36)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350561 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[5\] banco_registradores.vhd(36) " "Inferred latch for \"D0\[5\]\" at banco_registradores.vhd(36)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350561 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[6\] banco_registradores.vhd(36) " "Inferred latch for \"D0\[6\]\" at banco_registradores.vhd(36)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350561 "|Projeto2|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[7\] banco_registradores.vhd(36) " "Inferred latch for \"D0\[7\]\" at banco_registradores.vhd(36)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1634771350561 "|Projeto2|banco_registradores:banco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador banco_registradores:banco\|registrador:R0 " "Elaborating entity \"registrador\" for hierarchy \"banco_registradores:banco\|registrador:R0\"" {  } { { "banco_registradores.vhd" "R0" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/banco_registradores.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634771350563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry ripple_carry:somador " "Elaborating entity \"ripple_carry\" for hierarchy \"ripple_carry:somador\"" {  } { { "projeto2.vhd" "somador" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/projeto2.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634771350570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ripple_carry:somador\|full_adder:\\Generate_label:0:stage " "Elaborating entity \"full_adder\" for hierarchy \"ripple_carry:somador\|full_adder:\\Generate_label:0:stage\"" {  } { { "ripple_carry.vhd" "\\Generate_label:0:stage" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/ripple_carry.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634771350572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_reg " "Elaborating entity \"PC\" for hierarchy \"PC:PC_reg\"" {  } { { "projeto2.vhd" "PC_reg" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/projeto2.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634771350582 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Um PC.vhd(15) " "Verilog HDL or VHDL warning at PC.vhd(15): object \"Um\" assigned a value but never read" {  } { { "PC.vhd" "" { Text "C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/PC.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1634771350584 "|Projeto2|PC:PC_reg"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634771350759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 20 20:09:10 2021 " "Processing ended: Wed Oct 20 20:09:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634771350759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634771350759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634771350759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1634771350759 ""}
