Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Nov 28 17:55:25 2018
| Host         : ED434-ST07 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file gran_velocidad_control_sets_placed.rpt
| Design       : gran_velocidad
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     3 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              21 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------+------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG | led_i_1_n_0     |                  |                1 |              5 |
|  CLK_IBUF_BUFG | enable_led_OBUF |                  |                4 |             16 |
+----------------+-----------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


