TimeQuest Timing Analyzer report for M3
Wed Jun 17 16:37:46 2015
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'FPGA_CLK'
 13. Hold: 'FPGA_CLK'
 14. Recovery: 'FPGA_CLK'
 15. Removal: 'FPGA_CLK'
 16. Minimum Pulse Width: 'FPGA_CLK'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Setup Transfers
 24. Hold Transfers
 25. Recovery Transfers
 26. Removal Transfers
 27. Report TCCS
 28. Report RSKM
 29. Unconstrained Paths
 30. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name      ; M3                                               ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C8F256C8                                      ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Slow Model                                       ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; M3.sdc        ; OK     ; Wed Jun 17 16:37:44 2015 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; FPGA_CLK   ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-----------------------------------------------+
; Fmax Summary                                  ;
+---------+-----------------+------------+------+
; Fmax    ; Restricted Fmax ; Clock Name ; Note ;
+---------+-----------------+------------+------+
; 9.7 MHz ; 9.7 MHz         ; FPGA_CLK   ;      ;
+---------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Setup Summary                      ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; FPGA_CLK ; -93.065 ; -980.971      ;
+----------+---------+---------------+


+----------------------------------+
; Hold Summary                     ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 0.499 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Recovery Summary                 ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 6.577 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Removal Summary                  ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 2.685 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Minimum Pulse Width Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 1.933 ; 0.000         ;
+----------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'FPGA_CLK'                                                                                                                                                                                                                                                                                           ;
+---------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                     ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -93.065 ; host_itf:inst10|my_clk_cnt[0]                                                                                 ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.684      ; 103.789    ;
; -92.988 ; host_itf:inst10|my_clk_cnt[1]                                                                                 ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.684      ; 103.712    ;
; -92.903 ; host_itf:inst10|my_clk_cnt[2]                                                                                 ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.684      ; 103.627    ;
; -92.867 ; host_itf:inst10|my_clk_cnt[3]                                                                                 ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.684      ; 103.591    ;
; -92.732 ; host_itf:inst10|my_clk_cnt[4]                                                                                 ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.684      ; 103.456    ;
; -92.696 ; host_itf:inst10|my_clk_cnt[5]                                                                                 ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.684      ; 103.420    ;
; -92.610 ; host_itf:inst10|my_clk_cnt[6]                                                                                 ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.684      ; 103.334    ;
; -92.480 ; host_itf:inst10|my_clk_cnt[7]                                                                                 ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.684      ; 103.204    ;
; -92.333 ; host_itf:inst10|my_clk_cnt[8]                                                                                 ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.684      ; 103.057    ;
; -92.197 ; host_itf:inst10|my_clk_cnt[9]                                                                                 ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.684      ; 102.921    ;
; -92.161 ; host_itf:inst10|my_clk_cnt[10]                                                                                ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.684      ; 102.885    ;
; -92.026 ; host_itf:inst10|my_clk_cnt[11]                                                                                ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.684      ; 102.750    ;
; -91.990 ; host_itf:inst10|my_clk_cnt[12]                                                                                ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.684      ; 102.714    ;
; -91.854 ; host_itf:inst10|my_clk_cnt[13]                                                                                ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.684      ; 102.578    ;
; -91.768 ; host_itf:inst10|my_clk_cnt[14]                                                                                ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.684      ; 102.492    ;
; -91.702 ; host_itf:inst10|my_clk_cnt[15]                                                                                ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.684      ; 102.426    ;
; -91.505 ; host_itf:inst10|my_clk_cnt[16]                                                                                ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.675      ; 102.220    ;
; -91.428 ; host_itf:inst10|my_clk_cnt[17]                                                                                ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.675      ; 102.143    ;
; -91.343 ; host_itf:inst10|my_clk_cnt[18]                                                                                ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.675      ; 102.058    ;
; -91.307 ; host_itf:inst10|my_clk_cnt[19]                                                                                ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.675      ; 102.022    ;
; -91.172 ; host_itf:inst10|my_clk_cnt[20]                                                                                ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.675      ; 101.887    ;
; -91.136 ; host_itf:inst10|my_clk_cnt[21]                                                                                ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.675      ; 101.851    ;
; -91.050 ; host_itf:inst10|my_clk_cnt[22]                                                                                ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.675      ; 101.765    ;
; -90.920 ; host_itf:inst10|my_clk_cnt[23]                                                                                ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.675      ; 101.635    ;
; -90.773 ; host_itf:inst10|my_clk_cnt[24]                                                                                ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.675      ; 101.488    ;
; -90.637 ; host_itf:inst10|my_clk_cnt[25]                                                                                ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.675      ; 101.352    ;
; -90.601 ; host_itf:inst10|my_clk_cnt[26]                                                                                ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.675      ; 101.316    ;
; -90.466 ; host_itf:inst10|my_clk_cnt[27]                                                                                ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.675      ; 101.181    ;
; -90.430 ; host_itf:inst10|my_clk_cnt[28]                                                                                ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.675      ; 101.145    ;
; -90.294 ; host_itf:inst10|my_clk_cnt[29]                                                                                ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.675      ; 101.009    ;
; -90.208 ; host_itf:inst10|my_clk_cnt[30]                                                                                ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.675      ; 100.923    ;
; -89.305 ; host_itf:inst10|my_clk_cnt[31]                                                                                ; host_itf:inst10|seg_clk                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.675      ; 100.020    ;
; -4.954  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[11] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.023      ; 15.017     ;
; -4.901  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[14] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.023      ; 14.964     ;
; -4.897  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[18] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.023      ; 14.960     ;
; -4.846  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[16] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.023      ; 14.909     ;
; -4.801  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[10] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.024      ; 14.865     ;
; -4.747  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[9]  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.024      ; 14.811     ;
; -4.603  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[12] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.023      ; 14.666     ;
; -4.601  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[20] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.023      ; 14.664     ;
; -4.553  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[1]  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.016      ; 14.609     ;
; -4.545  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[15] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.023      ; 14.608     ;
; -4.545  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[22] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.023      ; 14.608     ;
; -4.479  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[13] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.023      ; 14.542     ;
; -4.449  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[8]  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.024      ; 14.513     ;
; -4.433  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[17] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.023      ; 14.496     ;
; -4.395  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[11] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 14.447     ;
; -4.393  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[11] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 14.445     ;
; -4.343  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[11] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[2] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.020      ; 14.403     ;
; -4.342  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[14] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 14.394     ;
; -4.340  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[14] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 14.392     ;
; -4.338  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[18] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 14.390     ;
; -4.336  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[18] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 14.388     ;
; -4.335  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[0]  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.016      ; 14.391     ;
; -4.317  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[7]  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.024      ; 14.381     ;
; -4.301  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[2]  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.015      ; 14.356     ;
; -4.290  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[14] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[2] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.020      ; 14.350     ;
; -4.287  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[16] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 14.339     ;
; -4.286  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[18] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[2] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.020      ; 14.346     ;
; -4.285  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[16] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 14.337     ;
; -4.276  ; processor:inst7|s_constK[23]                                                                                  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.016      ; 14.332     ;
; -4.251  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[21] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.023      ; 14.314     ;
; -4.242  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[10] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.013      ; 14.295     ;
; -4.240  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[10] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.013      ; 14.293     ;
; -4.235  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[16] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[2] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.020      ; 14.295     ;
; -4.218  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[3]  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.015      ; 14.273     ;
; -4.199  ; processor:inst7|s_constK[27]                                                                                  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.016      ; 14.255     ;
; -4.198  ; processor:inst7|s_constK[24]                                                                                  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.016      ; 14.254     ;
; -4.190  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[10] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[2] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 14.251     ;
; -4.188  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[9]  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.013      ; 14.241     ;
; -4.186  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[9]  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.013      ; 14.239     ;
; -4.136  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[9]  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[2] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 14.197     ;
; -4.125  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[19] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.023      ; 14.188     ;
; -4.098  ; processor:inst7|s_constK[28]                                                                                  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.016      ; 14.154     ;
; -4.063  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[4]  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.015      ; 14.118     ;
; -4.045  ; processor:inst7|s_constK[25]                                                                                  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.016      ; 14.101     ;
; -4.044  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[12] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 14.096     ;
; -4.042  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[20] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 14.094     ;
; -4.042  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[12] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 14.094     ;
; -4.040  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[20] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 14.092     ;
; -4.036  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[5]  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.015      ; 14.091     ;
; -4.013  ; processor:inst7|s_constK[29]                                                                                  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.016      ; 14.069     ;
; -3.994  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[1]  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.005      ; 14.039     ;
; -3.992  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[1]  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.005      ; 14.037     ;
; -3.992  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[12] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[2] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.020      ; 14.052     ;
; -3.990  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[20] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[2] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.020      ; 14.050     ;
; -3.986  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[15] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 14.038     ;
; -3.986  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[22] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 14.038     ;
; -3.984  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[15] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 14.036     ;
; -3.984  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[22] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 14.036     ;
; -3.969  ; processor:inst7|s_constK[26]                                                                                  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.016      ; 14.025     ;
; -3.942  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[1]  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[2] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.013      ; 13.995     ;
; -3.934  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[15] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[2] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.020      ; 13.994     ;
; -3.934  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[22] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[2] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.020      ; 13.994     ;
; -3.920  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[13] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.972     ;
; -3.918  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[13] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.970     ;
; -3.904  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[11] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[3] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 13.965     ;
; -3.899  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[11] ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[8] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.011      ; 13.950     ;
; -3.890  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[8]  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.013      ; 13.943     ;
; -3.888  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[8]  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.013      ; 13.941     ;
+---------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; host_itf:inst10|seg_clk                                                                                                                                                                                  ; host_itf:inst10|seg_clk                                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.732 ; host_itf:inst10|x8800_000A[15]                                                                                                                                                                           ; processor:inst7|s_const2[31]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.038      ;
; 0.733 ; host_itf:inst10|x8800_000A[7]                                                                                                                                                                            ; processor:inst7|s_const2[23]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; host_itf:inst10|x8800_000C[12]                                                                                                                                                                           ; processor:inst7|s_const3[12]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes8[0]                                                                               ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes9[0]                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.039      ;
; 0.734 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|sign_node_ff3[0]                                                                                             ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|sign_node_ff4[0]                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.040      ;
; 0.735 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes13[0]                                                                              ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes14[0]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.041      ;
; 0.736 ; host_itf:inst10|x8800_0006[5]                                                                                                                                                                            ; processor:inst7|s_const1[21]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.042      ;
; 0.736 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe196                                                   ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe193                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.042      ;
; 0.736 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:xi_ln2_prod|mult_e7s:auto_generated|dffe24                                                                       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|xi_ln2_prod_dffe7[17]                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.042      ;
; 0.737 ; host_itf:inst10|x8800_0006[15]                                                                                                                                                                           ; processor:inst7|s_const1[31]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.043      ;
; 0.738 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|sign_node_ff4[0]                                                                                             ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|sign_dffe0[0]                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.044      ;
; 0.739 ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated|pipeline_dffe[5]                                        ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_add_p1[5]                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.045      ;
; 0.739 ; host_itf:inst10|x8800_000E[10]                                                                                                                                                                           ; processor:inst7|s_const3[26]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.045      ;
; 0.739 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes2[0]                                                                                      ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes3[0]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.045      ;
; 0.740 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_add_p1[0]                                                                                                ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|delay_exp_bias[0]                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.046      ;
; 0.740 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes11[0]                                                                              ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes12[0]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.046      ;
; 0.741 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|sign_dffe2[0]                                                                                                             ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|sign_dffe3[0]                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|delay_man_product_msb_p0                                                                                     ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|delay_man_product_msb                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; host_itf:inst10|x8800_000E[3]                                                                                                                                                                            ; processor:inst7|s_const3[19]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; host_itf:inst10|x8800_000E[4]                                                                                                                                                                            ; processor:inst7|s_const3[20]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes0[0]                                                                                      ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes1[0]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.742 ; host_itf:inst10|x8800_0006[8]                                                                                                                                                                            ; processor:inst7|s_const1[24]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; host_itf:inst10|x8800_000E[0]                                                                                                                                                                            ; processor:inst7|s_const3[16]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe274                                                   ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe273                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes9[0]                                                                                      ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes10[0]                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.743 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:xi_ln2_prod|mult_e7s:auto_generated|dffe39                                                                       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|xi_ln2_prod_dffe7[32]                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes1[0]                                                                                      ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes2[0]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.744 ; host_itf:inst10|x8800_000E[15]                                                                                                                                                                           ; processor:inst7|s_const3[31]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|sign_dffe6[0]                                                                                                             ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|sign_dffe7[0]                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|infinite_res_dffe3                                                                                              ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|infinite_res_dffe4                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; processor:inst7|s_const2[22]                                                                                                                                                                             ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe385                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes11[0]                                                                                     ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes12[0]                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.050      ;
; 0.745 ; host_itf:inst10|x8800_0006[14]                                                                                                                                                                           ; processor:inst7|s_const1[30]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.051      ;
; 0.745 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe233                                                   ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_round_p[4]                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.051      ;
; 0.745 ; processor:inst7|s_const2[2]                                                                                                                                                                              ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe206                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.051      ;
; 0.745 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|sign_node_ff0[0]                                                                                             ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|sign_node_ff1[0]                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.051      ;
; 0.745 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes1[0]                                                                               ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes2[0]                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.051      ;
; 0.746 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|sign_dffe7[0]                                                                                                             ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|sign_dffe8[0]                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe293                                                   ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_round_p[11]                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|sign_dffe1[0]                                                                                                             ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|sign_dffe2[0]                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|sign_dffe0[0]                                                                                                             ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|sign_dffe1[0]                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; processor:inst7|s_const2[20]                                                                                                                                                                             ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe373                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes9[0]                                                                               ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes10[0]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.747 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|sign_dffe5[0]                                                                                                             ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|sign_dffe6[0]                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[14]                                                                                            ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|fraction_dffe1[14]                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe293                                                   ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_round_p[10]                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes10[0]                                                                                     ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes11[0]                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes7[0]                                                                               ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes8[0]                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; processor:inst7|s_constK[31]                                                                                                                                                                             ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_sign_dffe1                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; host_itf:inst10|x8800_0006[12]                                                                                                                                                                           ; processor:inst7|s_const1[28]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|sign_node_ff2[0]                                                                                             ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|sign_node_ff3[0]                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes4[0]                                                                                      ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes5[0]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes5[0]                                                                               ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes6[0]                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|cntr_lkf:cntr1|safe_q[1]              ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|cntr_lkf:cntr1|safe_q[1]              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe216                                                   ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe213                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes6[0]                                                                                      ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes7[0]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.750 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes12[0]                                                                                     ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes13[0]                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.056      ;
; 0.751 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes3[0]                                                                               ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes4[0]                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.057      ;
; 0.752 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe341                                                   ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe397                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.058      ;
; 0.752 ; processor:inst7|s_const2[0]                                                                                                                                                                              ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe186                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.058      ;
; 0.752 ; processor:inst7|s_const2[9]                                                                                                                                                                              ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe274                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.058      ;
; 0.753 ; host_itf:inst10|my_clk_cnt[31]                                                                                                                                                                           ; host_itf:inst10|my_clk_cnt[31]                                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe234                                                   ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe233                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.059      ;
; 0.754 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe273                                                   ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_round_p[8]                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.060      ;
; 0.754 ; processor:inst7|s_const2[6]                                                                                                                                                                              ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe244                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.060      ;
; 0.754 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.060      ;
; 0.755 ; processor:inst7|s_const2[12]                                                                                                                                                                             ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe304                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.061      ;
; 0.755 ; processor:inst7|s_const2[14]                                                                                                                                                                             ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe324                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.061      ;
; 0.756 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|man_res_dffe4[12]                                                                                               ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|man_out_dffe5[12]                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.062      ;
; 0.757 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe243                                                   ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_round_p[6]                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.063      ;
; 0.757 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe243                                                   ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_round_p[5]                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.063      ;
; 0.758 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[13]                                                                                            ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|fraction_dffe1[13]                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.064      ;
; 0.759 ; processor:inst7|s_const2[8]                                                                                                                                                                              ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe264                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.065      ;
; 0.759 ; processor:inst7|s_const2[7]                                                                                                                                                                              ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe254                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.065      ;
; 0.760 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe254                                                   ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe253                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.066      ;
; 0.762 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe213                                                   ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_round_p[3]                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.068      ;
; 0.763 ; processor:inst7|s_const3[3]                                                                                                                                                                              ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe126                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.069      ;
; 0.788 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|denormal_res_dffe4                                                                                              ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|exp_out_dffe5[7]                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.094      ;
; 0.790 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|denormal_res_dffe4                                                                                              ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|exp_out_dffe5[6]                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.096      ;
; 0.791 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|denormal_res_dffe4                                                                                              ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|exp_out_dffe5[5]                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.097      ;
; 0.864 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes6[0]                                                                               ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes7[0]                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.170      ;
; 0.867 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes4[0]                                                                               ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes5[0]                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.173      ;
; 0.878 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes2[0]                                                                               ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes3[0]                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.184      ;
; 0.878 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes0[0]                                                                               ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes1[0]                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.184      ;
; 0.891 ; host_itf:inst10|x8800_0006[9]                                                                                                                                                                            ; processor:inst7|s_const1[25]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.197      ;
; 0.891 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe186                                                   ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe183                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.197      ;
; 0.892 ; host_io:inst|re_dly                                                                                                                                                                                      ; host_io:inst|re_dly1                                                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.198      ;
; 0.893 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:xi_ln2_prod|mult_e7s:auto_generated|dffe41                                                                       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|xi_ln2_prod_dffe7[34]                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.199      ;
; 0.895 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes7[0]                                                                                      ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes8[0]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.201      ;
; 0.896 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:xi_ln2_prod|mult_e7s:auto_generated|dffe33                                                                       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|xi_ln2_prod_dffe7[26]                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.202      ;
; 0.897 ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated|pipeline_dffe[4]                                        ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_add_p1[4]                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.203      ;
; 0.897 ; host_itf:inst10|x8800_0006[7]                                                                                                                                                                            ; processor:inst7|s_const1[23]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.203      ;
; 0.897 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe284                                                   ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe283                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.203      ;
; 0.897 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes5[0]                                                                                      ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes6[0]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.203      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.577 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a0             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.095      ; 3.472      ;
; 6.577 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.095      ; 3.472      ;
; 6.577 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a2             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.095      ; 3.472      ;
; 6.577 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a3             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.095      ; 3.472      ;
; 6.577 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a4             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.095      ; 3.472      ;
; 6.577 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a5             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.095      ; 3.472      ;
; 6.577 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a6             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.095      ; 3.472      ;
; 6.577 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a7             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.095      ; 3.472      ;
; 6.577 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a8             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.095      ; 3.472      ;
; 6.577 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a9             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.095      ; 3.472      ;
; 6.577 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a10            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.095      ; 3.472      ;
; 6.577 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a11            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.095      ; 3.472      ;
; 6.577 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a12            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.095      ; 3.472      ;
; 6.577 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a13            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.095      ; 3.472      ;
; 6.577 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a14            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.095      ; 3.472      ;
; 6.577 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a15            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.095      ; 3.472      ;
; 6.577 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a16            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.095      ; 3.472      ;
; 6.586 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a0  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.450      ;
; 6.586 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a1  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.450      ;
; 6.586 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a2  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.450      ;
; 6.586 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a3  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.450      ;
; 6.586 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a4  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.450      ;
; 6.586 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a5  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.450      ;
; 6.586 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a6  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.450      ;
; 6.586 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a7  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.450      ;
; 6.586 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a8  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.450      ;
; 6.586 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a9  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.450      ;
; 6.586 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a10 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.450      ;
; 6.586 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a11 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.450      ;
; 6.586 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a12 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.450      ;
; 6.586 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a13 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.450      ;
; 6.586 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a14 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.450      ;
; 6.586 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a15 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.450      ;
; 6.586 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a16 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.450      ;
; 6.586 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a17 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.450      ;
; 6.586 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a18 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.450      ;
; 6.586 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a19 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.450      ;
; 6.586 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a20 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.450      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a2      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a3      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a4      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a5      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a6      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a7      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a8      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a9      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a10     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a11     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a12     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a13     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a14     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a15     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a16     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a17     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a18     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a19     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a20     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a21     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a22     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a23     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a24     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a25     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a26     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a27     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.975 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a28     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.080      ; 3.059      ;
; 6.992 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4              ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.073      ; 3.035      ;
; 6.992 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4              ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.073      ; 3.035      ;
; 6.992 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4              ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.073      ; 3.035      ;
; 6.992 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4              ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.073      ; 3.035      ;
; 6.992 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4              ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.073      ; 3.035      ;
; 6.992 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4              ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.073      ; 3.035      ;
; 6.992 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4              ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.073      ; 3.035      ;
; 6.992 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4              ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.073      ; 3.035      ;
; 7.002 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.079      ; 3.031      ;
; 7.002 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.079      ; 3.031      ;
; 7.002 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.079      ; 3.031      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.685 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.079      ; 3.031      ;
; 2.685 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.079      ; 3.031      ;
; 2.685 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.079      ; 3.031      ;
; 2.695 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4              ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 3.035      ;
; 2.695 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4              ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 3.035      ;
; 2.695 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4              ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 3.035      ;
; 2.695 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4              ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 3.035      ;
; 2.695 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4              ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 3.035      ;
; 2.695 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4              ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 3.035      ;
; 2.695 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4              ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 3.035      ;
; 2.695 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4              ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 3.035      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a2      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a3      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a4      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a5      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a6      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a7      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a8      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a9      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a10     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a11     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a12     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a13     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a14     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a15     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a16     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a17     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a18     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a19     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a20     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a21     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a22     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a23     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a24     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a25     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a26     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a27     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 2.712 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a28     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.059      ;
; 3.101 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a0  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.450      ;
; 3.101 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a1  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.450      ;
; 3.101 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a2  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.450      ;
; 3.101 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a3  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.450      ;
; 3.101 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a4  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.450      ;
; 3.101 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a5  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.450      ;
; 3.101 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a6  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.450      ;
; 3.101 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a7  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.450      ;
; 3.101 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a8  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.450      ;
; 3.101 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a9  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.450      ;
; 3.101 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a10 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.450      ;
; 3.101 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a11 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.450      ;
; 3.101 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a12 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.450      ;
; 3.101 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a13 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.450      ;
; 3.101 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a14 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.450      ;
; 3.101 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a15 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.450      ;
; 3.101 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a16 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.450      ;
; 3.101 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a17 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.450      ;
; 3.101 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a18 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.450      ;
; 3.101 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a19 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.450      ;
; 3.101 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe6 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a20 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.450      ;
; 3.110 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a0             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.095      ; 3.472      ;
; 3.110 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a1             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.095      ; 3.472      ;
; 3.110 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a2             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.095      ; 3.472      ;
; 3.110 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a3             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.095      ; 3.472      ;
; 3.110 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a4             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.095      ; 3.472      ;
; 3.110 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a5             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.095      ; 3.472      ;
; 3.110 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a6             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.095      ; 3.472      ;
; 3.110 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a7             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.095      ; 3.472      ;
; 3.110 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a8             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.095      ; 3.472      ;
; 3.110 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a9             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.095      ; 3.472      ;
; 3.110 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a10            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.095      ; 3.472      ;
; 3.110 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a11            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.095      ; 3.472      ;
; 3.110 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a12            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.095      ; 3.472      ;
; 3.110 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a13            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.095      ; 3.472      ;
; 3.110 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a14            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.095      ; 3.472      ;
; 3.110 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a15            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.095      ; 3.472      ;
; 3.110 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|dffe4            ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vfm:auto_generated|altsyncram_gta1:altsyncram2|ram_block5a16            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.095      ; 3.472      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'FPGA_CLK'                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg1  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg1  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg2  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg2  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg3  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg3  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg4  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg4  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg5  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg5  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg6  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg6  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg7  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg7  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg1    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg1    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg2    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg2    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a0       ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_8461:altsyncram4|ram_block7a0       ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; CPLD_0        ; FPGA_CLK   ; 13.253 ; 13.253 ; Rise       ; FPGA_CLK        ;
; XM0OEN        ; FPGA_CLK   ; 7.806  ; 7.806  ; Rise       ; FPGA_CLK        ;
; XM0WEN        ; FPGA_CLK   ; 7.525  ; 7.525  ; Rise       ; FPGA_CLK        ;
; XM0_ADDR[*]   ; FPGA_CLK   ; 12.327 ; 12.327 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[0]  ; FPGA_CLK   ; 10.798 ; 10.798 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[1]  ; FPGA_CLK   ; 8.127  ; 8.127  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[2]  ; FPGA_CLK   ; 8.126  ; 8.126  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[3]  ; FPGA_CLK   ; 9.161  ; 9.161  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[4]  ; FPGA_CLK   ; 10.622 ; 10.622 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[5]  ; FPGA_CLK   ; 10.039 ; 10.039 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[6]  ; FPGA_CLK   ; 11.598 ; 11.598 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[7]  ; FPGA_CLK   ; 11.796 ; 11.796 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[8]  ; FPGA_CLK   ; 11.634 ; 11.634 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[9]  ; FPGA_CLK   ; 11.545 ; 11.545 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[10] ; FPGA_CLK   ; 11.518 ; 11.518 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[11] ; FPGA_CLK   ; 11.458 ; 11.458 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[12] ; FPGA_CLK   ; 8.753  ; 8.753  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[13] ; FPGA_CLK   ; 11.633 ; 11.633 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[14] ; FPGA_CLK   ; 11.827 ; 11.827 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[15] ; FPGA_CLK   ; 10.728 ; 10.728 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[16] ; FPGA_CLK   ; 11.082 ; 11.082 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[17] ; FPGA_CLK   ; 11.310 ; 11.310 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[18] ; FPGA_CLK   ; 11.471 ; 11.471 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[19] ; FPGA_CLK   ; 12.327 ; 12.327 ; Rise       ; FPGA_CLK        ;
+---------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+---------------+------------+---------+---------+------------+-----------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference ;
+---------------+------------+---------+---------+------------+-----------------+
; CPLD_0        ; FPGA_CLK   ; -10.964 ; -10.964 ; Rise       ; FPGA_CLK        ;
; XM0OEN        ; FPGA_CLK   ; 1.080   ; 1.080   ; Rise       ; FPGA_CLK        ;
; XM0WEN        ; FPGA_CLK   ; -5.236  ; -5.236  ; Rise       ; FPGA_CLK        ;
; XM0_ADDR[*]   ; FPGA_CLK   ; -6.479  ; -6.479  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[0]  ; FPGA_CLK   ; -7.870  ; -7.870  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[1]  ; FPGA_CLK   ; -6.479  ; -6.479  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[2]  ; FPGA_CLK   ; -6.627  ; -6.627  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[3]  ; FPGA_CLK   ; -6.912  ; -6.912  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[4]  ; FPGA_CLK   ; -7.694  ; -7.694  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[5]  ; FPGA_CLK   ; -7.111  ; -7.111  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[6]  ; FPGA_CLK   ; -9.309  ; -9.309  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[7]  ; FPGA_CLK   ; -9.507  ; -9.507  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[8]  ; FPGA_CLK   ; -9.345  ; -9.345  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[9]  ; FPGA_CLK   ; -9.256  ; -9.256  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[10] ; FPGA_CLK   ; -9.229  ; -9.229  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[11] ; FPGA_CLK   ; -9.169  ; -9.169  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[12] ; FPGA_CLK   ; -7.335  ; -7.335  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[13] ; FPGA_CLK   ; -9.344  ; -9.344  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[14] ; FPGA_CLK   ; -9.538  ; -9.538  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[15] ; FPGA_CLK   ; -8.439  ; -8.439  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[16] ; FPGA_CLK   ; -8.793  ; -8.793  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[17] ; FPGA_CLK   ; -9.021  ; -9.021  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[18] ; FPGA_CLK   ; -9.182  ; -9.182  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[19] ; FPGA_CLK   ; -10.038 ; -10.038 ; Rise       ; FPGA_CLK        ;
+---------------+------------+---------+---------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 8.415 ; 8.415 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 8.008 ; 8.008 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.415 ; 8.415 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.579 ; 7.579 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.579 ; 7.579 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 8.042 ; 8.042 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.415 ; 8.415 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.595 ; 7.595 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.595 ; 7.595 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.617 ; 7.617 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.415 ; 8.415 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.577 ; 7.577 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.577 ; 7.577 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.008 ; 8.008 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.439 ; 7.439 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.522 ; 7.522 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.574 ; 7.574 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 7.439 ; 7.439 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 8.008 ; 8.008 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.415 ; 8.415 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.579 ; 7.579 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.579 ; 7.579 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 8.042 ; 8.042 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.415 ; 8.415 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.595 ; 7.595 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.595 ; 7.595 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.617 ; 7.617 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.415 ; 8.415 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.577 ; 7.577 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.577 ; 7.577 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.008 ; 8.008 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.439 ; 7.439 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.522 ; 7.522 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.574 ; 7.574 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------+
; Propagation Delay                                     ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.413 ;    ;    ; 12.413 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.820 ;    ;    ; 12.820 ;
; CPLD_0     ; XM0_DATA[2]  ; 11.984 ;    ;    ; 11.984 ;
; CPLD_0     ; XM0_DATA[3]  ; 11.984 ;    ;    ; 11.984 ;
; CPLD_0     ; XM0_DATA[4]  ; 12.447 ;    ;    ; 12.447 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.820 ;    ;    ; 12.820 ;
; CPLD_0     ; XM0_DATA[6]  ; 12.000 ;    ;    ; 12.000 ;
; CPLD_0     ; XM0_DATA[7]  ; 12.000 ;    ;    ; 12.000 ;
; CPLD_0     ; XM0_DATA[8]  ; 12.022 ;    ;    ; 12.022 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.820 ;    ;    ; 12.820 ;
; CPLD_0     ; XM0_DATA[10] ; 11.982 ;    ;    ; 11.982 ;
; CPLD_0     ; XM0_DATA[11] ; 11.982 ;    ;    ; 11.982 ;
; CPLD_0     ; XM0_DATA[12] ; 12.413 ;    ;    ; 12.413 ;
; CPLD_0     ; XM0_DATA[13] ; 11.844 ;    ;    ; 11.844 ;
; CPLD_0     ; XM0_DATA[14] ; 11.927 ;    ;    ; 11.927 ;
; CPLD_0     ; XM0_DATA[15] ; 11.979 ;    ;    ; 11.979 ;
; XM0OEN     ; XM0_DATA[0]  ; 6.432  ;    ;    ; 6.432  ;
; XM0OEN     ; XM0_DATA[1]  ; 6.839  ;    ;    ; 6.839  ;
; XM0OEN     ; XM0_DATA[2]  ; 6.003  ;    ;    ; 6.003  ;
; XM0OEN     ; XM0_DATA[3]  ; 6.003  ;    ;    ; 6.003  ;
; XM0OEN     ; XM0_DATA[4]  ; 6.466  ;    ;    ; 6.466  ;
; XM0OEN     ; XM0_DATA[5]  ; 6.839  ;    ;    ; 6.839  ;
; XM0OEN     ; XM0_DATA[6]  ; 6.019  ;    ;    ; 6.019  ;
; XM0OEN     ; XM0_DATA[7]  ; 6.019  ;    ;    ; 6.019  ;
; XM0OEN     ; XM0_DATA[8]  ; 6.041  ;    ;    ; 6.041  ;
; XM0OEN     ; XM0_DATA[9]  ; 6.839  ;    ;    ; 6.839  ;
; XM0OEN     ; XM0_DATA[10] ; 6.001  ;    ;    ; 6.001  ;
; XM0OEN     ; XM0_DATA[11] ; 6.001  ;    ;    ; 6.001  ;
; XM0OEN     ; XM0_DATA[12] ; 6.432  ;    ;    ; 6.432  ;
; XM0OEN     ; XM0_DATA[13] ; 5.863  ;    ;    ; 5.863  ;
; XM0OEN     ; XM0_DATA[14] ; 5.946  ;    ;    ; 5.946  ;
; XM0OEN     ; XM0_DATA[15] ; 5.998  ;    ;    ; 5.998  ;
+------------+--------------+--------+----+----+--------+


+-------------------------------------------------------+
; Minimum Propagation Delay                             ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.413 ;    ;    ; 12.413 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.820 ;    ;    ; 12.820 ;
; CPLD_0     ; XM0_DATA[2]  ; 11.984 ;    ;    ; 11.984 ;
; CPLD_0     ; XM0_DATA[3]  ; 11.984 ;    ;    ; 11.984 ;
; CPLD_0     ; XM0_DATA[4]  ; 12.447 ;    ;    ; 12.447 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.820 ;    ;    ; 12.820 ;
; CPLD_0     ; XM0_DATA[6]  ; 12.000 ;    ;    ; 12.000 ;
; CPLD_0     ; XM0_DATA[7]  ; 12.000 ;    ;    ; 12.000 ;
; CPLD_0     ; XM0_DATA[8]  ; 12.022 ;    ;    ; 12.022 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.820 ;    ;    ; 12.820 ;
; CPLD_0     ; XM0_DATA[10] ; 11.982 ;    ;    ; 11.982 ;
; CPLD_0     ; XM0_DATA[11] ; 11.982 ;    ;    ; 11.982 ;
; CPLD_0     ; XM0_DATA[12] ; 12.413 ;    ;    ; 12.413 ;
; CPLD_0     ; XM0_DATA[13] ; 11.844 ;    ;    ; 11.844 ;
; CPLD_0     ; XM0_DATA[14] ; 11.927 ;    ;    ; 11.927 ;
; CPLD_0     ; XM0_DATA[15] ; 11.979 ;    ;    ; 11.979 ;
; XM0OEN     ; XM0_DATA[0]  ; 6.432  ;    ;    ; 6.432  ;
; XM0OEN     ; XM0_DATA[1]  ; 6.839  ;    ;    ; 6.839  ;
; XM0OEN     ; XM0_DATA[2]  ; 6.003  ;    ;    ; 6.003  ;
; XM0OEN     ; XM0_DATA[3]  ; 6.003  ;    ;    ; 6.003  ;
; XM0OEN     ; XM0_DATA[4]  ; 6.466  ;    ;    ; 6.466  ;
; XM0OEN     ; XM0_DATA[5]  ; 6.839  ;    ;    ; 6.839  ;
; XM0OEN     ; XM0_DATA[6]  ; 6.019  ;    ;    ; 6.019  ;
; XM0OEN     ; XM0_DATA[7]  ; 6.019  ;    ;    ; 6.019  ;
; XM0OEN     ; XM0_DATA[8]  ; 6.041  ;    ;    ; 6.041  ;
; XM0OEN     ; XM0_DATA[9]  ; 6.839  ;    ;    ; 6.839  ;
; XM0OEN     ; XM0_DATA[10] ; 6.001  ;    ;    ; 6.001  ;
; XM0OEN     ; XM0_DATA[11] ; 6.001  ;    ;    ; 6.001  ;
; XM0OEN     ; XM0_DATA[12] ; 6.432  ;    ;    ; 6.432  ;
; XM0OEN     ; XM0_DATA[13] ; 5.863  ;    ;    ; 5.863  ;
; XM0OEN     ; XM0_DATA[14] ; 5.946  ;    ;    ; 5.946  ;
; XM0OEN     ; XM0_DATA[15] ; 5.998  ;    ;    ; 5.998  ;
+------------+--------------+--------+----+----+--------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; 78       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; 78       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 40    ; 40   ;
; Unconstrained Input Port Paths  ; 5865  ; 5865 ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 61    ; 61   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Wed Jun 17 16:37:43 2015
Info: Command: quartus_sta M3 -c M3
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst7|nxt_state.IDLE_1443|combout" is a latch
Info: Reading SDC File: 'M3.sdc'
Warning: Node: host_itf:inst10|seg_clk was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPLD_0 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: processor:inst7|state.IDLE was determined to be a clock but was found without an associated clock assignment.
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -93.065
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -93.065      -980.971 FPGA_CLK 
Info: Worst-case hold slack is 0.499
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.499         0.000 FPGA_CLK 
Info: Worst-case recovery slack is 6.577
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.577         0.000 FPGA_CLK 
Info: Worst-case removal slack is 2.685
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.685         0.000 FPGA_CLK 
Info: Worst-case minimum pulse width slack is 1.933
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.933         0.000 FPGA_CLK 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 281 megabytes
    Info: Processing ended: Wed Jun 17 16:37:46 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


