{
  "name": "Yongjun Park 0001",
  "homepage": "https://sites.google.com/view/asolabysu/home/professor?authuser=0",
  "status": "success",
  "content": "ASO LAB @Yonsei University - ProfessorSearch this siteEmbedded FilesSkip to main contentSkip to navigationProfessorYongjun ParkAssociate ProfessorDepartment of Computer ScienceGraduate School of Artificial IntelligenceYonsei University, Seoul, KoreaEDUCATION05/2009 – 08/2013    Ph.D. in Electrical Engineering, University of Michigan, Ann Arbor, MI                                         (Advised by Prof. Scott Mahlke)09/2007 – 04/2009    M.S.E in Electrical Engineering, University of Michigan, Ann Arbor, MI03/1999 – 02/2007     B.S. in Electronic and Electrical Engineering, Pohang University of Science and Technology (POSTECH), Pohang, KoreaEXPERIENCE09/2022 - Present       Associate Professor at Yonsei University, Seoul, Korea03/2021 - 08/2022     Associate Professor at Hanyang University, Seoul, Korea03/2017 - 02/2021     Assistant Professor at Hanyang University, Seoul, Korea09/2014 - 02/2017     Assistant Professor at Hongik University, Seoul, Korea05/2013 – 08/2014    Software Architect at Intel, Santa Clara, CA01/2002 - 01/2005     Researcher and Engineer at ALTECH (Airlink Technology), Seoul, KoreaSERVICESOrganizing Committee2025              Registration Co-Chair: MICRO’252022              Treasurer & Finance Co-Chair: CGO’222021              Treasurer & Finance Co-Chair: CGO’21Program Committee Chair2025              LCTES’25Program Committee09/2014 - Present    CGO’25/24/22/21, PACT’25, HPCA’26/25, LCTES’25/24/23/20, ICCQ’22, ICCD’17External Reviewer09/2014 - Present    MICRO’25, KDD’23, ASPLOS’20, DAC’19, DAC’18SELECTED PUBLICATIONS (see full publications: dblp, Google Scholar )Flow-Graph-Aware Tiling and Rescheduling for Memory-Efficient On-Device Inference, CGO 2026PIM-CCA: An Efficient PIM Architecture with Optimized Integration of Configurable Functional Units, MICRO 2025Efficient Image Super-Resolution Using Dynamic Quality Control with Recursive Model Structures, IEEE Access 2025SortingHat: System Topology-aware Scheduling of Deep Neural Network Models on Multi-GPU Systems, ICS 2025PIM-CARE: A Compiler-Assisted Dynamic Resource Allocation Framework for Real-world DRAM PIM, ICS 2025CUrator: An Efficient LLM Execution Engine with Optimized Integration of CUDA Libraries,  CGO 2025Accelerating LLMs using an Efficient GEMM Library and Target-Aware Optimizations on Real-World PIM Devices,  CGO 2025Orchestrating Multiple Mixed Precision Models on a Shared Precision-Scalable NPU, LCTES 2024Discovering Efficient Fused Layer Configurations for Executing Multi-Workloads on Multi-core NPUs, DATE 2024ISP Agent: A Generalized In-Storage-Processing Workload Offloading Framework by Providing Multiple Optimization Opportunities, ACM TACO 2023Tailoring Tiling-based GEMM Performance using Supervised Learning, ICCD 2023Virtual PIM: Resource-aware Dynamic DPU Allocation and Workload Scheduling Framework on Multi-DPU PIM Architecture, PACT 2023SAGE: A Storage-Based Approach for Scalable and Efficient Sparse Generalized Matrix-Matrix Multiplication, CIKM 2023Synchronization-aware NAS for an Efficient Collaborative Inference on Mobile Platforms, LCTES 2023Orchestrating Large-Scale SpGEMMs using Dynamic Block Distribution and Data Transfer Minimization on Heterogeneous Systems, ICDE 2023Block Group Scheduling: A General Precision-scalable NPU Scheduling Technique with Capacity-aware Memory Allocation, DATE 2023Dynamic Rate Neural Acceleration Using Multiprocessing Mode Support, IEEE TVLSI 2022Legion: Tailoring Grouped Neural Execution Considering Heterogeneity on Multiple Edge Devices, ICCD 2021Convergence-Aware Neural Network Training, DAC 2020Navigator: Dynamic Multi-kernel Scheduling to Improve GPU Performance, DAC 2020Optimization of a GPU-based Sparse Matrix Multiplication for Large Sparse Networks, ICDE 2020PreScaler: An Efficient System-aware Precision Scaling Framework on Heterogeneous Systems, CGO 2020GATE: A Generalized Dataflow-level Approximation Tuning Engine For Data Parallel Architectures, DAC 2019Improving GPU Multitasking Efficiency using Dynamic Resource Sharing, IEEE CAL 2018NN Compactor: Minimizing Memory and Logic Resources for Small Neural Networks, DATE 2018Dynamic Resource Management for Efficient Utilization of Multitasking GPUs, ASPLOS 2017A Bypass First Policy for Energy-Efficient Last Level Caches, SAMOS 2016APRES: Improving Cache Efficiency by Exploiting Load Characteristics on GPUs, ISCA 2016ELF: Maximizing Memory-level Parallelism for GPUs with Coordinated Warp and Fetch Scheduling, SC 2015Fine Grain Cache Partitioning using Per-Instruction Working Blocks, PACT 2015Chimera: Collaborative Preemption for Multitasking on a Shared GPU. ASPLOS 2015Enabling Efficient Alias Speculation. LCTES 2015Transparent CPU-GPU collaboration for data-parallel kernels on heterogeneous systems. PACT 2013SIMD defragmenter: efficient ILP realization on data-parallel architectures. ASPLOS 2012Process variation in near-threshold wide SIMD architectures. DAC 2012Libra: Tailoring SIMD Execution Using Heterogeneous Hardware and Dynamic Configurability. MICRO 2012Polymorphic pipeline array: a flexible multicore accelerator with virtualized execution for mobile multimedia applications. MICRO 2009Google SitesReport abuseGoogle SitesReport abuse",
  "content_length": 5234,
  "method": "requests",
  "crawl_time": "2025-12-01 14:52:11"
}