Model {
  Name			  "sampleModel42"
  System {
    Name		    "sampleModel42"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "23"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      MinMax
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [3, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      Function		      "max"
      Inputs		      "3"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk10"
      SID		      "23"
      Ports		      [1, 1]
      Position		      [1470, 30, 1530, 90]
      ZOrder		      10
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Rounding
      Name		      "cfblk2"
      SID		      "2"
      Position		      [190, 30, 250, 90]
      ZOrder		      2
    }
    Block {
      BlockType		      Polyval
      Name		      "cfblk3"
      SID		      "3"
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      Coefs		      "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -"
      "8.087801117e+001 ]"
    }
    Block {
      BlockType		      Terminator
      Name		      "cfblk4"
      SID		      "4"
      Position		      [510, 30, 570, 90]
      ZOrder		      4
    }
    Block {
      BlockType		      Display
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      Decimation	      "1"
    }
    Block {
      BlockType		      Constant
      Name		      "cfblk7"
      SID		      "7"
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      Value		      "[531301232.017333]"
      SampleTime	      "1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk8"
      SID		      "8"
      Ports		      [3, 3]
      Position		      [1150, 30, 1210, 90]
      ZOrder		      8
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk8"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "9"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk9"
	  SID			  "17"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk10"
	  SID			  "18"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  Port			  "3"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk13"
	  SID			  "21"
	  Ports			  [1, 1]
	  Position		  [350, 180, 410, 240]
	  ZOrder		  11
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  DiscreteZeroPole
	  Name			  "cfblk3"
	  SID			  "11"
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  Poles			  "[0 0.5]"
	  Gain			  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk4"
	  SID			  "12"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  ICPrevInput		  0.0
	  InputProcessing	  "Elements as channels (sample based)"
	  OutMin		  []
	  OutMax		  []
	  OutDataTypeStr	  "Inherit: Inherit via back propagation"
	  OutputDataTypeScalingMode "Inherit via back propagation"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk5"
	  SID			  "13"
	  Ports			  [2, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  LibraryVersion	  "2.31"
	  SourceBlock		  "pid_lib/PID Controller (2DOF)"
	  SourceType		  "PID 2dof"
	  SourceProductBaseCode	  "SL"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ContentPreviewEnabled	  off
	  Controller		  "PID"
	  Form			  "Parallel"
	  TimeDomain		  "Discrete-time"
	  UseExternalTs		  off
	  SampleTime		  "1"
	  IntegratorMethod	  "Forward Euler"
	  FilterMethod		  "Forward Euler"
	  ControllerParametersSource "internal"
	  P			  "1"
	  I			  "1"
	  D			  "0"
	  UseFilter		  on
	  N			  "100"
	  b			  "1"
	  c			  "1"
	  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
	  ZeroCross		  on
	  InitialConditionSource  "internal"
	  InitialConditionForIntegrator	"0"
	  InitialConditionForFilter "0"
	  DifferentiatorICPrevScaledInput "0"
	  ExternalReset		  "none"
	  IgnoreLimit		  off
	  TrackingMode		  off
	  Kt			  "1"
	  LimitOutput		  off
	  SatLimitsSource	  "internal"
	  UpperSaturationLimit	  "inf"
	  LowerSaturationLimit	  "-inf"
	  LinearizeAsGain	  off
	  AntiWindupMode	  "none"
	  Kb			  "1"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	  LockScale		  off
	  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  POutMin		  "[]"
	  POutMax		  "[]"
	  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IOutMin		  "[]"
	  IOutMax		  "[]"
	  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DOutMin		  "[]"
	  DOutMax		  "[]"
	  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NOutMin		  "[]"
	  NOutMax		  "[]"
	  bGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  bProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  bOutMin		  "[]"
	  bOutMax		  "[]"
	  cGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  cProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  cOutMin		  "[]"
	  cOutMax		  "[]"
	  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumOutMin		  "[]"
	  SumOutMax		  "[]"
	  SaturationOutDataTypeStr "Inherit: Same as input"
	  SaturationOutMin	  "[]"
	  SaturationOutMax	  "[]"
	  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  PParamMin		  "[]"
	  PParamMax		  "[]"
	  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  IParamMin		  "[]"
	  IParamMax		  "[]"
	  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  DParamMin		  "[]"
	  DParamMax		  "[]"
	  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  NParamMin		  "[]"
	  NParamMax		  "[]"
	  bParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  bParamMin		  "[]"
	  bParamMax		  "[]"
	  cParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  cParamMin		  "[]"
	  cParamMax		  "[]"
	  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbParamMin		  "[]"
	  KbParamMax		  "[]"
	  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtParamMin		  "[]"
	  KtParamMax		  "[]"
	  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbOutMin		  "[]"
	  KbOutMax		  "[]"
	  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtOutMin		  "[]"
	  KtOutMax		  "[]"
	  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	  IntegratorOutMin	  "[]"
	  IntegratorOutMax	  "[]"
	  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  FilterOutMin		  "[]"
	  FilterOutMax		  "[]"
	  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1OutMin		  "[]"
	  SumI1OutMax		  "[]"
	  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2OutMin		  "[]"
	  SumI2OutMax		  "[]"
	  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3OutMin		  "[]"
	  SumI3OutMax		  "[]"
	  SumI4OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI4OutMin		  "[]"
	  SumI4OutMax		  "[]"
	  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDOutMin		  "[]"
	  SumDOutMax		  "[]"
	  Sum1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum1OutMin		  "[]"
	  Sum1OutMax		  "[]"
	  Sum2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum2OutMin		  "[]"
	  Sum2OutMax		  "[]"
	  Sum3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum3OutMin		  "[]"
	  Sum3OutMax		  "[]"
	  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI4AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	  DifferentiatorOutMin	  "[]"
	  DifferentiatorOutMax	  "[]"
	  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	  FilterDiffOutCoefMin	  "[]"
	  FilterDiffOutCoefMax	  "[]"
	  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	  ReciprocalOutMin	  "[]"
	  ReciprocalOutMax	  "[]"
	  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDenOutMin		  "[]"
	  SumDenOutMax		  "[]"
	  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumNumOutMin		  "[]"
	  SumNumOutMax		  "[]"
	  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DivideOutMin		  "[]"
	  DivideOutMax		  "[]"
	  UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
	  UdiffTsProdOutMin	  "[]"
	  UdiffTsProdOutMax	  "[]"
	  NTsProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NTsProdOutMin		  "[]"
	  NTsProdOutMax		  "[]"
	  UintegralTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
	  UintegralTsProdOutMin	  "[]"
	  UintegralTsProdOutMax	  "[]"
	  UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
	  UngainTsProdOutMin	  "[]"
	  UngainTsProdOutMax	  "[]"
	  IntegratorContinuousStateAttributes "''"
	  IntegratorStateMustResolveToSignalObject off
	  IntegratorRTWStateStorageClass "Auto"
	  FilterContinuousStateAttributes "''"
	  FilterStateMustResolveToSignalObject off
	  FilterRTWStateStorageClass "Auto"
	  ParallelPVariant	  "InternalParameters"
	  IdealPVariant		  "Disabled"
	  IVariant		  "InternalParameters"
	  DVariant		  "InternalParameters"
	  bVariant		  "InternalParameters"
	  cVariant		  "InternalParameters"
	  IntegratorVariant	  "Discrete"
	  SatVariant		  "Disabled"
	  AWVariant		  "Passthrough"
	  PCopyVariant		  "Disabled"
	  TRVariant		  "Disabled"
	  FdbkBlocksVariant	  "Forward"
	  IdealPFdbkVariant	  "Disabled"
	  SatFdbkVariant	  "Disabled"
	  DerivativeFilterVariant "ForwardEulerFilter"
	  NVariant		  "InternalParameters"
	  NCopyVariant		  "Disabled"
	  FilterICVariant	  "InternalICsFilter"
	  IntegratorICVariant	  "InternalICs"
	  ExternalResetVariant	  "Disabled"
	  TRSumVariant		  "Passthrough"
	  SumFdbkVariant	  "Disabled"
	  SumVariant		  "Sum_PID"
	  TsampFilterVariant	  "InternalTs"
	  TsampNgainVariant	  "Passthrough"
	  TsampIntegralVariant	  "Passthrough"
	  ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
	  InitialConditionSetting "Auto"
	}
	Block {
	  BlockType		  MinMax
	  Name			  "cfblk6"
	  SID			  "14"
	  Ports			  [2, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  Inputs		  "2"
	}
	Block {
	  BlockType		  ComplexToMagnitudeAngle
	  Name			  "cfblk7"
	  SID			  "15"
	  Ports			  [1, 2]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	}
	Block {
	  BlockType		  Sqrt
	  Name			  "cfblk8"
	  SID			  "16"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "10"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk11"
	  SID			  "19"
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk12"
	  SID			  "20"
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  Port			  "3"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 475, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 115; -720, 0]
	  DstBlock		  "cfblk11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, 35; -400, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    7
	    Points		    [0, 115; -240, 0]
	    DstBlock		    "cfblk12"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    13
	    Points		    [75, 0; 0, 35; 325, 0]
	    DstBlock		    "cfblk6"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, -35; -400, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, -35; -880, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, -20; -720, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk7"
	  SrcPort		  2
	  Points		  [0, 20; -400, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  2
	}
	Line {
	  ZOrder		  14
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 115; -880, 0]
	  DstBlock		  "cfblk13"
	  DstPort		  1
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "cfblk13"
	  SrcPort		  1
	  Points		  [395, 0; 0, -165]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk9"
      SID		      "22"
      Ports		      [1, 1]
      Position		      [1310, 30, 1370, 90]
      ZOrder		      9
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Outport
      Name		      "cfblk6"
      SID		      "6"
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      VectorParamsAs1DForOutWhenUnconnected off
    }
    Line {
      ZOrder		      8
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	ZOrder			24
	Points			[75, 0]
	Branch {
	  ZOrder		  1
	  Points		  [10, 0; 0, -35; 475, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Branch {
	  ZOrder		  9
	  Points		  [0, -35; 800, 0; 0, 35]
	  DstBlock		  "cfblk8"
	  DstPort		  2
	}
	Branch {
	  ZOrder		  10
	  Points		  [0, 35; 805, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  3
	}
      }
      Branch {
	ZOrder			13
	Points			[0, 35; -240, 0]
	DstBlock		"cfblk1"
	DstPort			3
      }
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [85, 0; 0, 35; 475, 0]
      DstBlock		      "cfblk5"
      DstPort		      1
    }
    Line {
      ZOrder		      11
      SrcBlock		      "cfblk7"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	ZOrder			3
	Points			[0, -35; -560, 0]
	DstBlock		"cfblk4"
	DstPort			1
      }
      Branch {
	ZOrder			12
	Points			[0, 35; -1040, 0]
	DstBlock		"cfblk1"
	DstPort			2
      }
    }
    Line {
      ZOrder		      6
      SrcBlock		      "cfblk8"
      SrcPort		      2
      Points		      [5, 0; 0, -35; -885, 0]
      DstBlock		      "cfblk3"
      DstPort		      1
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk8"
      SrcPort		      3
      Points		      [0, 25; -1200, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
    Line {
      ZOrder		      14
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [80, 0]
      DstBlock		      "cfblk9"
      DstPort		      1
    }
    Line {
      ZOrder		      15
      SrcBlock		      "cfblk9"
      SrcPort		      1
      Points		      [0, -45; -1200, 0]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      16
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [75, 0; 0, -35; 965, 0]
      DstBlock		      "cfblk10"
      DstPort		      1
    }
    Line {
      ZOrder		      17
      SrcBlock		      "cfblk10"
      SrcPort		      1
      Points		      [0, -35; -400, 0]
      DstBlock		      "cfblk8"
      DstPort		      1
    }
  }
}
