<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0//EN"
"http://www.w3.org/TR/REC-html40/strict.dtd">
<HTML>
<HEAD>
	<META HTTP-EQUIV="CONTENT-TYPE" CONTENT="text/html; charset=iso-8859-1">
	<TITLE>wsclib standard cell on-line data book</TITLE>
	<LINK REL=HOME HREF="../../../index.html">
	<LINK REL=UP HREF="../../../index.html">
	<LINK REL=PREV HREF="../vsclib013/lib_gif_index.html">
	<LINK REL=NEXT HREF="../vgalib013/lib_gif_index.html">
	<LINK REL=AUTHOR TITLE="Graham Petley" HREF="mailto:graham.petley@vlsitechnology.org">
	<META NAME="KEYWORDS" CONTENT="standard cell library download wsclib vxlib alliance graal magic dreal winspice xcircuit lasi xic vlsi asic graham petley">
	<META NAME="DESCRIPTION" CONTENT="on-line databook of the wsclib standard cell library
	with full layout and transistor schematics.">
	<META NAME="GENERATOR" CONTENT="La mano di Petlio">
	<META NAME="CREATED" CONTENT="20030920;08534400">
	<META NAME="CHANGED" CONTENT="20070731;11300000">
	<LINK REL="icon" HREF="../../logo.gif" TYPE="image/x-icon">
	<LINK REL="STYLESHEET" HREF="../../moslibraries.css" TYPE="text/css">
</HEAD>
<BODY>
<DIV CLASS="pagebox">
<TABLE CLASS="nav" BORDER=0>
<TR>
<TD>
<A HREF="../../../index.html">vlsitechnology.org</A>
<A HREF="lib_gif_index.html">/wsclib</A></TD>
<TD CLASS="nav">
<UL CLASS="dir">
<LI><A HREF="../../../index.html">UP</A></LI>
<LI><A HREF="../vsclib013/lib_gif_index.html">PREV</A></LI>
<LI><A HREF="../vgalib013/lib_gif_index.html">NEXT</A></LI>
</UL></TD></TR>
<TR><TD COLSPAN=2>
<H1 CLASS="content">wsclib standard cell library</H1>
</TD></TR></TABLE>

<DIV CLASS="col_1">
<P>Web data books
<UL CLASS="links">
<LI><A HREF="../sxlib013/lib_gif_index.html">sxlib</A></LI>
<LI><A HREF="../ssxlib013/lib_gif_index.html">ssxlib</A></LI>
<LI><A HREF="../vxlib013/lib_gif_index.html">vxlib</A></LI>
<LI><A HREF="../vsclib013/lib_gif_index.html">vsclib</A></LI>
<LI><A HREF="../wsclib013/lib_gif_index.html" CLASS="current">wsclib</A></LI>
<LI><A HREF="../vgalib013/lib_gif_index.html">vgalib</A></LI>
<LI><A HREF="../rgalib013/lib_gif_index.html">rgalib</A></LI>
</UL>
</DIV>

<DIV CLASS="col_2">
<P CLASS="first">
Viewable GIF files for the <B>wsclib</B>. This release contains
<B>319</B> inverting and non-inverting gates and <B>1</B>&nbsp;flip-flop.
Each cell has a typical timing arc and input pin capacitance in
0.13&micro;m generic technology,
along with its leakage and dynamic power, size,
layout, and the transistor schematic.
Transistor sizes are given in lambda, where for this 0.13&micro;m
technology, lambda=0.055&micro;m.
The cell height is 80&nbsp;lambda (4.4&micro;m) with power supply
rails 12&nbsp;lambda (0.66&micro;m) wide.
The maximum P&nbsp;and N&nbsp;transistor widths before folding
are 28&lambda; and 20&lambda; respectively.
<P>
The Graal layout is derived from the <B>vsclib</B> by a script,
so the electrical characteristics of the library is the same.
The difference is in the substrate and well contacts.
</DIV>

<DIV CLASS="pagebox">
<P>
<A HREF="../../wsc_description.html">wsclib standard cell physical layout description</A><BR>
<A HREF="../../char_vsclib013.html">description of the wsclib characterisation methodology</A> (same as the vsclib)</P>

<P>
<A HREF="an2.html">an2 standard cell family, wsclib</A>
	<A HREF="an2.html" CLASS="nohighlight"> &nbsp;&nbsp;12&times; 2-AND gates</A><BR>
<A HREF="an3.html">an3 standard cell family, wsclib</A>
	<A HREF="an3.html" CLASS="nohighlight"> &nbsp;&nbsp;7&times; 3-AND gates</A><BR>
<A HREF="an4.html">an4 standard cell family, wsclib</A>
	<A HREF="an4.html" CLASS="nohighlight"> &nbsp;&nbsp;5&times; 4-AND gates</A><BR>
<A HREF="aoi112.html">aoi112 standard cell family, wsclib</A>
	<A HREF="aoi112.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 1/1/2 AND-NOR gates</A><BR>
<A HREF="aoi21.html">aoi21 standard cell family, wsclib</A>
	<A HREF="aoi21.html" CLASS="nohighlight"> &nbsp;&nbsp;3&times; 2/1 AND-NOR gates</A><BR>
<A HREF="aoi21a2.html">aoi21a2 standard cell family, wsclib</A>
	<A HREF="aoi21a2.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 2/1 AND-NOR gates with inverted input</A><BR>
<A HREF="aoi21a2b.html">aoi21a2b standard cell family, wsclib</A>
	<A HREF="aoi21a2b.html" CLASS="nohighlight"> &nbsp;&nbsp;2&times; 2/1 AND-NOR gates with two inverted inputs</A><BR>
<A HREF="aoi21b.html">aoi21b standard cell family, wsclib</A>
	<A HREF="aoi21b.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 2/1 AND-NOR gates with inverted input</A><BR>
<A HREF="aoi211.html">aoi211 standard cell family, wsclib</A>
	<A HREF="aoi211.html" CLASS="nohighlight"> &nbsp;&nbsp;4&times; 2/1/1 AND-NOR gates</A><BR>
<A HREF="aoi22.html">aoi22 standard cell family, wsclib</A>
	<A HREF="aoi22.html" CLASS="nohighlight"> &nbsp;&nbsp;6&times; 2/2 AND-NOR gates</A><BR>
<A HREF="aoi31.html">aoi31 standard cell family, wsclib</A>
	<A HREF="aoi31.html" CLASS="nohighlight"> &nbsp;&nbsp;4&times; 3/1 AND-NOR gates</A><BR>
<A HREF="aon21.html">aon21 standard cell family, wsclib</A>
	<A HREF="aon21.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 2/1 AND-OR gates</A><BR>
<A HREF="aon21b.html">aon21b standard cell family, wsclib</A>
	<A HREF="aon21b.html" CLASS="nohighlight"> &nbsp;&nbsp;5&times; 2/1 AND-OR gates with inverted input</A><BR>
<A HREF="bf1.html">bf1 standard cell family, wsclib</A>
	<A HREF="bf1.html" CLASS="nohighlight"> &nbsp;&nbsp;22&times; non-inverting buffers</A><BR>
<A HREF="bsi2.html">bsi2 standard cell family, wsclib</A>
	<A HREF="bsi2.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 2-bit barrel shifters</A><BR>
<A HREF="cgi2.html">cgi2 standard cell family, wsclib</A>
	<A HREF="cgi2.html" CLASS="nohighlight"> &nbsp;&nbsp;4&times; carry generator inverting gates</A><BR>
<A HREF="cgi2ab.html">cgi2ab standard cell family, wsclib</A>
	<A HREF="cgi2ab.html" CLASS="nohighlight"> &nbsp;&nbsp;3&times; carry generator inverting gates with a,b pins non-inverting</A><BR>
<A HREF="cgi2b.html">cgi2b standard cell family, wsclib</A>
	<A HREF="cgi2b.html" CLASS="nohighlight"> &nbsp;&nbsp;4&times; carry generator inverting gates with b pin non-inverting</A><BR>
<A HREF="cgi2c.html">cgi2c standard cell family, wsclib</A>
	<A HREF="cgi2c.html" CLASS="nohighlight"> &nbsp;&nbsp;4&times; carry generator inverting gates with c pin non-inverting</A><BR>
<A HREF="dfnt1.html">dfnt1 standard cell family, wsclib</A>
	<A HREF="dfnt1.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; positive edge clock flip-flop with Q output</A><BR>
<A HREF="dly1.html">dly1 standard cell family, wsclib</A>
	<A HREF="dly1.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; delay cells made from 4 small inverters</A><BR>
<A HREF="dly2.html">dly2 standard cell family, wsclib</A>
	<A HREF="dly2.html" CLASS="nohighlight"> &nbsp;&nbsp;2&times; delay cells made from 2 slow inverters</A><BR>
<A HREF="ha2.html">ha2 standard cell family, wsclib</A>
	<A HREF="ha2.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 2-bit half adder gates</A><BR>
<A HREF="iv1.html">iv1 standard cell family, wsclib</A>
	<A HREF="iv1.html" CLASS="nohighlight"> &nbsp;&nbsp;35&times; inverters</A><BR>
<A HREF="lant1.html">lant1 standard cell family, wsclib</A>
	<A HREF="lant1.html" CLASS="nohighlight"> &nbsp;&nbsp;2&times; active high enable latch</A><BR>
<A HREF="mxi2.html">mxi2 standard cell family, wsclib</A>
	<A HREF="mxi2.html" CLASS="nohighlight"> &nbsp;&nbsp;8&times; inverting 2-way muxes</A><BR>
<A HREF="mxn2.html">mxn2 standard cell family, wsclib</A>
	<A HREF="mxn2.html" CLASS="nohighlight"> &nbsp;&nbsp;3&times; non-inverting 2-way muxes</A><BR>
<A HREF="nd2.html">nd2 standard cell family, wsclib</A>
	<A HREF="nd2.html" CLASS="nohighlight"> &nbsp;&nbsp;26&times; 2-NAND gates</A><BR>
<A HREF="nd2a.html">nd2a standard cell family, wsclib</A>
	<A HREF="nd2a.html" CLASS="nohighlight"> &nbsp;&nbsp;7&times; 2-NAND gates with one inverting input</A><BR>
<A HREF="nd2ab.html">nd2ab standard cell family, wsclib</A>
	<A HREF="nd2ab.html" CLASS="nohighlight"> &nbsp;&nbsp;5&times; 2-OR gates (faster and larger version using inverters and 2-NAND)</A><BR>
<A HREF="nd3.html">nd3 standard cell family, wsclib</A>
	<A HREF="nd3.html" CLASS="nohighlight"> &nbsp;&nbsp;11&times; 3-NAND gates</A><BR>
<A HREF="nd3a.html">nd3a standard cell family, wsclib</A>
	<A HREF="nd3a.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 3-NAND gates with one inverted input</A><BR>
<A HREF="nd3ab.html">nd3ab standard cell family, wsclib</A>
	<A HREF="nd3ab.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 3-NAND gates with two inverted inputs</A><BR>
<A HREF="nd4.html">nd4 standard cell family, wsclib</A>
	<A HREF="nd4.html" CLASS="nohighlight"> &nbsp;&nbsp;4&times; 4-NAND gates</A><BR>
<A HREF="nr2.html">nr2 standard cell family, wsclib</A>
	<A HREF="nr2.html" CLASS="nohighlight"> &nbsp;&nbsp;14&times; 2-NOR gates</A><BR>
<A HREF="nr2a.html">nr2a standard cell family, wsclib</A>
	<A HREF="nr2a.html" CLASS="nohighlight"> &nbsp;&nbsp;6&times; 2-NOR gates with one inverting input</A><BR>
<A HREF="nr3.html">nr3 standard cell family, wsclib</A>
	<A HREF="nr3.html" CLASS="nohighlight"> &nbsp;&nbsp;6&times; 3-NOR gates</A><BR>
<A HREF="nr3a.html">nr3a standard cell family, wsclib</A>
	<A HREF="nr3a.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 3-NOR gates with one inverted input</A><BR>
<A HREF="nr3ab.html">nr3ab standard cell family, wsclib</A>
	<A HREF="nr3ab.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 3-NOR gates with two inverted inputs</A><BR>
<A HREF="nr4.html">nr4 standard cell family, wsclib</A>
	<A HREF="nr4.html" CLASS="nohighlight"> &nbsp;&nbsp;3&times; 4-NOR gates</A><BR>
<A HREF="oai21.html">oai21 standard cell family, wsclib</A>
	<A HREF="oai21.html" CLASS="nohighlight"> &nbsp;&nbsp;7&times; 2/1 OR-NAND gates</A><BR>
<A HREF="oai21a2.html">oai21a2 standard cell family, wsclib</A>
	<A HREF="oai21a2.html" CLASS="nohighlight"> &nbsp;&nbsp;2&times; 2/1 OR-NAND gates with one inverted input</A><BR>
<A HREF="oai21a2b.html">oai21a2b standard cell family, wsclib</A>
	<A HREF="oai21a2b.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 2/1 OR-NAND gates with two inverted inputs</A><BR>
<A HREF="oai21b.html">oai21b standard cell family, wsclib</A>
	<A HREF="oai21b.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 2/1 OR-NAND gates with one inverted input</A><BR>
<A HREF="oai211.html">oai211 standard cell family, wsclib</A>
	<A HREF="oai211.html" CLASS="nohighlight"> &nbsp;&nbsp;2&times; 2/1/1 OR-NAND gates</A><BR>
<A HREF="oai22.html">oai22 standard cell family, wsclib</A>
	<A HREF="oai22.html" CLASS="nohighlight"> &nbsp;&nbsp;3&times; 2/2 OR-NAND gates</A><BR>
<A HREF="oai23a.html">oai23a standard cell family, wsclib</A>
	<A HREF="oai23a.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 2/3 OR-NAND gates with shared inputs</A><BR>
<A HREF="oai31.html">oai31 standard cell family, wsclib</A>
	<A HREF="oai31.html" CLASS="nohighlight"> &nbsp;&nbsp;3&times; 3/1 OR-NAND gates</A><BR>
<A HREF="oan21.html">oan21 standard cell family, wsclib</A>
	<A HREF="oan21.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 2/1 OR-AND gates</A><BR>
<A HREF="oan21b.html">oan21b standard cell family, wsclib</A>
	<A HREF="oan21b.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 2/1 OR-AND gates with one inverted input</A><BR>
<A HREF="or2.html">or2 standard cell family, wsclib</A>
	<A HREF="or2.html" CLASS="nohighlight"> &nbsp;&nbsp;8&times; 2-OR gates</A><BR>
<A HREF="or3.html">or3 standard cell family, wsclib</A>
	<A HREF="or3.html" CLASS="nohighlight"> &nbsp;&nbsp;7&times; 3-OR gates</A><BR>
<A HREF="or4.html">or4 standard cell family, wsclib</A>
	<A HREF="or4.html" CLASS="nohighlight"> &nbsp;&nbsp;6&times; 4-OR gates</A><BR>
<A HREF="xaoi21.html">xaoi21 standard cell family, wsclib</A>
	<A HREF="xaoi21.html" CLASS="nohighlight"> &nbsp;&nbsp;3&times; 2/1 AND into exclusive NOR gates</A><BR>
<A HREF="xaon21.html">xaon21 standard cell family, wsclib</A>
	<A HREF="xaon21.html" CLASS="nohighlight"> &nbsp;&nbsp;4&times; 2/1 AND into exclusive OR gates</A><BR>
<A HREF="xnai21.html">xnai21 standard cell family, wsclib</A>
	<A HREF="xnai21.html" CLASS="nohighlight"> &nbsp;&nbsp;3&times; 2/1 XNOR into NAND gates</A><BR>
<A HREF="xnr2.html">xnr2 standard cell family, wsclib</A>
	<A HREF="xnr2.html" CLASS="nohighlight"> &nbsp;&nbsp;7&times; 2 input exclusive NOR gates</A><BR>
<A HREF="xnr3.html">xnr3 standard cell family, wsclib</A>
	<A HREF="xnr3.html" CLASS="nohighlight"> &nbsp;&nbsp;3&times; 3 input exclusive NOR gates</A><BR>
<A HREF="xooi21.html">xooi21 standard cell family, wsclib</A>
	<A HREF="xooi21.html" CLASS="nohighlight"> &nbsp;&nbsp;3&times; 2/1 OR into exclusive NOR gates</A><BR>
<A HREF="xoon21.html">xoon21 standard cell family, wsclib</A>
	<A HREF="xoon21.html" CLASS="nohighlight"> &nbsp;&nbsp;4&times; 2/1 OR into exclusive OR gates</A><BR>
<A HREF="xor2.html">xor2 standard cell family, wsclib</A>
	<A HREF="xor2.html" CLASS="nohighlight"> &nbsp;&nbsp;19&times; 2 input exclusive OR gates</A><BR>
<A HREF="xor3.html">xor3 standard cell family, wsclib</A>
	<A HREF="xor3.html" CLASS="nohighlight"> &nbsp;&nbsp;4&times; 3 input exclusive OR gates</A><BR>
<P></P>
<P></P>
<P><BR>
</DIV></DIV>
</BODY>
</HTML>