[INF:CM0023] Creating log file ../../build/regression/TaskProto/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<53> s<52> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<12> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<12> s<11> l<1:8> el<1:11>
n<> u<3> t<PortDir_Out> p<8> s<7> l<1:12> el<1:18>
n<> u<4> t<IntegerAtomType_Int> p<5> l<1:19> el<1:22>
n<> u<5> t<Data_type> p<6> c<4> l<1:19> el<1:22>
n<> u<6> t<Data_type_or_implicit> p<7> c<5> l<1:19> el<1:22>
n<> u<7> t<Net_port_type> p<8> c<6> l<1:19> el<1:22>
n<> u<8> t<Net_port_header> p<10> c<3> s<9> l<1:12> el<1:22>
n<a> u<9> t<StringConst> p<10> l<1:23> el<1:24>
n<> u<10> t<Ansi_port_declaration> p<11> c<8> l<1:12> el<1:24>
n<> u<11> t<List_of_port_declarations> p<12> c<10> l<1:11> el<1:25>
n<> u<12> t<Module_ansi_header> p<50> c<1> s<29> l<1:1> el<1:26>
n<"DPI-C"> u<13> t<StringLiteral> p<24> s<22> l<2:11> el<2:18>
n<test_output_argument> u<14> t<StringConst> p<22> s<21> l<2:24> el<2:44>
n<> u<15> t<TfPortDir_Out> p<20> s<18> l<2:45> el<2:51>
n<> u<16> t<IntegerAtomType_Int> p<17> l<2:52> el<2:55>
n<> u<17> t<Data_type> p<18> c<16> l<2:52> el<2:55>
n<> u<18> t<Data_type_or_implicit> p<20> c<17> s<19> l<2:52> el<2:55>
n<o> u<19> t<StringConst> p<20> l<2:56> el<2:57>
n<> u<20> t<Tf_port_item> p<21> c<15> l<2:45> el<2:57>
n<> u<21> t<Tf_port_list> p<22> c<20> l<2:45> el<2:57>
n<> u<22> t<Task_prototype> p<24> c<14> l<2:19> el<2:58>
n<> u<23> t<Import> p<24> s<13> l<2:4> el<2:10>
n<> u<24> t<Dpi_import_export> p<25> c<23> l<2:4> el<2:59>
n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<2:4> el<2:59>
n<> u<26> t<Module_or_generate_item_declaration> p<27> c<25> l<2:4> el<2:59>
n<> u<27> t<Module_common_item> p<28> c<26> l<2:4> el<2:59>
n<> u<28> t<Module_or_generate_item> p<29> c<27> l<2:4> el<2:59>
n<> u<29> t<Non_port_module_item> p<50> c<28> s<49> l<2:4> el<2:59>
n<test_output_argument> u<30> t<StringConst> p<36> s<35> l<5:7> el<5:27>
n<a> u<31> t<StringConst> p<32> l<5:28> el<5:29>
n<> u<32> t<Primary_literal> p<33> c<31> l<5:28> el<5:29>
n<> u<33> t<Primary> p<34> c<32> l<5:28> el<5:29>
n<> u<34> t<Expression> p<35> c<33> l<5:28> el<5:29>
n<> u<35> t<List_of_arguments> p<36> c<34> l<5:28> el<5:29>
n<> u<36> t<Subroutine_call> p<37> c<30> l<5:7> el<5:30>
n<> u<37> t<Subroutine_call_statement> p<38> c<36> l<5:7> el<5:31>
n<> u<38> t<Statement_item> p<39> c<37> l<5:7> el<5:31>
n<> u<39> t<Statement> p<40> c<38> l<5:7> el<5:31>
n<> u<40> t<Statement_or_null> p<42> c<39> s<41> l<5:7> el<5:31>
n<> u<41> t<End> p<42> l<6:4> el<6:7>
n<> u<42> t<Seq_block> p<43> c<40> l<4:12> el<6:7>
n<> u<43> t<Statement_item> p<44> c<42> l<4:12> el<6:7>
n<> u<44> t<Statement> p<45> c<43> l<4:12> el<6:7>
n<> u<45> t<Statement_or_null> p<46> c<44> l<4:12> el<6:7>
n<> u<46> t<Initial_construct> p<47> c<45> l<4:4> el<6:7>
n<> u<47> t<Module_common_item> p<48> c<46> l<4:4> el<6:7>
n<> u<48> t<Module_or_generate_item> p<49> c<47> l<4:4> el<6:7>
n<> u<49> t<Non_port_module_item> p<50> c<48> l<4:4> el<6:7>
n<> u<50> t<Module_declaration> p<51> c<12> l<1:1> el<7:10>
n<> u<51> t<Description> p<52> c<50> l<1:1> el<7:10>
n<> u<52> t<Source_text> p<53> c<51> l<1:1> el<7:10>
n<> u<53> t<Top_level_rule> l<1:1> el<8:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/TaskProto/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/TaskProto/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/TaskProto/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:7:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_task: (work@top.test_output_argument), line:2:4, endln:2:59, parent:work@top
    |vpiName:test_output_argument
    |vpiFullName:work@top.test_output_argument
    |vpiAccessType:4
    |vpiVisibility:1
    |vpiDPICStr:2
    |vpiIODecl:
    \_io_decl: (o), line:2:56, endln:2:57
      |vpiDirection:2
      |vpiName:o
      |vpiTypedef:
      \_int_typespec: , line:2:52, endln:2:55
        |vpiSigned:1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:7:10, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:1:23, endln:1:24, parent:work@top
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiPort:
  \_port: (a), line:1:23, endln:1:24, parent:work@top
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.a), line:1:23, endln:1:24, parent:work@top
  |vpiProcess:
  \_initial: , line:4:4, endln:6:7, parent:work@top
    |vpiStmt:
    \_begin: (work@top), line:4:12, endln:6:7
      |vpiFullName:work@top
      |vpiStmt:
      \_task_call: (test_output_argument), line:5:7, endln:5:30, parent:work@top
        |vpiArgument:
        \_ref_obj: (work@top.a), line:5:28, endln:5:29, parent:test_output_argument
          |vpiName:a
          |vpiFullName:work@top.a
          |vpiActual:
          \_int_var: (work@top.a), line:1:23, endln:1:24, parent:work@top
            |vpiTypespec:
            \_int_typespec: , line:1:19, endln:1:22
              |vpiSigned:1
            |vpiName:a
            |vpiFullName:work@top.a
            |vpiSigned:1
            |vpiVisibility:1
        |vpiName:test_output_argument
        |vpiTask:
        \_task: (work@top.test_output_argument), line:2:4, endln:2:59, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:7:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.a), line:1:23, endln:1:24, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTaskFunc:
  \_task: (work@top.test_output_argument), line:2:4, endln:2:59, parent:work@top
    |vpiName:test_output_argument
    |vpiFullName:work@top.test_output_argument
    |vpiAccessType:4
    |vpiVisibility:1
    |vpiDPICStr:2
    |vpiIODecl:
    \_io_decl: (o), line:2:56, endln:2:57, parent:work@top.test_output_argument
      |vpiDirection:2
      |vpiName:o
      |vpiTypedef:
      \_int_typespec: , line:2:52, endln:2:55
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:7:10
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:1:23, endln:1:24, parent:work@top
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.a), line:1:23, endln:1:24, parent:a
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_int_var: (work@top.a), line:1:23, endln:1:24, parent:work@top
    |vpiTypedef:
    \_int_typespec: , line:1:19, endln:1:22
      |vpiSigned:1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:7:10
  |vpiProcess:
  \_initial: , line:4:4, endln:6:7, parent:work@top
    |vpiStmt:
    \_begin: (work@top), line:4:12, endln:6:7
      |vpiFullName:work@top
      |vpiStmt:
      \_task_call: (test_output_argument), line:5:7, endln:5:30, parent:work@top
        |vpiArgument:
        \_ref_obj: (work@top.a), line:5:28, endln:5:29, parent:test_output_argument
          |vpiName:a
          |vpiFullName:work@top.a
          |vpiActual:
          \_int_var: (work@top.a), line:1:23, endln:1:24, parent:work@top
        |vpiName:test_output_argument
        |vpiTask:
        \_task: (work@top.test_output_argument), line:2:4, endln:2:59, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/TaskProto/dut.sv | ${SURELOG_DIR}/build/regression/TaskProto/roundtrip/dut_000.sv | 2 | 7 | 

