Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr 28 14:33:11 2023
| Host         : cadence33 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    42          
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (42)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (112)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (42)
-------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: u_top_vga/u_simple_clk_div/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (112)
--------------------------------------------------
 There are 112 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.151        0.000                      0                 1002        0.105        0.000                      0                 1002        3.000        0.000                       0                   750  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_wiz_0   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100MHz_clk_wiz_0        5.051        0.000                      0                  464        0.122        0.000                      0                  464        4.500        0.000                       0                   277  
  clk40MHz_clk_wiz_0        17.363        0.000                      0                  515        0.105        0.000                      0                  515       11.520        0.000                       0                   469  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100MHz_clk_wiz_0  clk40MHz_clk_wiz_0         2.151        0.000                      0                   23        0.149        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)                                                         
(none)               clk100MHz_clk_wiz_0                       
(none)               clk40MHz_clk_wiz_0                        
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk100MHz_clk_wiz_0  
(none)                                    clk40MHz_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 2.656ns (54.399%)  route 2.226ns (45.601%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.622    -0.890    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X5Y20          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  u_top_vga/u_MouseCtl/x_pos_reg[0]/Q
                         net (fo=6, routed)           0.836     0.403    u_top_vga/u_MouseCtl/x_pos[0]
    SLICE_X6Y19          LUT3 (Prop_lut3_I0_O)        0.124     0.527 r  u_top_vga/u_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.527    u_top_vga/u_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.040 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.040    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.157 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.157    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.472 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[3]
                         net (fo=3, routed)           0.618     2.090    u_top_vga/u_MouseCtl/plusOp4[11]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.307     2.397 r  u_top_vga/u_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.397    u_top_vga/u_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     2.889 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.772     3.661    u_top_vga/u_MouseCtl/gtOp
    SLICE_X7Y19          LUT5 (Prop_lut5_I3_O)        0.332     3.993 r  u_top_vga/u_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     3.993    u_top_vga/u_MouseCtl/x_pos[1]_i_1_n_0
    SLICE_X7Y19          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.506     8.511    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X7Y19          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.577     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X7Y19          FDRE (Setup_fdre_C_D)        0.031     9.044    u_top_vga/u_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          9.044    
                         arrival time                          -3.993    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 2.656ns (55.155%)  route 2.159ns (44.845%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.622    -0.890    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X5Y20          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  u_top_vga/u_MouseCtl/x_pos_reg[0]/Q
                         net (fo=6, routed)           0.836     0.403    u_top_vga/u_MouseCtl/x_pos[0]
    SLICE_X6Y19          LUT3 (Prop_lut3_I0_O)        0.124     0.527 r  u_top_vga/u_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.527    u_top_vga/u_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.040 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.040    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.157 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.157    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.472 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[3]
                         net (fo=3, routed)           0.618     2.090    u_top_vga/u_MouseCtl/plusOp4[11]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.307     2.397 r  u_top_vga/u_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.397    u_top_vga/u_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     2.889 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.705     3.594    u_top_vga/u_MouseCtl/gtOp
    SLICE_X7Y21          LUT5 (Prop_lut5_I3_O)        0.332     3.926 r  u_top_vga/u_MouseCtl/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000     3.926    u_top_vga/u_MouseCtl/x_pos[5]_i_1_n_0
    SLICE_X7Y21          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.505     8.510    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X7Y21          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[5]/C
                         clock pessimism              0.577     9.086    
                         clock uncertainty           -0.074     9.012    
    SLICE_X7Y21          FDRE (Setup_fdre_C_D)        0.031     9.043    u_top_vga/u_MouseCtl/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          9.043    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 2.656ns (55.213%)  route 2.154ns (44.787%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.622    -0.890    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X5Y20          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  u_top_vga/u_MouseCtl/x_pos_reg[0]/Q
                         net (fo=6, routed)           0.836     0.403    u_top_vga/u_MouseCtl/x_pos[0]
    SLICE_X6Y19          LUT3 (Prop_lut3_I0_O)        0.124     0.527 r  u_top_vga/u_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.527    u_top_vga/u_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.040 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.040    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.157 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.157    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.472 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[3]
                         net (fo=3, routed)           0.618     2.090    u_top_vga/u_MouseCtl/plusOp4[11]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.307     2.397 r  u_top_vga/u_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.397    u_top_vga/u_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     2.889 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.700     3.589    u_top_vga/u_MouseCtl/gtOp
    SLICE_X7Y21          LUT5 (Prop_lut5_I3_O)        0.332     3.921 r  u_top_vga/u_MouseCtl/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000     3.921    u_top_vga/u_MouseCtl/x_pos[4]_i_1_n_0
    SLICE_X7Y21          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.505     8.510    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X7Y21          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[4]/C
                         clock pessimism              0.577     9.086    
                         clock uncertainty           -0.074     9.012    
    SLICE_X7Y21          FDRE (Setup_fdre_C_D)        0.029     9.041    u_top_vga/u_MouseCtl/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                          -3.921    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 2.656ns (56.040%)  route 2.083ns (43.960%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.622    -0.890    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X5Y20          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  u_top_vga/u_MouseCtl/x_pos_reg[0]/Q
                         net (fo=6, routed)           0.836     0.403    u_top_vga/u_MouseCtl/x_pos[0]
    SLICE_X6Y19          LUT3 (Prop_lut3_I0_O)        0.124     0.527 r  u_top_vga/u_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.527    u_top_vga/u_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.040 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.040    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.157 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.157    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.472 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[3]
                         net (fo=3, routed)           0.618     2.090    u_top_vga/u_MouseCtl/plusOp4[11]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.307     2.397 r  u_top_vga/u_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.397    u_top_vga/u_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     2.889 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.629     3.518    u_top_vga/u_MouseCtl/gtOp
    SLICE_X7Y19          LUT5 (Prop_lut5_I3_O)        0.332     3.850 r  u_top_vga/u_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     3.850    u_top_vga/u_MouseCtl/x_pos[2]_i_1_n_0
    SLICE_X7Y19          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.506     8.511    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X7Y19          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.577     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X7Y19          FDRE (Setup_fdre_C_D)        0.031     9.044    u_top_vga/u_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          9.044    
                         arrival time                          -3.850    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.196ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 2.656ns (56.052%)  route 2.082ns (43.948%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.622    -0.890    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X5Y20          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  u_top_vga/u_MouseCtl/x_pos_reg[0]/Q
                         net (fo=6, routed)           0.836     0.403    u_top_vga/u_MouseCtl/x_pos[0]
    SLICE_X6Y19          LUT3 (Prop_lut3_I0_O)        0.124     0.527 r  u_top_vga/u_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.527    u_top_vga/u_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.040 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.040    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.157 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.157    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.472 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[3]
                         net (fo=3, routed)           0.618     2.090    u_top_vga/u_MouseCtl/plusOp4[11]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.307     2.397 r  u_top_vga/u_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.397    u_top_vga/u_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     2.889 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.628     3.517    u_top_vga/u_MouseCtl/gtOp
    SLICE_X7Y19          LUT5 (Prop_lut5_I3_O)        0.332     3.849 r  u_top_vga/u_MouseCtl/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     3.849    u_top_vga/u_MouseCtl/x_pos[3]_i_1_n_0
    SLICE_X7Y19          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.506     8.511    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X7Y19          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[3]/C
                         clock pessimism              0.577     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X7Y19          FDRE (Setup_fdre_C_D)        0.032     9.045    u_top_vga/u_MouseCtl/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -3.849    
  -------------------------------------------------------------------
                         slack                                  5.196    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/timeout_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.316ns (28.059%)  route 3.374ns (71.941%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.632    -0.880    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X7Y11          FDRE                                         r  u_top_vga/u_MouseCtl/timeout_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.419    -0.461 r  u_top_vga/u_MouseCtl/timeout_cnt_reg[23]/Q
                         net (fo=2, routed)           0.800     0.340    u_top_vga/u_MouseCtl/timeout_cnt_reg_n_0_[23]
    SLICE_X5Y9           LUT4 (Prop_lut4_I0_O)        0.323     0.663 f  u_top_vga/u_MouseCtl/FSM_onehot_state[36]_i_6/O
                         net (fo=1, routed)           0.794     1.456    u_top_vga/u_MouseCtl/FSM_onehot_state[36]_i_6_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I2_O)        0.326     1.782 r  u_top_vga/u_MouseCtl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.236     3.018    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[35]
    SLICE_X4Y18          LUT6 (Prop_lut6_I1_O)        0.124     3.142 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[0]_i_4/O
                         net (fo=1, routed)           0.544     3.687    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[0]_i_4_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.124     3.811 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.811    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_39
    SLICE_X1Y19          FDPE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.508     8.513    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X1Y19          FDPE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.564     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X1Y19          FDPE (Setup_fdpe_C_D)        0.029     9.031    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.031    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 2.656ns (56.316%)  route 2.060ns (43.684%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.622    -0.890    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X5Y20          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  u_top_vga/u_MouseCtl/x_pos_reg[0]/Q
                         net (fo=6, routed)           0.836     0.403    u_top_vga/u_MouseCtl/x_pos[0]
    SLICE_X6Y19          LUT3 (Prop_lut3_I0_O)        0.124     0.527 r  u_top_vga/u_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.527    u_top_vga/u_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.040 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.040    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.157 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.157    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.472 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[3]
                         net (fo=3, routed)           0.618     2.090    u_top_vga/u_MouseCtl/plusOp4[11]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.307     2.397 r  u_top_vga/u_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.397    u_top_vga/u_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     2.889 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.606     3.495    u_top_vga/u_MouseCtl/gtOp
    SLICE_X5Y20          LUT5 (Prop_lut5_I3_O)        0.332     3.827 r  u_top_vga/u_MouseCtl/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     3.827    u_top_vga/u_MouseCtl/x_pos[0]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.506     8.511    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X5Y20          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[0]/C
                         clock pessimism              0.600     9.110    
                         clock uncertainty           -0.074     9.036    
    SLICE_X5Y20          FDRE (Setup_fdre_C_D)        0.031     9.067    u_top_vga/u_MouseCtl/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          9.067    
                         arrival time                          -3.827    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 2.656ns (56.896%)  route 2.012ns (43.104%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.622    -0.890    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X5Y20          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  u_top_vga/u_MouseCtl/x_pos_reg[0]/Q
                         net (fo=6, routed)           0.836     0.403    u_top_vga/u_MouseCtl/x_pos[0]
    SLICE_X6Y19          LUT3 (Prop_lut3_I0_O)        0.124     0.527 r  u_top_vga/u_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.527    u_top_vga/u_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.040 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.040    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.157 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.157    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.472 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[3]
                         net (fo=3, routed)           0.618     2.090    u_top_vga/u_MouseCtl/plusOp4[11]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.307     2.397 r  u_top_vga/u_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.397    u_top_vga/u_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     2.889 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.558     3.447    u_top_vga/u_MouseCtl/gtOp
    SLICE_X5Y21          LUT5 (Prop_lut5_I3_O)        0.332     3.779 r  u_top_vga/u_MouseCtl/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000     3.779    u_top_vga/u_MouseCtl/x_pos[10]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.505     8.510    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X5Y21          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[10]/C
                         clock pessimism              0.577     9.086    
                         clock uncertainty           -0.074     9.012    
    SLICE_X5Y21          FDRE (Setup_fdre_C_D)        0.029     9.041    u_top_vga/u_MouseCtl/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                          -3.779    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/y_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/y_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 2.059ns (44.099%)  route 2.610ns (55.901%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.624    -0.888    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y18          FDCE                                         r  u_top_vga/u_MouseCtl/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDCE (Prop_fdce_C_Q)         0.478    -0.410 r  u_top_vga/u_MouseCtl/y_overflow_reg/Q
                         net (fo=18, routed)          1.395     0.986    u_top_vga/u_MouseCtl/y_overflow_reg_n_0
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.298     1.284 r  u_top_vga/u_MouseCtl/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.284    u_top_vga/u_MouseCtl/i__carry_i_3__1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.834 r  u_top_vga/u_MouseCtl/plusOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.834    u_top_vga/u_MouseCtl/plusOp_inferred__2/i__carry_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.948 r  u_top_vga/u_MouseCtl/plusOp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.948    u_top_vga/u_MouseCtl/plusOp_inferred__2/i__carry__0_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.261 f  u_top_vga/u_MouseCtl/plusOp_inferred__2/i__carry__1/O[3]
                         net (fo=11, routed)          1.215     3.476    u_top_vga/u_MouseCtl/plusOp_0[11]
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.306     3.782 r  u_top_vga/u_MouseCtl/y_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     3.782    u_top_vga/u_MouseCtl/y_pos[1]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  u_top_vga/u_MouseCtl/y_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.511     8.516    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X4Y15          FDRE                                         r  u_top_vga/u_MouseCtl/y_pos_reg[1]/C
                         clock pessimism              0.577     9.092    
                         clock uncertainty           -0.074     9.018    
    SLICE_X4Y15          FDRE (Setup_fdre_C_D)        0.029     9.047    u_top_vga/u_MouseCtl/y_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 2.656ns (56.932%)  route 2.009ns (43.068%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.622    -0.890    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X5Y20          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  u_top_vga/u_MouseCtl/x_pos_reg[0]/Q
                         net (fo=6, routed)           0.836     0.403    u_top_vga/u_MouseCtl/x_pos[0]
    SLICE_X6Y19          LUT3 (Prop_lut3_I0_O)        0.124     0.527 r  u_top_vga/u_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.527    u_top_vga/u_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.040 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.040    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.157 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.157    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.472 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[3]
                         net (fo=3, routed)           0.618     2.090    u_top_vga/u_MouseCtl/plusOp4[11]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.307     2.397 r  u_top_vga/u_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.397    u_top_vga/u_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     2.889 f  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.555     3.444    u_top_vga/u_MouseCtl/gtOp
    SLICE_X5Y21          LUT5 (Prop_lut5_I4_O)        0.332     3.776 r  u_top_vga/u_MouseCtl/x_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     3.776    u_top_vga/u_MouseCtl/x_pos[8]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.505     8.510    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X5Y21          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[8]/C
                         clock pessimism              0.577     9.086    
                         clock uncertainty           -0.074     9.012    
    SLICE_X5Y21          FDRE (Setup_fdre_C_D)        0.031     9.043    u_top_vga/u_MouseCtl/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          9.043    
                         arrival time                          -3.776    
  -------------------------------------------------------------------
                         slack                                  5.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  u_clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    u_clk_wiz_0/inst/seq_reg1[0]
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    u_clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/y_inc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.017%)  route 0.087ns (31.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.587    -0.594    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]_0
    SLICE_X4Y17          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[1]/Q
                         net (fo=9, routed)           0.087    -0.366    u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg_n_0_[1]
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.045    -0.321 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/y_inc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_43
    SLICE_X5Y17          FDCE                                         r  u_top_vga/u_MouseCtl/y_inc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.856    -0.834    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X5Y17          FDCE                                         r  u_top_vga/u_MouseCtl/y_inc_reg[4]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X5Y17          FDCE (Hold_fdce_C_D)         0.092    -0.489    u_top_vga/u_MouseCtl/y_inc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/y_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/ypos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.014%)  route 0.125ns (46.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.589    -0.592    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X4Y15          FDRE                                         r  u_top_vga/u_MouseCtl/y_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u_top_vga/u_MouseCtl/y_pos_reg[5]/Q
                         net (fo=5, routed)           0.125    -0.326    u_top_vga/u_MouseCtl/y_pos[5]
    SLICE_X5Y16          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.857    -0.833    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X5Y16          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[5]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.066    -0.513    u_top_vga/u_MouseCtl/ypos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  u_clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    u_clk_wiz_0/inst/seq_reg1[6]
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -1.041    u_clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/y_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/ypos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.672%)  route 0.132ns (48.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.588    -0.593    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X4Y16          FDRE                                         r  u_top_vga/u_MouseCtl/y_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u_top_vga/u_MouseCtl/y_pos_reg[7]/Q
                         net (fo=5, routed)           0.132    -0.320    u_top_vga/u_MouseCtl/y_pos[7]
    SLICE_X5Y16          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.857    -0.833    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X5Y16          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[7]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.070    -0.510    u_top_vga/u_MouseCtl/ypos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.181%)  route 0.147ns (43.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.593    -0.588    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]_0
    SLICE_X3Y11          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/Q
                         net (fo=2, routed)           0.147    -0.300    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done
    SLICE_X2Y13          LUT2 (Prop_lut2_I1_O)        0.048    -0.252 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.252    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[8]_i_1__0_n_0
    SLICE_X2Y13          FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.861    -0.829    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]_0
    SLICE_X2Y13          FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.131    -0.444    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.148ns (66.181%)  route 0.076ns (33.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.588    -0.593    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]_0
    SLICE_X2Y18          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[7]/Q
                         net (fo=3, routed)           0.076    -0.370    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[6]
    SLICE_X3Y18          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.857    -0.833    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]_0
    SLICE_X3Y18          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[6]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.018    -0.562    u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.190ns (55.188%)  route 0.154ns (44.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.589    -0.592    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]_0
    SLICE_X3Y17          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[10]/Q
                         net (fo=2, routed)           0.154    -0.297    u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg_n_0_[10]
    SLICE_X2Y17          LUT3 (Prop_lut3_I2_O)        0.049    -0.248 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.248    u_top_vga/u_MouseCtl/Inst_Ps2Interface/p_1_in[9]
    SLICE_X2Y17          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.858    -0.832    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]_0
    SLICE_X2Y17          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[9]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.131    -0.448    u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[9]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.787%)  route 0.147ns (44.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.593    -0.588    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]_0
    SLICE_X3Y11          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/Q
                         net (fo=2, routed)           0.147    -0.300    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.045    -0.255 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.255    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[7]_i_1__0_n_0
    SLICE_X2Y13          FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.861    -0.829    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]_0
    SLICE_X2Y13          FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.120    -0.455    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/x_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/xpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.260%)  route 0.145ns (50.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.585    -0.596    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X7Y19          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_top_vga/u_MouseCtl/x_pos_reg[3]/Q
                         net (fo=5, routed)           0.145    -0.310    u_top_vga/u_MouseCtl/x_pos[3]
    SLICE_X7Y20          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.853    -0.837    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X7Y20          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[3]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X7Y20          FDRE (Hold_fdre_C_D)         0.066    -0.517    u_top_vga/u_MouseCtl/xpos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      u_clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.363ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 2.237ns (32.000%)  route 4.754ns (68.000%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 23.505 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.628    -0.884    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X7Y15          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/Q
                         net (fo=5, routed)           1.348     0.921    u_top_vga/u_draw_mouse/y_pos_sync_reg[10]_1[3]
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.558 r  u_top_vga/u_draw_mouse/i__carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     1.558    u_top_vga/u_draw_mouse/i__carry_i_5__1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.873 r  u_top_vga/u_draw_mouse/i__carry__0_i_5__0/O[3]
                         net (fo=1, routed)           0.833     2.706    u_top_vga/u_draw_rect/_inferred__2/i__carry__1[3]
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.307     3.013 r  u_top_vga/u_draw_rect/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.013    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_2[2]
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.411 f  u_top_vga/u_draw_mouse/u_MouseDisplay/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.287     4.697    u_top_vga/u_draw_rect/rgb_out_reg[11]_2[0]
    SLICE_X10Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.821 r  u_top_vga/u_draw_rect/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.286     6.107    u_top_vga/u_draw_mouse/u_MouseDisplay/SS[0]
    SLICE_X6Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.500    23.505    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X6Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[10]/C
                         clock pessimism              0.577    24.081    
                         clock uncertainty           -0.087    23.994    
    SLICE_X6Y24          FDSE (Setup_fdse_C_S)       -0.524    23.470    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         23.470    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                 17.363    

Slack (MET) :             17.363ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 2.237ns (32.000%)  route 4.754ns (68.000%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 23.505 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.628    -0.884    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X7Y15          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/Q
                         net (fo=5, routed)           1.348     0.921    u_top_vga/u_draw_mouse/y_pos_sync_reg[10]_1[3]
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.558 r  u_top_vga/u_draw_mouse/i__carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     1.558    u_top_vga/u_draw_mouse/i__carry_i_5__1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.873 r  u_top_vga/u_draw_mouse/i__carry__0_i_5__0/O[3]
                         net (fo=1, routed)           0.833     2.706    u_top_vga/u_draw_rect/_inferred__2/i__carry__1[3]
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.307     3.013 r  u_top_vga/u_draw_rect/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.013    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_2[2]
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.411 f  u_top_vga/u_draw_mouse/u_MouseDisplay/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.287     4.697    u_top_vga/u_draw_rect/rgb_out_reg[11]_2[0]
    SLICE_X10Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.821 r  u_top_vga/u_draw_rect/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.286     6.107    u_top_vga/u_draw_mouse/u_MouseDisplay/SS[0]
    SLICE_X6Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.500    23.505    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X6Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]/C
                         clock pessimism              0.577    24.081    
                         clock uncertainty           -0.087    23.994    
    SLICE_X6Y24          FDSE (Setup_fdse_C_S)       -0.524    23.470    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         23.470    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                 17.363    

Slack (MET) :             17.363ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 2.237ns (32.000%)  route 4.754ns (68.000%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 23.505 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.628    -0.884    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X7Y15          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/Q
                         net (fo=5, routed)           1.348     0.921    u_top_vga/u_draw_mouse/y_pos_sync_reg[10]_1[3]
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.558 r  u_top_vga/u_draw_mouse/i__carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     1.558    u_top_vga/u_draw_mouse/i__carry_i_5__1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.873 r  u_top_vga/u_draw_mouse/i__carry__0_i_5__0/O[3]
                         net (fo=1, routed)           0.833     2.706    u_top_vga/u_draw_rect/_inferred__2/i__carry__1[3]
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.307     3.013 r  u_top_vga/u_draw_rect/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.013    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_2[2]
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.411 f  u_top_vga/u_draw_mouse/u_MouseDisplay/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.287     4.697    u_top_vga/u_draw_rect/rgb_out_reg[11]_2[0]
    SLICE_X10Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.821 r  u_top_vga/u_draw_rect/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.286     6.107    u_top_vga/u_draw_mouse/u_MouseDisplay/SS[0]
    SLICE_X6Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.500    23.505    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X6Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]/C
                         clock pessimism              0.577    24.081    
                         clock uncertainty           -0.087    23.994    
    SLICE_X6Y24          FDSE (Setup_fdse_C_S)       -0.524    23.470    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         23.470    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                 17.363    

Slack (MET) :             17.525ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 2.237ns (32.820%)  route 4.579ns (67.180%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 23.505 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.628    -0.884    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X7Y15          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/Q
                         net (fo=5, routed)           1.348     0.921    u_top_vga/u_draw_mouse/y_pos_sync_reg[10]_1[3]
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.558 r  u_top_vga/u_draw_mouse/i__carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     1.558    u_top_vga/u_draw_mouse/i__carry_i_5__1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.873 r  u_top_vga/u_draw_mouse/i__carry__0_i_5__0/O[3]
                         net (fo=1, routed)           0.833     2.706    u_top_vga/u_draw_rect/_inferred__2/i__carry__1[3]
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.307     3.013 r  u_top_vga/u_draw_rect/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.013    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_2[2]
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.411 f  u_top_vga/u_draw_mouse/u_MouseDisplay/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.287     4.697    u_top_vga/u_draw_rect/rgb_out_reg[11]_2[0]
    SLICE_X10Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.821 r  u_top_vga/u_draw_rect/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.111     5.932    u_top_vga/u_draw_mouse/u_MouseDisplay/SS[0]
    SLICE_X6Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.500    23.505    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X6Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[0]/C
                         clock pessimism              0.564    24.068    
                         clock uncertainty           -0.087    23.981    
    SLICE_X6Y25          FDSE (Setup_fdse_C_S)       -0.524    23.457    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                         23.457    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 17.525    

Slack (MET) :             17.525ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 2.237ns (32.820%)  route 4.579ns (67.180%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 23.505 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.628    -0.884    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X7Y15          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/Q
                         net (fo=5, routed)           1.348     0.921    u_top_vga/u_draw_mouse/y_pos_sync_reg[10]_1[3]
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.558 r  u_top_vga/u_draw_mouse/i__carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     1.558    u_top_vga/u_draw_mouse/i__carry_i_5__1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.873 r  u_top_vga/u_draw_mouse/i__carry__0_i_5__0/O[3]
                         net (fo=1, routed)           0.833     2.706    u_top_vga/u_draw_rect/_inferred__2/i__carry__1[3]
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.307     3.013 r  u_top_vga/u_draw_rect/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.013    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_2[2]
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.411 f  u_top_vga/u_draw_mouse/u_MouseDisplay/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.287     4.697    u_top_vga/u_draw_rect/rgb_out_reg[11]_2[0]
    SLICE_X10Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.821 r  u_top_vga/u_draw_rect/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.111     5.932    u_top_vga/u_draw_mouse/u_MouseDisplay/SS[0]
    SLICE_X6Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.500    23.505    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X6Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[7]/C
                         clock pessimism              0.564    24.068    
                         clock uncertainty           -0.087    23.981    
    SLICE_X6Y25          FDSE (Setup_fdse_C_S)       -0.524    23.457    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         23.457    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 17.525    

Slack (MET) :             17.525ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 2.237ns (32.820%)  route 4.579ns (67.180%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 23.505 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.628    -0.884    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X7Y15          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/Q
                         net (fo=5, routed)           1.348     0.921    u_top_vga/u_draw_mouse/y_pos_sync_reg[10]_1[3]
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.558 r  u_top_vga/u_draw_mouse/i__carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     1.558    u_top_vga/u_draw_mouse/i__carry_i_5__1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.873 r  u_top_vga/u_draw_mouse/i__carry__0_i_5__0/O[3]
                         net (fo=1, routed)           0.833     2.706    u_top_vga/u_draw_rect/_inferred__2/i__carry__1[3]
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.307     3.013 r  u_top_vga/u_draw_rect/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.013    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_2[2]
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.411 f  u_top_vga/u_draw_mouse/u_MouseDisplay/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.287     4.697    u_top_vga/u_draw_rect/rgb_out_reg[11]_2[0]
    SLICE_X10Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.821 r  u_top_vga/u_draw_rect/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.111     5.932    u_top_vga/u_draw_mouse/u_MouseDisplay/SS[0]
    SLICE_X6Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.500    23.505    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X6Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[9]/C
                         clock pessimism              0.564    24.068    
                         clock uncertainty           -0.087    23.981    
    SLICE_X6Y25          FDSE (Setup_fdse_C_S)       -0.524    23.457    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                         23.457    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 17.525    

Slack (MET) :             17.620ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 2.237ns (32.820%)  route 4.579ns (67.180%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 23.505 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.628    -0.884    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X7Y15          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/Q
                         net (fo=5, routed)           1.348     0.921    u_top_vga/u_draw_mouse/y_pos_sync_reg[10]_1[3]
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.558 r  u_top_vga/u_draw_mouse/i__carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     1.558    u_top_vga/u_draw_mouse/i__carry_i_5__1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.873 r  u_top_vga/u_draw_mouse/i__carry__0_i_5__0/O[3]
                         net (fo=1, routed)           0.833     2.706    u_top_vga/u_draw_rect/_inferred__2/i__carry__1[3]
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.307     3.013 r  u_top_vga/u_draw_rect/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.013    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_2[2]
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.411 f  u_top_vga/u_draw_mouse/u_MouseDisplay/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.287     4.697    u_top_vga/u_draw_rect/rgb_out_reg[11]_2[0]
    SLICE_X10Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.821 r  u_top_vga/u_draw_rect/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.111     5.932    u_top_vga/u_draw_mouse/u_MouseDisplay/SS[0]
    SLICE_X7Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.500    23.505    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X7Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]/C
                         clock pessimism              0.564    24.068    
                         clock uncertainty           -0.087    23.981    
    SLICE_X7Y25          FDSE (Setup_fdse_C_S)       -0.429    23.552    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         23.552    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 17.620    

Slack (MET) :             17.620ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 2.237ns (32.820%)  route 4.579ns (67.180%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 23.505 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.628    -0.884    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X7Y15          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/Q
                         net (fo=5, routed)           1.348     0.921    u_top_vga/u_draw_mouse/y_pos_sync_reg[10]_1[3]
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.558 r  u_top_vga/u_draw_mouse/i__carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     1.558    u_top_vga/u_draw_mouse/i__carry_i_5__1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.873 r  u_top_vga/u_draw_mouse/i__carry__0_i_5__0/O[3]
                         net (fo=1, routed)           0.833     2.706    u_top_vga/u_draw_rect/_inferred__2/i__carry__1[3]
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.307     3.013 r  u_top_vga/u_draw_rect/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.013    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_2[2]
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.411 f  u_top_vga/u_draw_mouse/u_MouseDisplay/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.287     4.697    u_top_vga/u_draw_rect/rgb_out_reg[11]_2[0]
    SLICE_X10Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.821 r  u_top_vga/u_draw_rect/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.111     5.932    u_top_vga/u_draw_mouse/u_MouseDisplay/SS[0]
    SLICE_X7Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.500    23.505    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X7Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[2]/C
                         clock pessimism              0.564    24.068    
                         clock uncertainty           -0.087    23.981    
    SLICE_X7Y25          FDSE (Setup_fdse_C_S)       -0.429    23.552    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         23.552    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 17.620    

Slack (MET) :             17.620ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 2.237ns (32.820%)  route 4.579ns (67.180%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 23.505 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.628    -0.884    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X7Y15          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/Q
                         net (fo=5, routed)           1.348     0.921    u_top_vga/u_draw_mouse/y_pos_sync_reg[10]_1[3]
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.558 r  u_top_vga/u_draw_mouse/i__carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     1.558    u_top_vga/u_draw_mouse/i__carry_i_5__1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.873 r  u_top_vga/u_draw_mouse/i__carry__0_i_5__0/O[3]
                         net (fo=1, routed)           0.833     2.706    u_top_vga/u_draw_rect/_inferred__2/i__carry__1[3]
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.307     3.013 r  u_top_vga/u_draw_rect/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.013    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_2[2]
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.411 f  u_top_vga/u_draw_mouse/u_MouseDisplay/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.287     4.697    u_top_vga/u_draw_rect/rgb_out_reg[11]_2[0]
    SLICE_X10Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.821 r  u_top_vga/u_draw_rect/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.111     5.932    u_top_vga/u_draw_mouse/u_MouseDisplay/SS[0]
    SLICE_X7Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.500    23.505    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X7Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[3]/C
                         clock pessimism              0.564    24.068    
                         clock uncertainty           -0.087    23.981    
    SLICE_X7Y25          FDSE (Setup_fdse_C_S)       -0.429    23.552    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         23.552    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 17.620    

Slack (MET) :             17.620ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 2.237ns (32.820%)  route 4.579ns (67.180%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 23.505 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.628    -0.884    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X7Y15          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/Q
                         net (fo=5, routed)           1.348     0.921    u_top_vga/u_draw_mouse/y_pos_sync_reg[10]_1[3]
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.558 r  u_top_vga/u_draw_mouse/i__carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     1.558    u_top_vga/u_draw_mouse/i__carry_i_5__1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.873 r  u_top_vga/u_draw_mouse/i__carry__0_i_5__0/O[3]
                         net (fo=1, routed)           0.833     2.706    u_top_vga/u_draw_rect/_inferred__2/i__carry__1[3]
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.307     3.013 r  u_top_vga/u_draw_rect/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.013    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_2[2]
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.411 f  u_top_vga/u_draw_mouse/u_MouseDisplay/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.287     4.697    u_top_vga/u_draw_rect/rgb_out_reg[11]_2[0]
    SLICE_X10Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.821 r  u_top_vga/u_draw_rect/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.111     5.932    u_top_vga/u_draw_mouse/u_MouseDisplay/SS[0]
    SLICE_X7Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.500    23.505    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X7Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[8]/C
                         clock pessimism              0.564    24.068    
                         clock uncertainty           -0.087    23.981    
    SLICE_X7Y25          FDSE (Setup_fdse_C_S)       -0.429    23.552    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         23.552    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 17.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/char_line_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.064%)  route 0.202ns (58.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.564    -0.617    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X9Y10          FDRE                                         r  u_top_vga/u_draw_rect_char/char_line_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u_top_vga/u_draw_rect_char/char_line_reg[0]/Q
                         net (fo=1, routed)           0.202    -0.274    u_top_vga/u_font_rom/ADDRARDADDR[0]
    RAMB18_X0Y4          RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.873    -0.816    u_top_vga/u_font_rom/clk40MHz
    RAMB18_X0Y4          RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
                         clock pessimism              0.254    -0.562    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.379    u_top_vga/u_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/char_line_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.311%)  route 0.209ns (59.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.564    -0.617    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X9Y10          FDRE                                         r  u_top_vga/u_draw_rect_char/char_line_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u_top_vga/u_draw_rect_char/char_line_reg[3]/Q
                         net (fo=1, routed)           0.209    -0.268    u_top_vga/u_font_rom/ADDRARDADDR[3]
    RAMB18_X0Y4          RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.873    -0.816    u_top_vga/u_font_rom/clk40MHz
    RAMB18_X0Y4          RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
                         clock pessimism              0.254    -0.562    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.379    u_top_vga/u_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk_wiz_0/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk_wiz_0/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X35Y45         FDRE                                         r  u_clk_wiz_0/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  u_clk_wiz_0/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    u_clk_wiz_0/inst/seq_reg2[0]
    SLICE_X35Y45         FDRE                                         r  u_clk_wiz_0/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X35Y45         FDRE                                         r  u_clk_wiz_0/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.075    -0.960    u_clk_wiz_0/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/v_counter/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/out\\.vsync_reg_srl4___u_top_vga_u_draw_rect_hsync_nxt2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.556    -0.625    u_top_vga/u_vga_timing/v_counter/clk40MHz
    SLICE_X15Y28         FDRE                                         r  u_top_vga/u_vga_timing/v_counter/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  u_top_vga/u_vga_timing/v_counter/v_sync_reg/Q
                         net (fo=1, routed)           0.116    -0.368    u_top_vga/u_draw_rect/tim_if\\.vsync
    SLICE_X14Y30         SRL16E                                       r  u_top_vga/u_draw_rect/out\\.vsync_reg_srl4___u_top_vga_u_draw_rect_hsync_nxt2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.826    -0.864    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X14Y30         SRL16E                                       r  u_top_vga/u_draw_rect/out\\.vsync_reg_srl4___u_top_vga_u_draw_rect_hsync_nxt2_reg_r/CLK
                         clock pessimism              0.254    -0.609    
    SLICE_X14Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.494    u_top_vga/u_draw_rect/out\\.vsync_reg_srl4___u_top_vga_u_draw_rect_hsync_nxt2_reg_r
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_mouse/out\\.hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/char_xy_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.686%)  route 0.077ns (29.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.565    -0.616    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X9Y9           FDRE                                         r  u_top_vga/u_draw_mouse/out\\.hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u_top_vga/u_draw_mouse/out\\.hcount_reg[4]/Q
                         net (fo=4, routed)           0.077    -0.398    u_top_vga/u_draw_mouse/D[24]
    SLICE_X8Y9           LUT3 (Prop_lut3_I0_O)        0.045    -0.353 r  u_top_vga/u_draw_mouse/char_xy[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    u_top_vga/u_draw_rect_char/char_xy_reg[7]_1[1]
    SLICE_X8Y9           FDRE                                         r  u_top_vga/u_draw_rect_char/char_xy_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.835    -0.855    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X8Y9           FDRE                                         r  u_top_vga/u_draw_rect_char/char_xy_reg[3]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.121    -0.482    u_top_vga/u_draw_rect_char/char_xy_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/v_counter/v_blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/out\\.vblnk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.553    -0.628    u_top_vga/u_vga_timing/v_counter/clk40MHz
    SLICE_X13Y25         FDRE                                         r  u_top_vga/u_vga_timing/v_counter/v_blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  u_top_vga/u_vga_timing/v_counter/v_blank_reg/Q
                         net (fo=7, routed)           0.068    -0.419    u_top_vga/u_draw_bg/tim_if\\.vblnk
    SLICE_X13Y25         FDRE                                         r  u_top_vga/u_draw_bg/out\\.vblnk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.820    -0.870    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X13Y25         FDRE                                         r  u_top_vga/u_draw_bg/out\\.vblnk_reg/C
                         clock pessimism              0.241    -0.628    
    SLICE_X13Y25         FDRE (Hold_fdre_C_D)         0.075    -0.553    u_top_vga/u_draw_bg/out\\.vblnk_reg
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/char_line_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.495%)  route 0.256ns (64.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.564    -0.617    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X9Y10          FDRE                                         r  u_top_vga/u_draw_rect_char/char_line_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u_top_vga/u_draw_rect_char/char_line_reg[2]/Q
                         net (fo=1, routed)           0.256    -0.220    u_top_vga/u_font_rom/ADDRARDADDR[2]
    RAMB18_X0Y4          RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.873    -0.816    u_top_vga/u_font_rom/clk40MHz
    RAMB18_X0Y4          RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
                         clock pessimism              0.254    -0.562    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.379    u_top_vga/u_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_mouse/out\\.vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/u_delay_vga/del_mem_reg[0][24]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.562    -0.619    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X13Y15         FDRE                                         r  u_top_vga/u_draw_mouse/out\\.vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  u_top_vga/u_draw_mouse/out\\.vcount_reg[8]/Q
                         net (fo=1, routed)           0.110    -0.368    u_top_vga/u_draw_rect_char/u_delay_vga/D[18]
    SLICE_X13Y14         FDCE                                         r  u_top_vga/u_draw_rect_char/u_delay_vga/del_mem_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.831    -0.859    u_top_vga/u_draw_rect_char/u_delay_vga/clk40MHz
    SLICE_X13Y14         FDCE                                         r  u_top_vga/u_draw_rect_char/u_delay_vga/del_mem_reg[0][24]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X13Y14         FDCE (Hold_fdce_C_D)         0.070    -0.534    u_top_vga/u_draw_rect_char/u_delay_vga/del_mem_reg[0][24]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/pixel_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_image_rom/rgb_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.636%)  route 0.260ns (61.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.556    -0.625    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X12Y21         FDRE                                         r  u_top_vga/u_draw_rect/pixel_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  u_top_vga/u_draw_rect/pixel_addr_reg[2]/Q
                         net (fo=2, routed)           0.260    -0.201    u_top_vga/u_image_rom/sel[2]
    RAMB36_X0Y4          RAMB36E1                                     r  u_top_vga/u_image_rom/rgb_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.863    -0.826    u_top_vga/u_image_rom/clk40MHz
    RAMB36_X0Y4          RAMB36E1                                     r  u_top_vga/u_image_rom/rgb_reg_0/CLKARDCLK
                         clock pessimism              0.274    -0.552    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.369    u_top_vga/u_image_rom/rgb_reg_0
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_mouse/out\\.rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/u_delay_vga/del_mem_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.904%)  route 0.111ns (44.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.580    -0.601    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X5Y25          FDRE                                         r  u_top_vga/u_draw_mouse/out\\.rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  u_top_vga/u_draw_mouse/out\\.rgb_reg[3]/Q
                         net (fo=1, routed)           0.111    -0.349    u_top_vga/u_draw_rect_char/u_delay_vga/D[3]
    SLICE_X3Y26          FDCE                                         r  u_top_vga/u_draw_rect_char/u_delay_vga/del_mem_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.851    -0.839    u_top_vga/u_draw_rect_char/u_delay_vga/clk40MHz
    SLICE_X3Y26          FDCE                                         r  u_top_vga/u_draw_rect_char/u_delay_vga/del_mem_reg[0][3]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X3Y26          FDCE (Hold_fdce_C_D)         0.047    -0.517    u_top_vga/u_draw_rect_char/u_delay_vga/del_mem_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y4      u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y4      u_top_vga/u_image_rom/rgb_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y10     u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    u_clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      u_clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y45     u_clk_wiz_0/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y45     u_clk_wiz_0/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y45     u_clk_wiz_0/inst/seq_reg2_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y30     u_top_vga/u_draw_rect/out\\.hsync_reg_srl5___u_top_vga_u_draw_rect_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y30     u_top_vga/u_draw_rect/out\\.hsync_reg_srl5___u_top_vga_u_draw_rect_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y30     u_top_vga/u_draw_rect/out\\.vsync_reg_srl4___u_top_vga_u_draw_rect_hsync_nxt2_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y30     u_top_vga/u_draw_rect/out\\.vsync_reg_srl4___u_top_vga_u_draw_rect_hsync_nxt2_reg_r/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk_wiz_0/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk_wiz_0/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk_wiz_0/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y30     u_top_vga/u_draw_rect/out\\.hsync_reg_srl5___u_top_vga_u_draw_rect_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y30     u_top_vga/u_draw_rect/out\\.hsync_reg_srl5___u_top_vga_u_draw_rect_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y30     u_top_vga/u_draw_rect/out\\.vsync_reg_srl4___u_top_vga_u_draw_rect_hsync_nxt2_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y30     u_top_vga/u_draw_rect/out\\.vsync_reg_srl4___u_top_vga_u_draw_rect_hsync_nxt2_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk_wiz_0/inst/seq_reg2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/x_pos_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.383ns  (logic 0.518ns (21.738%)  route 1.865ns (78.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 19.044 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.556    19.044    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X8Y20          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518    19.562 r  u_top_vga/u_MouseCtl/xpos_reg[0]/Q
                         net (fo=2, routed)           1.865    21.427    u_top_vga/u_draw_mouse/x_pos_sync_reg[11]_0[0]
    SLICE_X10Y20         FDRE                                         r  u_top_vga/u_draw_mouse/x_pos_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.440    23.445    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X10Y20         FDRE                                         r  u_top_vga/u_draw_mouse/x_pos_sync_reg[0]/C
                         clock pessimism              0.398    23.843    
                         clock uncertainty           -0.207    23.636    
    SLICE_X10Y20         FDRE (Setup_fdre_C_D)       -0.058    23.578    u_top_vga/u_draw_mouse/x_pos_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         23.578    
                         arrival time                         -21.427    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/x_pos_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.249ns  (logic 0.518ns (23.031%)  route 1.731ns (76.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( 19.110 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.622    19.110    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y20          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518    19.628 r  u_top_vga/u_MouseCtl/xpos_reg[1]/Q
                         net (fo=2, routed)           1.731    21.360    u_top_vga/u_draw_mouse/x_pos_sync_reg[11]_0[1]
    SLICE_X9Y20          FDRE                                         r  u_top_vga/u_draw_mouse/x_pos_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.439    23.444    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X9Y20          FDRE                                         r  u_top_vga/u_draw_mouse/x_pos_sync_reg[1]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.207    23.635    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)       -0.067    23.568    u_top_vga/u_draw_mouse/x_pos_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         23.568    
                         arrival time                         -21.360    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/x_pos_sync_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.289ns  (logic 0.518ns (22.626%)  route 1.771ns (77.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 23.508 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns = ( 19.105 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.617    19.105    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y23          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.518    19.623 r  u_top_vga/u_MouseCtl/xpos_reg[8]/Q
                         net (fo=2, routed)           1.771    21.395    u_top_vga/u_draw_mouse/x_pos_sync_reg[11]_0[8]
    SLICE_X6Y22          FDRE                                         r  u_top_vga/u_draw_mouse/x_pos_sync_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.503    23.508    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X6Y22          FDRE                                         r  u_top_vga/u_draw_mouse/x_pos_sync_reg[8]/C
                         clock pessimism              0.398    23.906    
                         clock uncertainty           -0.207    23.699    
    SLICE_X6Y22          FDRE (Setup_fdre_C_D)       -0.063    23.636    u_top_vga/u_draw_mouse/x_pos_sync_reg[8]
  -------------------------------------------------------------------
                         required time                         23.636    
                         arrival time                         -21.395    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/y_pos_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.242ns  (logic 0.456ns (20.341%)  route 1.786ns (79.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 23.516 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 19.118 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.630    19.118    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X4Y14          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456    19.574 r  u_top_vga/u_MouseCtl/ypos_reg[2]/Q
                         net (fo=2, routed)           1.786    21.360    u_top_vga/u_draw_mouse/y_pos_sync_reg[10]_3[2]
    SLICE_X7Y15          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.511    23.516    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X7Y15          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[2]/C
                         clock pessimism              0.398    23.914    
                         clock uncertainty           -0.207    23.707    
    SLICE_X7Y15          FDRE (Setup_fdre_C_D)       -0.105    23.602    u_top_vga/u_draw_mouse/y_pos_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         23.602    
                         arrival time                         -21.360    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/y_pos_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.207ns  (logic 0.518ns (23.470%)  route 1.689ns (76.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 23.516 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.884ns = ( 19.116 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.628    19.116    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y15          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518    19.634 r  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=2, routed)           1.689    21.324    u_top_vga/u_draw_mouse/y_pos_sync_reg[10]_3[4]
    SLICE_X7Y15          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.511    23.516    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X7Y15          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[4]/C
                         clock pessimism              0.398    23.914    
                         clock uncertainty           -0.207    23.707    
    SLICE_X7Y15          FDRE (Setup_fdre_C_D)       -0.101    23.606    u_top_vga/u_draw_mouse/y_pos_sync_reg[4]
  -------------------------------------------------------------------
                         required time                         23.606    
                         arrival time                         -21.324    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.290ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.190ns  (logic 0.456ns (20.826%)  route 1.734ns (79.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 23.516 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 19.118 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.630    19.118    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X4Y14          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456    19.574 r  u_top_vga/u_MouseCtl/ypos_reg[3]/Q
                         net (fo=2, routed)           1.734    21.308    u_top_vga/u_draw_mouse/y_pos_sync_reg[10]_3[3]
    SLICE_X7Y15          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.511    23.516    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X7Y15          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[3]/C
                         clock pessimism              0.398    23.914    
                         clock uncertainty           -0.207    23.707    
    SLICE_X7Y15          FDRE (Setup_fdre_C_D)       -0.109    23.598    u_top_vga/u_draw_mouse/y_pos_sync_reg[3]
  -------------------------------------------------------------------
                         required time                         23.598    
                         arrival time                         -21.308    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/x_pos_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.093ns  (logic 0.456ns (21.791%)  route 1.637ns (78.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( 19.110 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.622    19.110    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X7Y20          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.456    19.566 r  u_top_vga/u_MouseCtl/xpos_reg[2]/Q
                         net (fo=2, routed)           1.637    21.203    u_top_vga/u_draw_mouse/x_pos_sync_reg[11]_0[2]
    SLICE_X9Y20          FDRE                                         r  u_top_vga/u_draw_mouse/x_pos_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.439    23.444    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X9Y20          FDRE                                         r  u_top_vga/u_draw_mouse/x_pos_sync_reg[2]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.207    23.635    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)       -0.093    23.542    u_top_vga/u_draw_mouse/x_pos_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         23.542    
                         arrival time                         -21.203    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/y_pos_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.114ns  (logic 0.518ns (24.498%)  route 1.596ns (75.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 23.448 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.884ns = ( 19.116 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.628    19.116    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y15          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518    19.634 r  u_top_vga/u_MouseCtl/ypos_reg[6]/Q
                         net (fo=2, routed)           1.596    21.231    u_top_vga/u_draw_mouse/y_pos_sync_reg[10]_3[6]
    SLICE_X8Y16          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.443    23.448    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X8Y16          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[6]/C
                         clock pessimism              0.398    23.846    
                         clock uncertainty           -0.207    23.639    
    SLICE_X8Y16          FDRE (Setup_fdre_C_D)       -0.045    23.594    u_top_vga/u_draw_mouse/y_pos_sync_reg[6]
  -------------------------------------------------------------------
                         required time                         23.594    
                         arrival time                         -21.231    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/x_pos_sync_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.187ns  (logic 0.518ns (23.689%)  route 1.669ns (76.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 23.508 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 19.109 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.621    19.109    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y21          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.518    19.627 r  u_top_vga/u_MouseCtl/xpos_reg[10]/Q
                         net (fo=2, routed)           1.669    21.296    u_top_vga/u_draw_mouse/x_pos_sync_reg[11]_0[10]
    SLICE_X6Y22          FDRE                                         r  u_top_vga/u_draw_mouse/x_pos_sync_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.503    23.508    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X6Y22          FDRE                                         r  u_top_vga/u_draw_mouse/x_pos_sync_reg[10]/C
                         clock pessimism              0.398    23.906    
                         clock uncertainty           -0.207    23.699    
    SLICE_X6Y22          FDRE (Setup_fdre_C_D)       -0.031    23.668    u_top_vga/u_draw_mouse/x_pos_sync_reg[10]
  -------------------------------------------------------------------
                         required time                         23.668    
                         arrival time                         -21.296    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/y_pos_sync_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.122ns  (logic 0.518ns (24.407%)  route 1.604ns (75.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 23.448 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.884ns = ( 19.116 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.628    19.116    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y15          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518    19.634 r  u_top_vga/u_MouseCtl/ypos_reg[8]/Q
                         net (fo=2, routed)           1.604    21.239    u_top_vga/u_draw_mouse/y_pos_sync_reg[10]_3[8]
    SLICE_X8Y16          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.443    23.448    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X8Y16          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[8]/C
                         clock pessimism              0.398    23.846    
                         clock uncertainty           -0.207    23.639    
    SLICE_X8Y16          FDRE (Setup_fdre_C_D)       -0.028    23.611    u_top_vga/u_draw_mouse/y_pos_sync_reg[8]
  -------------------------------------------------------------------
                         required time                         23.611    
                         arrival time                         -21.239    
  -------------------------------------------------------------------
                         slack                                  2.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/y_pos_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.141ns (18.560%)  route 0.619ns (81.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.589    -0.592    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X4Y13          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u_top_vga/u_MouseCtl/ypos_reg[0]/Q
                         net (fo=2, routed)           0.619     0.167    u_top_vga/u_draw_mouse/y_pos_sync_reg[10]_3[0]
    SLICE_X6Y13          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.859    -0.831    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X6Y13          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[0]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.207    -0.068    
    SLICE_X6Y13          FDRE (Hold_fdre_C_D)         0.087     0.019    u_top_vga/u_draw_mouse/y_pos_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/y_pos_sync_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.164ns (21.534%)  route 0.598ns (78.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.589    -0.592    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y15          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u_top_vga/u_MouseCtl/ypos_reg[9]/Q
                         net (fo=2, routed)           0.598     0.169    u_top_vga/u_draw_mouse/y_pos_sync_reg[10]_3[9]
    SLICE_X11Y16         FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.829    -0.861    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X11Y16         FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[9]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.207    -0.098    
    SLICE_X11Y16         FDRE (Hold_fdre_C_D)         0.070    -0.028    u_top_vga/u_draw_mouse/y_pos_sync_reg[9]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/y_pos_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.141ns (18.041%)  route 0.641ns (81.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.589    -0.592    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X4Y14          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u_top_vga/u_MouseCtl/ypos_reg[1]/Q
                         net (fo=2, routed)           0.641     0.189    u_top_vga/u_draw_mouse/y_pos_sync_reg[10]_3[1]
    SLICE_X7Y15          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.858    -0.832    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X7Y15          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[1]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.207    -0.069    
    SLICE_X7Y15          FDRE (Hold_fdre_C_D)         0.059    -0.010    u_top_vga/u_draw_mouse/y_pos_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/x_pos_sync_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.164ns (19.749%)  route 0.666ns (80.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.581    -0.600    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y23          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  u_top_vga/u_MouseCtl/xpos_reg[8]/Q
                         net (fo=2, routed)           0.666     0.230    u_top_vga/u_draw_mouse/x_pos_sync_reg[11]_0[8]
    SLICE_X6Y22          FDRE                                         r  u_top_vga/u_draw_mouse/x_pos_sync_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.851    -0.839    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X6Y22          FDRE                                         r  u_top_vga/u_draw_mouse/x_pos_sync_reg[8]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.207    -0.076    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.089     0.013    u_top_vga/u_draw_mouse/x_pos_sync_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/x_pos_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.967%)  route 0.644ns (82.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.584    -0.597    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X7Y20          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u_top_vga/u_MouseCtl/xpos_reg[7]/Q
                         net (fo=2, routed)           0.644     0.187    u_top_vga/u_draw_mouse/x_pos_sync_reg[11]_0[7]
    SLICE_X9Y20          FDRE                                         r  u_top_vga/u_draw_mouse/x_pos_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.825    -0.865    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X9Y20          FDRE                                         r  u_top_vga/u_draw_mouse/x_pos_sync_reg[7]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.207    -0.102    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.071    -0.031    u_top_vga/u_draw_mouse/x_pos_sync_reg[7]
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/x_pos_sync_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.164ns (19.741%)  route 0.667ns (80.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.581    -0.600    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y23          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  u_top_vga/u_MouseCtl/xpos_reg[9]/Q
                         net (fo=2, routed)           0.667     0.230    u_top_vga/u_draw_mouse/x_pos_sync_reg[11]_0[9]
    SLICE_X7Y23          FDRE                                         r  u_top_vga/u_draw_mouse/x_pos_sync_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.849    -0.841    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X7Y23          FDRE                                         r  u_top_vga/u_draw_mouse/x_pos_sync_reg[9]/C
                         clock pessimism              0.555    -0.286    
                         clock uncertainty            0.207    -0.078    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.070    -0.008    u_top_vga/u_draw_mouse/x_pos_sync_reg[9]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/x_pos_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.164ns (20.280%)  route 0.645ns (79.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.583    -0.598    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y21          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  u_top_vga/u_MouseCtl/xpos_reg[6]/Q
                         net (fo=2, routed)           0.645     0.210    u_top_vga/u_draw_mouse/x_pos_sync_reg[11]_0[6]
    SLICE_X8Y21          FDRE                                         r  u_top_vga/u_draw_mouse/x_pos_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.824    -0.866    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X8Y21          FDRE                                         r  u_top_vga/u_draw_mouse/x_pos_sync_reg[6]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.207    -0.103    
    SLICE_X8Y21          FDRE (Hold_fdre_C_D)         0.052    -0.051    u_top_vga/u_draw_mouse/x_pos_sync_reg[6]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/y_pos_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.141ns (17.064%)  route 0.685ns (82.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.588    -0.593    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X5Y16          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u_top_vga/u_MouseCtl/ypos_reg[7]/Q
                         net (fo=2, routed)           0.685     0.233    u_top_vga/u_draw_mouse/y_pos_sync_reg[10]_3[7]
    SLICE_X8Y16          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.829    -0.861    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X8Y16          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[7]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.207    -0.098    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.063    -0.035    u_top_vga/u_draw_mouse/y_pos_sync_reg[7]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/y_pos_sync_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.164ns (19.871%)  route 0.661ns (80.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.589    -0.592    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y15          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u_top_vga/u_MouseCtl/ypos_reg[8]/Q
                         net (fo=2, routed)           0.661     0.233    u_top_vga/u_draw_mouse/y_pos_sync_reg[10]_3[8]
    SLICE_X8Y16          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.829    -0.861    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X8Y16          FDRE                                         r  u_top_vga/u_draw_mouse/y_pos_sync_reg[8]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.207    -0.098    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.063    -0.035    u_top_vga/u_draw_mouse/y_pos_sync_reg[8]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/x_pos_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.141ns (16.691%)  route 0.704ns (83.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.584    -0.597    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X7Y20          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u_top_vga/u_MouseCtl/xpos_reg[5]/Q
                         net (fo=2, routed)           0.704     0.247    u_top_vga/u_draw_mouse/x_pos_sync_reg[11]_0[5]
    SLICE_X9Y20          FDRE                                         r  u_top_vga/u_draw_mouse/x_pos_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.825    -0.865    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X9Y20          FDRE                                         r  u_top_vga/u_draw_mouse/x_pos_sync_reg[5]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.207    -0.102    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.072    -0.030    u_top_vga/u_draw_mouse/x_pos_sync_reg[5]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.278    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.033ns  (logic 2.551ns (36.271%)  route 4.482ns (63.729%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_reg[0]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_top_vga/u_draw_rect_ctl/ypos_reg[0]/Q
                         net (fo=9, routed)           1.538     1.994    u_top_vga/u_draw_rect_ctl/ypos[0]
    SLICE_X10Y12         LUT2 (Prop_lut2_I0_O)        0.124     2.118 r  u_top_vga/u_draw_rect_ctl/ypos[11]_i_25/O
                         net (fo=1, routed)           0.000     2.118    u_top_vga/u_draw_rect_ctl/ypos[11]_i_25_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.631 r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.631    u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_13_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.748 r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.748    u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_10_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.071 r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_11/O[1]
                         net (fo=4, routed)           0.818     3.890    u_top_vga/u_draw_rect_ctl/ypos_nxt3[9]
    SLICE_X11Y15         LUT3 (Prop_lut3_I1_O)        0.334     4.224 r  u_top_vga/u_draw_rect_ctl/ypos[9]_i_3/O
                         net (fo=1, routed)           0.579     4.802    u_top_vga/u_draw_rect_ctl/ypos[9]_i_3_n_0
    SLICE_X11Y15         LUT5 (Prop_lut5_I2_O)        0.358     5.160 r  u_top_vga/u_draw_rect_ctl/ypos[9]_i_2/O
                         net (fo=5, routed)           1.547     6.707    u_top_vga/u_draw_rect_ctl/ypos[9]_i_2_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.326     7.033 r  u_top_vga/u_draw_rect_ctl/ypos[0]_i_1/O
                         net (fo=1, routed)           0.000     7.033    u_top_vga/u_draw_rect_ctl/ypos_nxt[0]
    SLICE_X3Y13          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.876ns  (logic 2.551ns (37.102%)  route 4.325ns (62.898%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_reg[0]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_top_vga/u_draw_rect_ctl/ypos_reg[0]/Q
                         net (fo=9, routed)           1.538     1.994    u_top_vga/u_draw_rect_ctl/ypos[0]
    SLICE_X10Y12         LUT2 (Prop_lut2_I0_O)        0.124     2.118 r  u_top_vga/u_draw_rect_ctl/ypos[11]_i_25/O
                         net (fo=1, routed)           0.000     2.118    u_top_vga/u_draw_rect_ctl/ypos[11]_i_25_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.631 r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.631    u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_13_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.748 r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.748    u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_10_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.071 r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_11/O[1]
                         net (fo=4, routed)           0.818     3.890    u_top_vga/u_draw_rect_ctl/ypos_nxt3[9]
    SLICE_X11Y15         LUT3 (Prop_lut3_I1_O)        0.334     4.224 r  u_top_vga/u_draw_rect_ctl/ypos[9]_i_3/O
                         net (fo=1, routed)           0.579     4.802    u_top_vga/u_draw_rect_ctl/ypos[9]_i_3_n_0
    SLICE_X11Y15         LUT5 (Prop_lut5_I2_O)        0.358     5.160 r  u_top_vga/u_draw_rect_ctl/ypos[9]_i_2/O
                         net (fo=5, routed)           1.389     6.550    u_top_vga/u_draw_rect_ctl/ypos[9]_i_2_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.326     6.876 r  u_top_vga/u_draw_rect_ctl/ypos[2]_i_1/O
                         net (fo=1, routed)           0.000     6.876    u_top_vga/u_draw_rect_ctl/ypos_nxt[2]
    SLICE_X5Y13          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.651ns  (logic 2.551ns (38.357%)  route 4.100ns (61.643%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_reg[0]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_top_vga/u_draw_rect_ctl/ypos_reg[0]/Q
                         net (fo=9, routed)           1.538     1.994    u_top_vga/u_draw_rect_ctl/ypos[0]
    SLICE_X10Y12         LUT2 (Prop_lut2_I0_O)        0.124     2.118 r  u_top_vga/u_draw_rect_ctl/ypos[11]_i_25/O
                         net (fo=1, routed)           0.000     2.118    u_top_vga/u_draw_rect_ctl/ypos[11]_i_25_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.631 r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.631    u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_13_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.748 r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.748    u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_10_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.071 r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_11/O[1]
                         net (fo=4, routed)           0.818     3.890    u_top_vga/u_draw_rect_ctl/ypos_nxt3[9]
    SLICE_X11Y15         LUT3 (Prop_lut3_I1_O)        0.334     4.224 r  u_top_vga/u_draw_rect_ctl/ypos[9]_i_3/O
                         net (fo=1, routed)           0.579     4.802    u_top_vga/u_draw_rect_ctl/ypos[9]_i_3_n_0
    SLICE_X11Y15         LUT5 (Prop_lut5_I2_O)        0.358     5.160 r  u_top_vga/u_draw_rect_ctl/ypos[9]_i_2/O
                         net (fo=5, routed)           1.164     6.325    u_top_vga/u_draw_rect_ctl/ypos[9]_i_2_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.326     6.651 r  u_top_vga/u_draw_rect_ctl/ypos[1]_i_1/O
                         net (fo=1, routed)           0.000     6.651    u_top_vga/u_draw_rect_ctl/ypos_nxt[1]
    SLICE_X5Y13          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 2.551ns (38.822%)  route 4.020ns (61.178%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_reg[0]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_top_vga/u_draw_rect_ctl/ypos_reg[0]/Q
                         net (fo=9, routed)           1.538     1.994    u_top_vga/u_draw_rect_ctl/ypos[0]
    SLICE_X10Y12         LUT2 (Prop_lut2_I0_O)        0.124     2.118 r  u_top_vga/u_draw_rect_ctl/ypos[11]_i_25/O
                         net (fo=1, routed)           0.000     2.118    u_top_vga/u_draw_rect_ctl/ypos[11]_i_25_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.631 r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.631    u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_13_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.748 r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.748    u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_10_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.071 r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_11/O[1]
                         net (fo=4, routed)           0.818     3.890    u_top_vga/u_draw_rect_ctl/ypos_nxt3[9]
    SLICE_X11Y15         LUT3 (Prop_lut3_I1_O)        0.334     4.224 r  u_top_vga/u_draw_rect_ctl/ypos[9]_i_3/O
                         net (fo=1, routed)           0.579     4.802    u_top_vga/u_draw_rect_ctl/ypos[9]_i_3_n_0
    SLICE_X11Y15         LUT5 (Prop_lut5_I2_O)        0.358     5.160 r  u_top_vga/u_draw_rect_ctl/ypos[9]_i_2/O
                         net (fo=5, routed)           1.085     6.245    u_top_vga/u_draw_rect_ctl/ypos[9]_i_2_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I3_O)        0.326     6.571 r  u_top_vga/u_draw_rect_ctl/ypos[9]_i_1/O
                         net (fo=1, routed)           0.000     6.571    u_top_vga/u_draw_rect_ctl/ypos_nxt[9]
    SLICE_X7Y16          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.556ns  (logic 2.087ns (31.833%)  route 4.469ns (68.167%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_reg[0]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_top_vga/u_draw_rect_ctl/ypos_reg[0]/Q
                         net (fo=9, routed)           1.538     1.994    u_top_vga/u_draw_rect_ctl/ypos[0]
    SLICE_X10Y12         LUT2 (Prop_lut2_I0_O)        0.124     2.118 r  u_top_vga/u_draw_rect_ctl/ypos[11]_i_25/O
                         net (fo=1, routed)           0.000     2.118    u_top_vga/u_draw_rect_ctl/ypos[11]_i_25_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.631 r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.631    u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_13_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.748 r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.748    u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_10_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.071 f  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_11/O[1]
                         net (fo=4, routed)           0.821     3.893    u_top_vga/u_draw_rect_ctl/ypos_nxt3[9]
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.306     4.199 f  u_top_vga/u_draw_rect_ctl/ypos[11]_i_9/O
                         net (fo=2, routed)           0.678     4.876    u_top_vga/u_draw_rect_ctl/ypos[11]_i_9_n_0
    SLICE_X11Y15         LUT5 (Prop_lut5_I1_O)        0.124     5.000 f  u_top_vga/u_draw_rect_ctl/ypos[11]_i_3/O
                         net (fo=7, routed)           1.432     6.432    u_top_vga/u_draw_rect_ctl/ypos_nxt2__11
    SLICE_X7Y16          LUT6 (Prop_lut6_I5_O)        0.124     6.556 r  u_top_vga/u_draw_rect_ctl/ypos[8]_i_1/O
                         net (fo=1, routed)           0.000     6.556    u_top_vga/u_draw_rect_ctl/ypos_nxt[8]
    SLICE_X7Y16          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.554ns  (logic 2.087ns (31.843%)  route 4.467ns (68.157%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_reg[0]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_top_vga/u_draw_rect_ctl/ypos_reg[0]/Q
                         net (fo=9, routed)           1.538     1.994    u_top_vga/u_draw_rect_ctl/ypos[0]
    SLICE_X10Y12         LUT2 (Prop_lut2_I0_O)        0.124     2.118 r  u_top_vga/u_draw_rect_ctl/ypos[11]_i_25/O
                         net (fo=1, routed)           0.000     2.118    u_top_vga/u_draw_rect_ctl/ypos[11]_i_25_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.631 r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.631    u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_13_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.748 r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.748    u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_10_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.071 f  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_11/O[1]
                         net (fo=4, routed)           0.821     3.893    u_top_vga/u_draw_rect_ctl/ypos_nxt3[9]
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.306     4.199 f  u_top_vga/u_draw_rect_ctl/ypos[11]_i_9/O
                         net (fo=2, routed)           0.678     4.876    u_top_vga/u_draw_rect_ctl/ypos[11]_i_9_n_0
    SLICE_X11Y15         LUT5 (Prop_lut5_I1_O)        0.124     5.000 f  u_top_vga/u_draw_rect_ctl/ypos[11]_i_3/O
                         net (fo=7, routed)           1.430     6.430    u_top_vga/u_draw_rect_ctl/ypos_nxt2__11
    SLICE_X7Y16          LUT6 (Prop_lut6_I5_O)        0.124     6.554 r  u_top_vga/u_draw_rect_ctl/ypos[10]_i_1/O
                         net (fo=1, routed)           0.000     6.554    u_top_vga/u_draw_rect_ctl/ypos_nxt[10]
    SLICE_X7Y16          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect_ctl/speed_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.491ns  (logic 1.714ns (26.407%)  route 4.777ns (73.593%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_reg[9]/C
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_top_vga/u_draw_rect_ctl/ypos_reg[9]/Q
                         net (fo=8, routed)           1.257     1.713    u_top_vga/u_draw_rect_ctl/ypos[9]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.369 f  u_top_vga/u_draw_rect_ctl/state_nxt3_carry__0/CO[3]
                         net (fo=1, routed)           0.930     3.299    u_top_vga/u_draw_rect_ctl/state_nxt3[12]
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.124     3.423 f  u_top_vga/u_draw_rect_ctl/FSM_sequential_state[1]_i_6/O
                         net (fo=5, routed)           0.852     4.275    u_top_vga/u_draw_rect_ctl/FSM_sequential_state[1]_i_6_n_0
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.152     4.427 r  u_top_vga/u_draw_rect_ctl/speed[15]_i_7/O
                         net (fo=15, routed)          1.738     6.165    u_top_vga/u_draw_rect_ctl/speed[15]_i_7_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.326     6.491 r  u_top_vga/u_draw_rect_ctl/speed[3]_i_1/O
                         net (fo=1, routed)           0.000     6.491    u_top_vga/u_draw_rect_ctl/speed[3]_i_1_n_0
    SLICE_X10Y11         FDCE                                         r  u_top_vga/u_draw_rect_ctl/speed_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.443ns  (logic 2.087ns (32.390%)  route 4.356ns (67.610%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_reg[0]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_top_vga/u_draw_rect_ctl/ypos_reg[0]/Q
                         net (fo=9, routed)           1.538     1.994    u_top_vga/u_draw_rect_ctl/ypos[0]
    SLICE_X10Y12         LUT2 (Prop_lut2_I0_O)        0.124     2.118 r  u_top_vga/u_draw_rect_ctl/ypos[11]_i_25/O
                         net (fo=1, routed)           0.000     2.118    u_top_vga/u_draw_rect_ctl/ypos[11]_i_25_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.631 r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.631    u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_13_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.748 r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.748    u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_10_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.071 f  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_11/O[1]
                         net (fo=4, routed)           0.821     3.893    u_top_vga/u_draw_rect_ctl/ypos_nxt3[9]
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.306     4.199 f  u_top_vga/u_draw_rect_ctl/ypos[11]_i_9/O
                         net (fo=2, routed)           0.678     4.876    u_top_vga/u_draw_rect_ctl/ypos[11]_i_9_n_0
    SLICE_X11Y15         LUT5 (Prop_lut5_I1_O)        0.124     5.000 f  u_top_vga/u_draw_rect_ctl/ypos[11]_i_3/O
                         net (fo=7, routed)           1.319     6.319    u_top_vga/u_draw_rect_ctl/ypos_nxt2__11
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.124     6.443 r  u_top_vga/u_draw_rect_ctl/ypos[3]_i_1/O
                         net (fo=1, routed)           0.000     6.443    u_top_vga/u_draw_rect_ctl/ypos_nxt[3]
    SLICE_X5Y13          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.367ns  (logic 2.551ns (40.066%)  route 3.816ns (59.934%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_reg[0]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_top_vga/u_draw_rect_ctl/ypos_reg[0]/Q
                         net (fo=9, routed)           1.538     1.994    u_top_vga/u_draw_rect_ctl/ypos[0]
    SLICE_X10Y12         LUT2 (Prop_lut2_I0_O)        0.124     2.118 r  u_top_vga/u_draw_rect_ctl/ypos[11]_i_25/O
                         net (fo=1, routed)           0.000     2.118    u_top_vga/u_draw_rect_ctl/ypos[11]_i_25_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.631 r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.631    u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_13_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.748 r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.748    u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_10_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.071 r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_11/O[1]
                         net (fo=4, routed)           0.818     3.890    u_top_vga/u_draw_rect_ctl/ypos_nxt3[9]
    SLICE_X11Y15         LUT3 (Prop_lut3_I1_O)        0.334     4.224 r  u_top_vga/u_draw_rect_ctl/ypos[9]_i_3/O
                         net (fo=1, routed)           0.579     4.802    u_top_vga/u_draw_rect_ctl/ypos[9]_i_3_n_0
    SLICE_X11Y15         LUT5 (Prop_lut5_I2_O)        0.358     5.160 r  u_top_vga/u_draw_rect_ctl/ypos[9]_i_2/O
                         net (fo=5, routed)           0.881     6.041    u_top_vga/u_draw_rect_ctl/ypos[9]_i_2_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I3_O)        0.326     6.367 r  u_top_vga/u_draw_rect_ctl/ypos[4]_i_1/O
                         net (fo=1, routed)           0.000     6.367    u_top_vga/u_draw_rect_ctl/ypos_nxt[4]
    SLICE_X6Y16          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.366ns  (logic 2.116ns (33.237%)  route 4.250ns (66.763%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT2=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_reg[0]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_top_vga/u_draw_rect_ctl/ypos_reg[0]/Q
                         net (fo=9, routed)           1.538     1.994    u_top_vga/u_draw_rect_ctl/ypos[0]
    SLICE_X10Y12         LUT2 (Prop_lut2_I0_O)        0.124     2.118 r  u_top_vga/u_draw_rect_ctl/ypos[11]_i_25/O
                         net (fo=1, routed)           0.000     2.118    u_top_vga/u_draw_rect_ctl/ypos[11]_i_25_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.631 r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.631    u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_13_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.748 r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.748    u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_10_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.071 f  u_top_vga/u_draw_rect_ctl/ypos_reg[11]_i_11/O[1]
                         net (fo=4, routed)           0.821     3.893    u_top_vga/u_draw_rect_ctl/ypos_nxt3[9]
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.306     4.199 f  u_top_vga/u_draw_rect_ctl/ypos[11]_i_9/O
                         net (fo=2, routed)           0.678     4.876    u_top_vga/u_draw_rect_ctl/ypos[11]_i_9_n_0
    SLICE_X11Y15         LUT5 (Prop_lut5_I1_O)        0.124     5.000 f  u_top_vga/u_draw_rect_ctl/ypos[11]_i_3/O
                         net (fo=7, routed)           0.608     5.609    u_top_vga/u_draw_rect_ctl/ypos_nxt2__11
    SLICE_X8Y15          LUT5 (Prop_lut5_I4_O)        0.153     5.762 r  u_top_vga/u_draw_rect_ctl/ypos[11]_i_1/O
                         net (fo=1, routed)           0.604     6.366    u_top_vga/u_draw_rect_ctl/ypos_nxt[11]
    SLICE_X10Y15         FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.718%)  route 0.160ns (46.282%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[0]/C
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.160     0.301    u_top_vga/u_draw_rect_ctl/state[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.045     0.346 r  u_top_vga/u_draw_rect_ctl/ypos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.346    u_top_vga/u_draw_rect_ctl/ypos_nxt[2]
    SLICE_X5Y13          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.256%)  route 0.163ns (46.744%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[0]/C
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.163     0.304    u_top_vga/u_draw_rect_ctl/state[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.349 r  u_top_vga/u_draw_rect_ctl/ypos[3]_i_1/O
                         net (fo=1, routed)           0.000     0.349    u_top_vga/u_draw_rect_ctl/ypos_nxt[3]
    SLICE_X5Y13          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/speed_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect_ctl/speed_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/speed_reg[0]/C
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_top_vga/u_draw_rect_ctl/speed_reg[0]/Q
                         net (fo=9, routed)           0.149     0.313    u_top_vga/u_draw_rect_ctl/speed_reg_n_0_[0]
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.045     0.358 r  u_top_vga/u_draw_rect_ctl/speed[0]_i_1/O
                         net (fo=1, routed)           0.000     0.358    u_top_vga/u_draw_rect_ctl/speed[0]_i_1_n_0
    SLICE_X10Y11         FDCE                                         r  u_top_vga/u_draw_rect_ctl/speed_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/speed_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect_ctl/speed_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/speed_reg[1]/C
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_top_vga/u_draw_rect_ctl/speed_reg[1]/Q
                         net (fo=8, routed)           0.193     0.334    u_top_vga/u_draw_rect_ctl/speed_reg_n_0_[1]
    SLICE_X11Y10         LUT6 (Prop_lut6_I4_O)        0.045     0.379 r  u_top_vga/u_draw_rect_ctl/speed[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    u_top_vga/u_draw_rect_ctl/speed[1]_i_1_n_0
    SLICE_X11Y10         FDCE                                         r  u_top_vga/u_draw_rect_ctl/speed_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.186ns (48.336%)  route 0.199ns (51.664%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[1]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          0.199     0.340    u_top_vga/u_draw_rect_ctl/state[1]
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.045     0.385 r  u_top_vga/u_draw_rect_ctl/ypos[6]_i_1/O
                         net (fo=1, routed)           0.000     0.385    u_top_vga/u_draw_rect_ctl/ypos_nxt[6]
    SLICE_X5Y14          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.186ns (45.969%)  route 0.219ns (54.031%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[0]/C
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.219     0.360    u_top_vga/u_draw_rect_ctl/state[0]
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.045     0.405 r  u_top_vga/u_draw_rect_ctl/ypos[0]_i_1/O
                         net (fo=1, routed)           0.000     0.405    u_top_vga/u_draw_rect_ctl/ypos_nxt[0]
    SLICE_X3Y13          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.186ns (41.871%)  route 0.258ns (58.129%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[0]/C
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.258     0.399    u_top_vga/u_draw_rect_ctl/state[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.045     0.444 r  u_top_vga/u_draw_rect_ctl/ypos[1]_i_1/O
                         net (fo=1, routed)           0.000     0.444    u_top_vga/u_draw_rect_ctl/ypos_nxt[1]
    SLICE_X5Y13          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.186ns (41.705%)  route 0.260ns (58.295%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[0]/C
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.260     0.401    u_top_vga/u_draw_rect_ctl/state[0]
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.045     0.446 r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.446    u_top_vga/u_draw_rect_ctl/state_nxt[0]
    SLICE_X4Y12          FDCE                                         r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.186ns (41.108%)  route 0.266ns (58.892%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[1]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          0.266     0.407    u_top_vga/u_draw_rect_ctl/state[1]
    SLICE_X3Y13          LUT6 (Prop_lut6_I2_O)        0.045     0.452 r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.452    u_top_vga/u_draw_rect_ctl/state_nxt[1]
    SLICE_X3Y13          FDCE                                         r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.186ns (32.783%)  route 0.381ns (67.217%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[1]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          0.381     0.522    u_top_vga/u_draw_rect_ctl/state[1]
    SLICE_X7Y16          LUT6 (Prop_lut6_I3_O)        0.045     0.567 r  u_top_vga/u_draw_rect_ctl/ypos[10]_i_1/O
                         net (fo=1, routed)           0.000     0.567    u_top_vga/u_draw_rect_ctl/ypos_nxt[10]
    SLICE_X7Y16          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.147ns  (logic 3.978ns (39.205%)  route 6.169ns (60.795%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.627    -0.885    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]_0
    SLICE_X0Y18          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           6.169     5.740    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522     9.262 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.262    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.910ns  (logic 3.975ns (40.107%)  route 5.935ns (59.893%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.627    -0.885    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]_0
    SLICE_X0Y18          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           5.935     5.507    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     9.025 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.025    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.526ns  (logic 0.580ns (22.958%)  route 1.946ns (77.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.627    -0.885    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X5Y16          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  u_top_vga/u_MouseCtl/ypos_reg[7]/Q
                         net (fo=2, routed)           1.946     1.518    u_top_vga/u_draw_rect_ctl/ypos_reg[10]_0[7]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     1.642 r  u_top_vga/u_draw_rect_ctl/ypos[7]_i_1/O
                         net (fo=1, routed)           0.000     1.642    u_top_vga/u_draw_rect_ctl/ypos_nxt[7]
    SLICE_X6Y16          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.499ns  (logic 0.642ns (25.687%)  route 1.857ns (74.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.628    -0.884    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y15          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518    -0.366 r  u_top_vga/u_MouseCtl/ypos_reg[9]/Q
                         net (fo=2, routed)           1.857     1.492    u_top_vga/u_draw_rect_ctl/ypos_reg[10]_0[9]
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.124     1.616 r  u_top_vga/u_draw_rect_ctl/ypos[9]_i_1/O
                         net (fo=1, routed)           0.000     1.616    u_top_vga/u_draw_rect_ctl/ypos_nxt[9]
    SLICE_X7Y16          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.436ns  (logic 0.456ns (18.722%)  route 1.980ns (81.278%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.622    -0.890    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X7Y20          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  u_top_vga/u_MouseCtl/xpos_reg[2]/Q
                         net (fo=2, routed)           1.980     1.546    u_top_vga/u_draw_rect_ctl/mouse_xpos[2]
    SLICE_X11Y20         FDCE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.365ns  (logic 0.580ns (24.525%)  route 1.785ns (75.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.630    -0.882    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X4Y13          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  u_top_vga/u_MouseCtl/ypos_reg[0]/Q
                         net (fo=2, routed)           1.785     1.359    u_top_vga/u_draw_rect_ctl/ypos_reg[10]_0[0]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     1.483 r  u_top_vga/u_draw_rect_ctl/ypos[0]_i_1/O
                         net (fo=1, routed)           0.000     1.483    u_top_vga/u_draw_rect_ctl/ypos_nxt[0]
    SLICE_X3Y13          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.346ns  (logic 0.518ns (22.079%)  route 1.828ns (77.921%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.621    -0.891    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y21          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.518    -0.373 r  u_top_vga/u_MouseCtl/xpos_reg[4]/Q
                         net (fo=2, routed)           1.828     1.456    u_top_vga/u_draw_rect_ctl/mouse_xpos[4]
    SLICE_X8Y22          FDCE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.272ns  (logic 0.518ns (22.799%)  route 1.754ns (77.201%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.621    -0.891    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y21          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.518    -0.373 r  u_top_vga/u_MouseCtl/xpos_reg[6]/Q
                         net (fo=2, routed)           1.754     1.382    u_top_vga/u_draw_rect_ctl/mouse_xpos[6]
    SLICE_X8Y22          FDCE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.062ns  (logic 0.518ns (25.119%)  route 1.544ns (74.881%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.622    -0.890    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y20          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518    -0.372 r  u_top_vga/u_MouseCtl/xpos_reg[1]/Q
                         net (fo=2, routed)           1.544     1.173    u_top_vga/u_draw_rect_ctl/mouse_xpos[1]
    SLICE_X11Y20         FDCE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.053ns  (logic 0.456ns (22.209%)  route 1.597ns (77.791%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.622    -0.890    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X7Y20          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  u_top_vga/u_MouseCtl/xpos_reg[5]/Q
                         net (fo=2, routed)           1.597     1.164    u_top_vga/u_draw_rect_ctl/mouse_xpos[5]
    SLICE_X11Y20         FDCE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.710ns  (logic 0.418ns (58.842%)  route 0.292ns (41.157%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.502    -1.493    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y23          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.418    -1.075 r  u_top_vga/u_MouseCtl/xpos_reg[8]/Q
                         net (fo=2, routed)           0.292    -0.783    u_top_vga/u_draw_rect_ctl/mouse_xpos[8]
    SLICE_X7Y22          FDCE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.778ns  (logic 0.518ns (66.620%)  route 0.260ns (33.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.511    -1.484    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y15          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.418    -1.066 r  u_top_vga/u_MouseCtl/ypos_reg[8]/Q
                         net (fo=2, routed)           0.260    -0.807    u_top_vga/u_draw_rect_ctl/ypos_reg[10]_0[8]
    SLICE_X7Y16          LUT6 (Prop_lut6_I0_O)        0.100    -0.707 r  u_top_vga/u_draw_rect_ctl/ypos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.707    u_top_vga/u_draw_rect_ctl/ypos_nxt[8]
    SLICE_X7Y16          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.822ns  (logic 0.467ns (56.818%)  route 0.355ns (43.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.512    -1.483    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X4Y14          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.367    -1.116 r  u_top_vga/u_MouseCtl/ypos_reg[2]/Q
                         net (fo=2, routed)           0.355    -0.761    u_top_vga/u_draw_rect_ctl/ypos_reg[10]_0[2]
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.100    -0.661 r  u_top_vga/u_draw_rect_ctl/ypos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.661    u_top_vga/u_draw_rect_ctl/ypos_nxt[2]
    SLICE_X5Y13          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.830ns  (logic 0.467ns (56.285%)  route 0.363ns (43.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.510    -1.485    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X5Y16          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.367    -1.118 r  u_top_vga/u_MouseCtl/ypos_reg[5]/Q
                         net (fo=2, routed)           0.363    -0.755    u_top_vga/u_draw_rect_ctl/ypos_reg[10]_0[5]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.100    -0.655 r  u_top_vga/u_draw_rect_ctl/ypos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.655    u_top_vga/u_draw_rect_ctl/ypos_nxt[5]
    SLICE_X6Y16          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.951ns  (logic 0.418ns (43.945%)  route 0.533ns (56.055%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.505    -1.490    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y21          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.418    -1.072 r  u_top_vga/u_MouseCtl/xpos_reg[10]/Q
                         net (fo=2, routed)           0.533    -0.539    u_top_vga/u_draw_rect_ctl/mouse_xpos[10]
    SLICE_X7Y22          FDCE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.952ns  (logic 0.467ns (49.057%)  route 0.485ns (50.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.512    -1.483    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X4Y14          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.367    -1.116 r  u_top_vga/u_MouseCtl/ypos_reg[3]/Q
                         net (fo=2, routed)           0.485    -0.631    u_top_vga/u_draw_rect_ctl/ypos_reg[10]_0[3]
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.100    -0.531 r  u_top_vga/u_draw_rect_ctl/ypos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.531    u_top_vga/u_draw_rect_ctl/ypos_nxt[3]
    SLICE_X5Y13          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.995ns  (logic 0.467ns (46.947%)  route 0.528ns (53.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.512    -1.483    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X4Y13          FDRE                                         r  u_top_vga/u_MouseCtl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.367    -1.116 r  u_top_vga/u_MouseCtl/left_reg/Q
                         net (fo=1, routed)           0.528    -0.588    u_top_vga/u_draw_rect_ctl/mouse_left
    SLICE_X4Y12          LUT4 (Prop_lut4_I1_O)        0.100    -0.488 r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.488    u_top_vga/u_draw_rect_ctl/state_nxt[0]
    SLICE_X4Y12          FDCE                                         r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.002ns  (logic 0.518ns (51.679%)  route 0.484ns (48.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.511    -1.484    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y15          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.418    -1.066 r  u_top_vga/u_MouseCtl/ypos_reg[6]/Q
                         net (fo=2, routed)           0.484    -0.582    u_top_vga/u_draw_rect_ctl/ypos_reg[10]_0[6]
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.100    -0.482 r  u_top_vga/u_draw_rect_ctl/ypos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.482    u_top_vga/u_draw_rect_ctl/ypos_nxt[6]
    SLICE_X5Y14          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.015ns  (logic 0.418ns (41.170%)  route 0.597ns (58.830%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.505    -1.490    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y21          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.418    -1.072 r  u_top_vga/u_MouseCtl/xpos_reg[11]/Q
                         net (fo=2, routed)           0.597    -0.475    u_top_vga/u_draw_rect_ctl/mouse_xpos[11]
    SLICE_X7Y22          FDCE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.129ns  (logic 0.467ns (41.381%)  route 0.662ns (58.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.510    -1.485    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X5Y16          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.367    -1.118 r  u_top_vga/u_MouseCtl/ypos_reg[10]/Q
                         net (fo=2, routed)           0.662    -0.457    u_top_vga/u_draw_rect_ctl/ypos_reg[10]_0[10]
    SLICE_X7Y16          LUT6 (Prop_lut6_I0_O)        0.100    -0.357 r  u_top_vga/u_draw_rect_ctl/ypos[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    u_top_vga/u_draw_rect_ctl/ypos_nxt[10]
    SLICE_X7Y16          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.666    11.654    clk40MHz
    OLOGIC_X1Y93         ODDR                                         f  pclk_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472    12.126 r  pclk_oddr/Q
                         net (fo=1, routed)           0.001    12.127    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.632 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000    15.632    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.541ns  (logic 4.124ns (63.059%)  route 2.416ns (36.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.625    -0.887    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X1Y29          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/Q
                         net (fo=1, routed)           2.416     1.949    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.705     5.654 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.654    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.215ns  (logic 4.111ns (66.152%)  route 2.104ns (33.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.624    -0.888    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X1Y28          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[9]/Q
                         net (fo=1, routed)           2.104     1.635    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.692     5.327 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.327    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_char/out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.271ns  (logic 4.152ns (66.217%)  route 2.118ns (33.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.556    -0.956    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X12Y29         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.478    -0.478 r  u_top_vga/u_draw_rect_char/out\\.vsync_reg/Q
                         net (fo=1, routed)           2.118     1.641    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.674     5.315 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.315    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.179ns  (logic 4.115ns (66.595%)  route 2.064ns (33.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.624    -0.888    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X1Y28          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]/Q
                         net (fo=1, routed)           2.064     1.595    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.696     5.291 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.291    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.042ns  (logic 4.123ns (68.241%)  route 1.919ns (31.759%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.624    -0.888    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X1Y28          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[6]/Q
                         net (fo=1, routed)           1.919     1.450    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.704     5.154 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.154    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.016ns  (logic 3.961ns (65.843%)  route 2.055ns (34.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.625    -0.887    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X1Y29          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/Q
                         net (fo=1, routed)           2.055     1.624    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505     5.130 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.130    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.993ns  (logic 3.977ns (66.359%)  route 2.016ns (33.641%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.624    -0.888    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X1Y28          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[4]/Q
                         net (fo=1, routed)           2.016     1.585    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     5.105 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.105    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_char/out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.051ns  (logic 3.953ns (65.318%)  route 2.099ns (34.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.556    -0.956    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X11Y29         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  u_top_vga/u_draw_rect_char/out\\.hsync_reg/Q
                         net (fo=1, routed)           2.099     1.599    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.096 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.096    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.848ns  (logic 3.980ns (68.057%)  route 1.868ns (31.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.625    -0.887    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X1Y29          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[10]/Q
                         net (fo=1, routed)           1.868     1.437    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     4.961 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.961    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk_oddr/C
                            (rising edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.384ns  (logic 1.383ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.585    -0.596    clk40MHz
    OLOGIC_X1Y93         ODDR                                         r  pclk_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.177    -0.419 r  pclk_oddr/Q
                         net (fo=1, routed)           0.001    -0.418    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     0.788 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     0.788    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.687ns  (logic 1.345ns (79.692%)  route 0.343ns (20.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.586    -0.595    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X1Y29          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]/Q
                         net (fo=1, routed)           0.343    -0.112    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.092 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.092    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.338ns (79.158%)  route 0.352ns (20.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.585    -0.596    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X1Y28          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[0]/Q
                         net (fo=1, routed)           0.352    -0.103    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.093 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.093    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.346ns (78.650%)  route 0.365ns (21.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.585    -0.596    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X1Y28          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/Q
                         net (fo=1, routed)           0.365    -0.090    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.114 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.114    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.718ns  (logic 1.361ns (79.189%)  route 0.358ns (20.811%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.585    -0.596    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X1Y28          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[2]/Q
                         net (fo=1, routed)           0.358    -0.098    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.122 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.122    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.367ns (76.772%)  route 0.413ns (23.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.586    -0.595    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X1Y29          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[3]/Q
                         net (fo=1, routed)           0.413    -0.041    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.185 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.185    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.366ns (76.225%)  route 0.426ns (23.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.586    -0.595    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X1Y29          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[10]/Q
                         net (fo=1, routed)           0.426    -0.028    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.197 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.197    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.363ns (74.678%)  route 0.462ns (25.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.585    -0.596    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X1Y28          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[4]/Q
                         net (fo=1, routed)           0.462     0.007    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.229 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.229    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_char/out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.339ns (71.574%)  route 0.532ns (28.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.557    -0.624    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X11Y29         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_draw_rect_char/out\\.hsync_reg/Q
                         net (fo=1, routed)           0.532     0.048    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.246 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.246    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.348ns (73.174%)  route 0.494ns (26.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.586    -0.595    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X1Y29          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/Q
                         net (fo=1, routed)           0.494     0.040    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.246 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.246    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u_clk_wiz_0/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHz_clk_wiz_0

Max Delay           107 Endpoints
Min Delay           107 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 1.591ns (24.816%)  route 4.821ns (75.184%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=462, routed)         3.457     4.899    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.150     5.049 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           1.364     6.412    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC
    SLICE_X2Y16          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.512    -1.483    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]_0
    SLICE_X2Y16          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 1.591ns (24.816%)  route 4.821ns (75.184%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=462, routed)         3.457     4.899    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.150     5.049 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           1.364     6.412    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC
    SLICE_X2Y16          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.512    -1.483    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]_0
    SLICE_X2Y16          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/err_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.125ns  (logic 1.591ns (25.982%)  route 4.533ns (74.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=462, routed)         3.457     4.899    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.150     5.049 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           1.076     6.125    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC
    SLICE_X0Y18          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/err_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.509    -1.486    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]_0
    SLICE_X0Y18          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/err_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.125ns  (logic 1.591ns (25.982%)  route 4.533ns (74.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=462, routed)         3.457     4.899    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.150     5.049 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           1.076     6.125    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC
    SLICE_X0Y18          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.509    -1.486    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]_0
    SLICE_X0Y18          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.125ns  (logic 1.591ns (25.982%)  route 4.533ns (74.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=462, routed)         3.457     4.899    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.150     5.049 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           1.076     6.125    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC
    SLICE_X0Y18          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.509    -1.486    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]_0
    SLICE_X0Y18          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/read_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.125ns  (logic 1.591ns (25.982%)  route 4.533ns (74.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=462, routed)         3.457     4.899    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.150     5.049 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           1.076     6.125    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC
    SLICE_X0Y18          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/read_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.509    -1.486    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]_0
    SLICE_X0Y18          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/read_data_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.781ns  (logic 1.696ns (29.344%)  route 4.085ns (70.656%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           3.822     5.270    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X1Y15          LUT3 (Prop_lut3_I1_O)        0.124     5.394 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_2/O
                         net (fo=1, routed)           0.263     5.657    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_2_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I4_O)        0.124     5.781 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     5.781    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.513    -1.482    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]_0
    SLICE_X1Y15          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/write_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.684ns  (logic 1.591ns (27.996%)  route 4.093ns (72.004%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=462, routed)         3.457     4.899    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.150     5.049 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.635     5.684    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_0
    SLICE_X1Y21          FDRE                                         r  u_top_vga/u_MouseCtl/write_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.507    -1.488    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X1Y21          FDRE                                         r  u_top_vga/u_MouseCtl/write_data_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.648ns  (logic 1.572ns (27.840%)  route 4.076ns (72.160%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.076     5.524    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X1Y12          LUT6 (Prop_lut6_I1_O)        0.124     5.648 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     5.648    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[3]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.515    -1.480    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]_0
    SLICE_X1Y12          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.589ns  (logic 1.700ns (30.415%)  route 3.889ns (69.585%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           3.445     4.897    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X0Y28          LUT3 (Prop_lut3_I1_O)        0.124     5.021 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_2/O
                         net (fo=1, routed)           0.444     5.465    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_2_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I4_O)        0.124     5.589 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     5.589    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.507    -1.488    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]_0
    SLICE_X0Y28          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.210ns (32.665%)  route 0.432ns (67.335%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=462, routed)         0.432     0.641    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X2Y13          FDCE                                         f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.861    -0.829    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]_0
    SLICE_X2Y13          FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.210ns (32.665%)  route 0.432ns (67.335%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=462, routed)         0.432     0.641    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X2Y13          FDCE                                         f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.861    -0.829    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]_0
    SLICE_X2Y13          FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/y_inc_reg[2]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.210ns (23.744%)  route 0.673ns (76.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=462, routed)         0.673     0.882    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X6Y17          FDCE                                         f  u_top_vga/u_MouseCtl/y_inc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.856    -0.834    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y17          FDCE                                         r  u_top_vga/u_MouseCtl/y_inc_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[30]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.210ns (21.983%)  route 0.744ns (78.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=462, routed)         0.744     0.953    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X7Y18          FDCE                                         f  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.855    -0.835    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X7Y18          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[30]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[31]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.210ns (21.983%)  route 0.744ns (78.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=462, routed)         0.744     0.953    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X7Y18          FDCE                                         f  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.855    -0.835    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X7Y18          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[31]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/left_down_reg/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.210ns (21.983%)  route 0.744ns (78.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=462, routed)         0.744     0.953    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X6Y18          FDCE                                         f  u_top_vga/u_MouseCtl/left_down_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.855    -0.835    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y18          FDCE                                         r  u_top_vga/u_MouseCtl/left_down_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/x_new_reg/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.210ns (21.983%)  route 0.744ns (78.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=462, routed)         0.744     0.953    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X7Y18          FDCE                                         f  u_top_vga/u_MouseCtl/x_new_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.855    -0.835    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X7Y18          FDCE                                         r  u_top_vga/u_MouseCtl/x_new_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/x_overflow_reg/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.210ns (21.983%)  route 0.744ns (78.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=462, routed)         0.744     0.953    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X6Y18          FDCE                                         f  u_top_vga/u_MouseCtl/x_overflow_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.855    -0.835    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y18          FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/x_sign_reg/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.210ns (21.983%)  route 0.744ns (78.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=462, routed)         0.744     0.953    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X6Y18          FDCE                                         f  u_top_vga/u_MouseCtl/x_sign_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.855    -0.835    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y18          FDCE                                         r  u_top_vga/u_MouseCtl/x_sign_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/y_overflow_reg/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.210ns (21.983%)  route 0.744ns (78.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=462, routed)         0.744     0.953    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X6Y18          FDCE                                         f  u_top_vga/u_MouseCtl/y_overflow_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.855    -0.835    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[16]_0
    SLICE_X6Y18          FDCE                                         r  u_top_vga/u_MouseCtl/y_overflow_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk40MHz_clk_wiz_0

Max Delay           387 Endpoints
Min Delay           387 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/out\\.rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.262ns  (logic 2.014ns (24.381%)  route 6.248ns (75.619%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=462, routed)         5.049     6.490    u_top_vga/u_vga_timing/v_counter/btnC_IBUF
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.124     6.614 r  u_top_vga/u_vga_timing/v_counter/out\\.rgb[7]_i_3/O
                         net (fo=1, routed)           0.548     7.162    u_top_vga/u_vga_timing/v_counter/out\\.rgb[7]_i_3_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I2_O)        0.117     7.279 r  u_top_vga/u_vga_timing/v_counter/out\\.rgb[7]_i_1/O
                         net (fo=2, routed)           0.650     7.930    u_top_vga/u_vga_timing/v_counter/D[3]
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.332     8.262 r  u_top_vga/u_vga_timing/v_counter/out\\.rgb[5]_i_1/O
                         net (fo=1, routed)           0.000     8.262    u_top_vga/u_draw_bg/D[3]
    SLICE_X11Y28         FDRE                                         r  u_top_vga/u_draw_bg/out\\.rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.439    -1.556    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X11Y28         FDRE                                         r  u_top_vga/u_draw_bg/out\\.rgb_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.811ns  (logic 1.682ns (21.537%)  route 6.129ns (78.463%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=462, routed)         5.049     6.490    u_top_vga/u_vga_timing/v_counter/btnC_IBUF
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.124     6.614 r  u_top_vga/u_vga_timing/v_counter/out\\.rgb[7]_i_3/O
                         net (fo=1, routed)           0.548     7.162    u_top_vga/u_vga_timing/v_counter/out\\.rgb[7]_i_3_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I2_O)        0.117     7.279 r  u_top_vga/u_vga_timing/v_counter/out\\.rgb[7]_i_1/O
                         net (fo=2, routed)           0.532     7.811    u_top_vga/u_draw_bg/D[5]
    SLICE_X11Y27         FDRE                                         r  u_top_vga/u_draw_bg/out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.437    -1.558    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X11Y27         FDRE                                         r  u_top_vga/u_draw_bg/out\\.rgb_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/out\\.rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.528ns  (logic 1.689ns (22.440%)  route 5.839ns (77.560%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=462, routed)         4.852     6.294    u_top_vga/u_vga_timing/h_counter/btnC_IBUF
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124     6.418 r  u_top_vga/u_vga_timing/h_counter/out\\.rgb[11]_i_1__0/O
                         net (fo=2, routed)           0.986     7.404    u_top_vga/u_vga_timing/h_counter/D[3]
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.528 r  u_top_vga/u_vga_timing/h_counter/out\\.rgb[9]_i_1/O
                         net (fo=1, routed)           0.000     7.528    u_top_vga/u_draw_bg/D[6]
    SLICE_X10Y28         FDRE                                         r  u_top_vga/u_draw_bg/out\\.rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.439    -1.556    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X10Y28         FDRE                                         r  u_top_vga/u_draw_bg/out\\.rgb_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 1.689ns (22.881%)  route 5.694ns (77.119%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=462, routed)         3.457     4.899    u_top_vga/u_draw_rect_char/u_delay_vga/btnC_IBUF
    SLICE_X5Y23          LUT3 (Prop_lut3_I0_O)        0.124     5.023 r  u_top_vga/u_draw_rect_char/u_delay_vga/out\\.rgb[11]_i_5__0/O
                         net (fo=1, routed)           0.997     6.020    u_top_vga/u_draw_rect_char/u_delay_vga/out\\.rgb[11]_i_5__0_n_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I4_O)        0.124     6.144 r  u_top_vga/u_draw_rect_char/u_delay_vga/out\\.rgb[11]_i_1__1/O
                         net (fo=12, routed)          1.239     7.383    u_top_vga/u_draw_rect_char/u_delay_vga_n_0
    SLICE_X1Y29          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.508    -1.487    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X1Y29          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 1.689ns (22.881%)  route 5.694ns (77.119%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=462, routed)         3.457     4.899    u_top_vga/u_draw_rect_char/u_delay_vga/btnC_IBUF
    SLICE_X5Y23          LUT3 (Prop_lut3_I0_O)        0.124     5.023 r  u_top_vga/u_draw_rect_char/u_delay_vga/out\\.rgb[11]_i_5__0/O
                         net (fo=1, routed)           0.997     6.020    u_top_vga/u_draw_rect_char/u_delay_vga/out\\.rgb[11]_i_5__0_n_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I4_O)        0.124     6.144 r  u_top_vga/u_draw_rect_char/u_delay_vga/out\\.rgb[11]_i_1__1/O
                         net (fo=12, routed)          1.239     7.383    u_top_vga/u_draw_rect_char/u_delay_vga_n_0
    SLICE_X1Y29          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.508    -1.487    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X1Y29          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 1.689ns (22.881%)  route 5.694ns (77.119%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=462, routed)         3.457     4.899    u_top_vga/u_draw_rect_char/u_delay_vga/btnC_IBUF
    SLICE_X5Y23          LUT3 (Prop_lut3_I0_O)        0.124     5.023 r  u_top_vga/u_draw_rect_char/u_delay_vga/out\\.rgb[11]_i_5__0/O
                         net (fo=1, routed)           0.997     6.020    u_top_vga/u_draw_rect_char/u_delay_vga/out\\.rgb[11]_i_5__0_n_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I4_O)        0.124     6.144 r  u_top_vga/u_draw_rect_char/u_delay_vga/out\\.rgb[11]_i_1__1/O
                         net (fo=12, routed)          1.239     7.383    u_top_vga/u_draw_rect_char/u_delay_vga_n_0
    SLICE_X1Y29          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.508    -1.487    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X1Y29          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 1.689ns (22.881%)  route 5.694ns (77.119%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=462, routed)         3.457     4.899    u_top_vga/u_draw_rect_char/u_delay_vga/btnC_IBUF
    SLICE_X5Y23          LUT3 (Prop_lut3_I0_O)        0.124     5.023 r  u_top_vga/u_draw_rect_char/u_delay_vga/out\\.rgb[11]_i_5__0/O
                         net (fo=1, routed)           0.997     6.020    u_top_vga/u_draw_rect_char/u_delay_vga/out\\.rgb[11]_i_5__0_n_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I4_O)        0.124     6.144 r  u_top_vga/u_draw_rect_char/u_delay_vga/out\\.rgb[11]_i_1__1/O
                         net (fo=12, routed)          1.239     7.383    u_top_vga/u_draw_rect_char/u_delay_vga_n_0
    SLICE_X1Y29          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.508    -1.487    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X1Y29          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 1.689ns (22.881%)  route 5.694ns (77.119%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=462, routed)         3.457     4.899    u_top_vga/u_draw_rect_char/u_delay_vga/btnC_IBUF
    SLICE_X5Y23          LUT3 (Prop_lut3_I0_O)        0.124     5.023 r  u_top_vga/u_draw_rect_char/u_delay_vga/out\\.rgb[11]_i_5__0/O
                         net (fo=1, routed)           0.997     6.020    u_top_vga/u_draw_rect_char/u_delay_vga/out\\.rgb[11]_i_5__0_n_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I4_O)        0.124     6.144 r  u_top_vga/u_draw_rect_char/u_delay_vga/out\\.rgb[11]_i_1__1/O
                         net (fo=12, routed)          1.239     7.383    u_top_vga/u_draw_rect_char/u_delay_vga_n_0
    SLICE_X1Y29          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.508    -1.487    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X1Y29          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/out\\.rgb_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.317ns  (logic 1.593ns (21.776%)  route 5.723ns (78.224%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=462, routed)         5.049     6.490    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.152     6.642 r  u_top_vga/u_draw_rect/out\\.rgb[11]_i_1/O
                         net (fo=12, routed)          0.674     7.317    u_top_vga/u_draw_rect/out\\.rgb[11]_i_1_n_0
    SLICE_X9Y24          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.433    -1.562    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X9Y24          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/out\\.rgb_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.317ns  (logic 1.593ns (21.776%)  route 5.723ns (78.224%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=462, routed)         5.049     6.490    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.152     6.642 r  u_top_vga/u_draw_rect/out\\.rgb[11]_i_1/O
                         net (fo=12, routed)          0.674     7.317    u_top_vga/u_draw_rect/out\\.rgb[11]_i_1_n_0
    SLICE_X9Y24          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         1.433    -1.562    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X9Y24          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/xpos_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect/x_pos_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/xpos_reg[7]/C
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_top_vga/u_draw_rect_ctl/xpos_reg[7]/Q
                         net (fo=1, routed)           0.116     0.244    u_top_vga/u_draw_rect/x_pos_sync_reg[11]_0[7]
    SLICE_X10Y20         FDRE                                         r  u_top_vga/u_draw_rect/x_pos_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.825    -0.865    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X10Y20         FDRE                                         r  u_top_vga/u_draw_rect/x_pos_sync_reg[7]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/xpos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect/x_pos_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/xpos_reg[5]/C
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_top_vga/u_draw_rect_ctl/xpos_reg[5]/Q
                         net (fo=1, routed)           0.119     0.247    u_top_vga/u_draw_rect/x_pos_sync_reg[11]_0[5]
    SLICE_X10Y20         FDRE                                         r  u_top_vga/u_draw_rect/x_pos_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.825    -0.865    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X10Y20         FDRE                                         r  u_top_vga/u_draw_rect/x_pos_sync_reg[5]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/xpos_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect/x_pos_sync_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/xpos_reg[8]/C
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_top_vga/u_draw_rect_ctl/xpos_reg[8]/Q
                         net (fo=1, routed)           0.112     0.253    u_top_vga/u_draw_rect/x_pos_sync_reg[11]_0[8]
    SLICE_X7Y23          FDRE                                         r  u_top_vga/u_draw_rect/x_pos_sync_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.849    -0.841    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X7Y23          FDRE                                         r  u_top_vga/u_draw_rect/x_pos_sync_reg[8]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/xpos_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect/x_pos_sync_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/xpos_reg[9]/C
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_top_vga/u_draw_rect_ctl/xpos_reg[9]/Q
                         net (fo=1, routed)           0.112     0.253    u_top_vga/u_draw_rect/x_pos_sync_reg[11]_0[9]
    SLICE_X7Y23          FDRE                                         r  u_top_vga/u_draw_rect/x_pos_sync_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.849    -0.841    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X7Y23          FDRE                                         r  u_top_vga/u_draw_rect/x_pos_sync_reg[9]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/xpos_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect/x_pos_sync_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/xpos_reg[10]/C
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_top_vga/u_draw_rect_ctl/xpos_reg[10]/Q
                         net (fo=1, routed)           0.164     0.305    u_top_vga/u_draw_rect/x_pos_sync_reg[11]_0[10]
    SLICE_X7Y23          FDRE                                         r  u_top_vga/u_draw_rect/x_pos_sync_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.849    -0.841    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X7Y23          FDRE                                         r  u_top_vga/u_draw_rect/x_pos_sync_reg[10]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/xpos_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect/x_pos_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.740%)  route 0.141ns (46.260%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/xpos_reg[6]/C
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_top_vga/u_draw_rect_ctl/xpos_reg[6]/Q
                         net (fo=1, routed)           0.141     0.305    u_top_vga/u_draw_rect/x_pos_sync_reg[11]_0[6]
    SLICE_X8Y23          FDRE                                         r  u_top_vga/u_draw_rect/x_pos_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.821    -0.869    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X8Y23          FDRE                                         r  u_top_vga/u_draw_rect/x_pos_sync_reg[6]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/xpos_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect/x_pos_sync_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.586%)  route 0.168ns (54.414%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/xpos_reg[11]/C
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_top_vga/u_draw_rect_ctl/xpos_reg[11]/Q
                         net (fo=1, routed)           0.168     0.309    u_top_vga/u_draw_rect/x_pos_sync_reg[11]_0[11]
    SLICE_X6Y22          FDRE                                         r  u_top_vga/u_draw_rect/x_pos_sync_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.851    -0.839    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X6Y22          FDRE                                         r  u_top_vga/u_draw_rect/x_pos_sync_reg[11]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/xpos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect/x_pos_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.559%)  route 0.168ns (54.441%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/xpos_reg[0]/C
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_top_vga/u_draw_rect_ctl/xpos_reg[0]/Q
                         net (fo=1, routed)           0.168     0.309    u_top_vga/u_draw_rect/x_pos_sync_reg[11]_0[0]
    SLICE_X10Y20         FDRE                                         r  u_top_vga/u_draw_rect/x_pos_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.825    -0.865    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X10Y20         FDRE                                         r  u_top_vga/u_draw_rect/x_pos_sync_reg[0]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/xpos_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect/x_pos_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/xpos_reg[1]/C
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_top_vga/u_draw_rect_ctl/xpos_reg[1]/Q
                         net (fo=1, routed)           0.170     0.311    u_top_vga/u_draw_rect/x_pos_sync_reg[11]_0[1]
    SLICE_X10Y20         FDRE                                         r  u_top_vga/u_draw_rect/x_pos_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.825    -0.865    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X10Y20         FDRE                                         r  u_top_vga/u_draw_rect/x_pos_sync_reg[1]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/xpos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_draw_rect/x_pos_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.803%)  route 0.232ns (62.197%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/xpos_reg[2]/C
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_top_vga/u_draw_rect_ctl/xpos_reg[2]/Q
                         net (fo=1, routed)           0.232     0.373    u_top_vga/u_draw_rect/x_pos_sync_reg[11]_0[2]
    SLICE_X10Y20         FDRE                                         r  u_top_vga/u_draw_rect/x_pos_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=458, routed)         0.825    -0.865    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X10Y20         FDRE                                         r  u_top_vga/u_draw_rect/x_pos_sync_reg[2]/C





