

================================================================
== Vivado HLS Report for 'conv_last'
================================================================
* Date:           Sat Dec 15 03:40:54 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  9540609|  9540609|  9540609|  9540609|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  9540608|  9540608|     18634|          -|          -|   512|    no    |
        | + Loop 1.1          |    18632|    18632|      4658|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1      |     4656|     4656|      1164|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1  |     1152|     1152|         6|          -|          -|   192|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     577|    426|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    179|
|Register         |        -|      -|     291|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     868|    605|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |p_Val2_96_fu_420_p2             |     *    |      0|    0|  62|           8|           8|
    |ci_8_fu_373_p2                  |     +    |      0|   29|  13|           8|           1|
    |co_23_fu_233_p2                 |     +    |      0|   35|  15|          10|           1|
    |h_22_fu_292_p2                  |     +    |      0|   14|   9|           3|           1|
    |p_Val2_94_fu_650_p2             |     +    |      0|   32|  14|           9|           9|
    |p_Val2_97_fu_446_p2             |     +    |      0|   53|  21|          16|          16|
    |p_Val2_99_fu_480_p2             |     +    |      0|   29|  13|           8|           8|
    |result_V_fu_664_p2              |     +    |      0|   29|  13|           8|           8|
    |tmp_287_fu_348_p2               |     +    |      0|  104|  38|          33|          33|
    |tmp_341_fu_306_p2               |     +    |      0|   44|  18|          13|          13|
    |tmp_342_fu_335_p2               |     +    |      0|   50|  20|          15|          15|
    |tmp_344_fu_391_p2               |     +    |      0|   38|  16|          11|          11|
    |tmp_345_fu_404_p2               |     +    |      0|   44|  18|          13|          13|
    |w_22_fu_325_p2                  |     +    |      0|   14|   9|           3|           1|
    |tmp_339_fu_268_p2               |     -    |      0|   62|  24|          19|          19|
    |brmerge40_demorgan_i_fu_585_p2  |    and   |      0|    0|   2|           1|           1|
    |carry_fu_500_p2                 |    and   |      0|    0|   2|           1|           1|
    |overflow_fu_579_p2              |    and   |      0|    0|   2|           1|           1|
    |p_38_i_i_fu_558_p2              |    and   |      0|    0|   2|           1|           1|
    |p_41_i_i_fu_546_p2              |    and   |      0|    0|   2|           1|           1|
    |underflow_14_fu_683_p2          |    and   |      0|    0|   2|           1|           1|
    |underflow_fu_602_p2             |    and   |      0|    0|   2|           1|           1|
    |Range1_all_ones_fu_523_p2       |   icmp   |      0|    0|   1|           2|           2|
    |Range1_all_zeros_fu_528_p2      |   icmp   |      0|    0|   1|           2|           1|
    |exitcond1_fu_319_p2             |   icmp   |      0|    0|   2|           3|           4|
    |exitcond8_fu_227_p2             |   icmp   |      0|    0|   6|          10|          11|
    |exitcond9_fu_286_p2             |   icmp   |      0|    0|   2|           3|           4|
    |exitcond_fu_367_p2              |   icmp   |      0|    0|   4|           8|           8|
    |tmp_197_fu_728_p2               |   icmp   |      0|    0|   4|           8|           1|
    |brmerge9_fu_697_p2              |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i5_fu_569_p2          |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_i_fu_607_p2         |    or    |      0|    0|   2|           1|           1|
    |tmp2_demorgan_fu_590_p2         |    or    |      0|    0|   2|           1|           1|
    |tmp3_fu_613_p2                  |    or    |      0|    0|   2|           1|           1|
    |underflow_not_fu_617_p2         |    or    |      0|    0|   2|           1|           1|
    |deleted_ones_fu_551_p3          |  select  |      0|    0|   2|           1|           1|
    |deleted_zeros_fu_533_p3         |  select  |      0|    0|   2|           1|           1|
    |p_Val2_104_mux_fu_622_p3        |  select  |      0|    0|   8|           1|           7|
    |p_Val2_s_95_fu_628_p3           |  select  |      0|    0|   9|           1|           9|
    |p_result_V_fu_709_p3            |  select  |      0|    0|   9|           1|           9|
    |p_s_fu_734_p3                   |  select  |      0|    0|   7|           1|           7|
    |result_1_fu_716_p3              |  select  |      0|    0|   8|           1|           8|
    |result_V_mux_fu_702_p3          |  select  |      0|    0|   8|           1|           7|
    |sum_V_fu_634_p3                 |  select  |      0|    0|   8|           1|           8|
    |brmerge_i_i_fu_688_p2           |    xor   |      0|    0|   2|           1|           1|
    |isneg_not_fu_692_p2             |    xor   |      0|    0|   2|           1|           2|
    |p_not_i_i_fu_563_p2             |    xor   |      0|    0|   2|           1|           2|
    |tmp2_fu_596_p2                  |    xor   |      0|    0|   2|           1|           2|
    |tmp_196_fu_678_p2               |    xor   |      0|    0|   2|           1|           2|
    |tmp_201_fu_494_p2               |    xor   |      0|    0|   2|           1|           2|
    |tmp_202_fu_540_p2               |    xor   |      0|    0|   2|           1|           2|
    |tmp_203_fu_574_p2               |    xor   |      0|    0|   2|           1|           2|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |Total                           |          |      0|  577| 426|         243|         273|
    +--------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  107|         21|    1|         21|
    |ap_sig_ioackin_m_axi_weight_V_ARREADY  |    9|          2|    1|          2|
    |ci_reg_212                             |    9|          2|    8|         16|
    |co_reg_166                             |    9|          2|   10|         20|
    |h_reg_177                              |    9|          2|    3|          6|
    |p_Val2_s_reg_200                       |    9|          2|    8|         16|
    |w_reg_188                              |    9|          2|    3|          6|
    |weight_V_blk_n_AR                      |    9|          2|    1|          2|
    |weight_V_blk_n_R                       |    9|          2|    1|          2|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  179|         37|   36|         91|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  20|   0|   20|          0|
    |ap_reg_ioackin_m_axi_weight_V_ARREADY  |   1|   0|    1|          0|
    |bias_V_addr_reg_768                    |   9|   0|    9|          0|
    |brmerge40_demorgan_i_reg_895           |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_905                  |   1|   0|    1|          0|
    |carry_reg_872                          |   1|   0|    1|          0|
    |ci_8_reg_818                           |   8|   0|    8|          0|
    |ci_reg_212                             |   8|   0|    8|          0|
    |co_23_reg_753                          |  10|   0|   10|          0|
    |co_reg_166                             |  10|   0|   10|          0|
    |h_22_reg_776                           |   3|   0|    3|          0|
    |h_reg_177                              |   3|   0|    3|          0|
    |input_V_load_reg_833                   |   8|   0|    8|          0|
    |isneg_reg_915                          |   1|   0|    1|          0|
    |newsignbit_14_reg_928                  |   1|   0|    1|          0|
    |newsignbit_reg_866                     |   1|   0|    1|          0|
    |output_V_addr_reg_799                  |  13|   0|   13|          0|
    |p_38_i_i_reg_885                       |   1|   0|    1|          0|
    |p_Val2_96_reg_838                      |  16|   0|   16|          0|
    |p_Val2_97_reg_848                      |  16|   0|   16|          0|
    |p_Val2_99_reg_860                      |   8|   0|    8|          0|
    |p_Val2_s_reg_200                       |   8|   0|    8|          0|
    |result_V_reg_922                       |   8|   0|    8|          0|
    |sext_cast_reg_745                      |  33|   0|   33|          0|
    |signbit_reg_853                        |   1|   0|    1|          0|
    |tmp_182_reg_879                        |   2|   0|    2|          0|
    |tmp_193_cast1_reg_810                  |   3|   0|   13|         10|
    |tmp_197_reg_940                        |   1|   0|    1|          0|
    |tmp_203_reg_890                        |   1|   0|    1|          0|
    |tmp_291_reg_935                        |   7|   0|    7|          0|
    |tmp_293_reg_843                        |   1|   0|    1|          0|
    |tmp_339_reg_758                        |  13|   0|   19|          6|
    |tmp_422_cast_reg_763                   |  10|   0|   13|          3|
    |tmp_425_cast_reg_786                   |  13|   0|   15|          2|
    |tmp_cast1_reg_781                      |   3|   0|   11|          8|
    |underflow_reg_900                      |   1|   0|    1|          0|
    |w_22_reg_794                           |   3|   0|    3|          0|
    |w_reg_188                              |   3|   0|    3|          0|
    |weight_V_addr_read_reg_828             |   8|   0|    8|          0|
    |weight_V_addr_reg_804                  |  32|   0|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 291|   0|  320|         29|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |      conv_last      | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |      conv_last      | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |      conv_last      | return value |
|ap_done                  | out |    1| ap_ctrl_hs |      conv_last      | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |      conv_last      | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |      conv_last      | return value |
|input_V_address0         | out |   12|  ap_memory |       input_V       |     array    |
|input_V_ce0              | out |    1|  ap_memory |       input_V       |     array    |
|input_V_q0               |  in |    8|  ap_memory |       input_V       |     array    |
|m_axi_weight_V_AWVALID   | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWREADY   |  in |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWADDR    | out |   32|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWID      | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWLEN     | out |   32|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWSIZE    | out |    3|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWBURST   | out |    2|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWLOCK    | out |    2|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWCACHE   | out |    4|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWPROT    | out |    3|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWQOS     | out |    4|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWREGION  | out |    4|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWUSER    | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_WVALID    | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_WREADY    |  in |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_WDATA     | out |    8|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_WSTRB     | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_WLAST     | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_WID       | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_WUSER     | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARVALID   | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARREADY   |  in |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARADDR    | out |   32|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARID      | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARLEN     | out |   32|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARSIZE    | out |    3|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARBURST   | out |    2|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARLOCK    | out |    2|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARCACHE   | out |    4|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARPROT    | out |    3|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARQOS     | out |    4|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARREGION  | out |    4|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARUSER    | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_RVALID    |  in |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_RREADY    | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_RDATA     |  in |    8|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_RLAST     |  in |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_RID       |  in |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_RUSER     |  in |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_RRESP     |  in |    2|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_BVALID    |  in |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_BREADY    | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_BRESP     |  in |    2|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_BID       |  in |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_BUSER     |  in |    1|    m_axi   |       weight_V      |    pointer   |
|conv_last_weight_V9      |  in |   32|   ap_none  | conv_last_weight_V9 |    scalar    |
|bias_V_address0          | out |    9|  ap_memory |        bias_V       |     array    |
|bias_V_ce0               | out |    1|  ap_memory |        bias_V       |     array    |
|bias_V_q0                |  in |    8|  ap_memory |        bias_V       |     array    |
|output_V_address0        | out |   13|  ap_memory |       output_V      |     array    |
|output_V_ce0             | out |    1|  ap_memory |       output_V      |     array    |
|output_V_we0             | out |    1|  ap_memory |       output_V      |     array    |
|output_V_d0              | out |    8|  ap_memory |       output_V      |     array    |
+-------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 20
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond8)
3 --> 
	4  / (!exitcond9)
	2  / (exitcond9)
4 --> 
	5  / (!exitcond1)
	3  / (exitcond1)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / (!exitcond)
	18  / (exitcond)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	12  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_21 (6)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %weight_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str45, i32 0, i32 98304, [19 x i8]* @p_str48, [6 x i8]* @p_str47, [1 x i8]* @p_str45, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str45, [1 x i8]* @p_str45)

ST_1: conv_last_weight_V9_s (7)  [1/1] 0.00ns
:1  %conv_last_weight_V9_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %conv_last_weight_V9)

ST_1: sext_cast (8)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:645
:2  %sext_cast = sext i32 %conv_last_weight_V9_s to i33

ST_1: StgValue_24 (9)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:645
:3  br label %.loopexit


 <State 2>: 3.02ns
ST_2: co (11)  [1/1] 0.00ns
.loopexit:0  %co = phi i10 [ 0, %0 ], [ %co_23, %.loopexit.loopexit ]

ST_2: exitcond8 (12)  [1/1] 3.02ns  loc: acceleartor_hls_padding/components.cpp:645
.loopexit:1  %exitcond8 = icmp eq i10 %co, -512

ST_2: empty (13)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_2: co_23 (14)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:645
.loopexit:3  %co_23 = add i10 %co, 1

ST_2: StgValue_29 (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:645
.loopexit:4  br i1 %exitcond8, label %2, label %.preheader61.preheader

ST_2: tmp (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650
.preheader61.preheader:0  %tmp = zext i10 %co to i64

ST_2: tmp_s (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:645
.preheader61.preheader:1  %tmp_s = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %co, i8 0)

ST_2: p_shl_cast (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:645
.preheader61.preheader:2  %p_shl_cast = zext i18 %tmp_s to i19

ST_2: tmp_338 (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:645
.preheader61.preheader:3  %tmp_338 = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %co, i6 0)

ST_2: p_shl1_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650
.preheader61.preheader:4  %p_shl1_cast = zext i16 %tmp_338 to i19

ST_2: tmp_339 (22)  [1/1] 2.47ns  loc: acceleartor_hls_padding/components.cpp:650
.preheader61.preheader:5  %tmp_339 = sub i19 %p_shl_cast, %p_shl1_cast

ST_2: tmp_340 (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:645
.preheader61.preheader:6  %tmp_340 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %co, i2 0)

ST_2: tmp_422_cast (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652
.preheader61.preheader:7  %tmp_422_cast = zext i12 %tmp_340 to i13

ST_2: bias_V_addr (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652
.preheader61.preheader:8  %bias_V_addr = getelementptr [512 x i8]* %bias_V, i64 0, i64 %tmp

ST_2: StgValue_39 (26)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:646
.preheader61.preheader:9  br label %.preheader61

ST_2: StgValue_40 (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:657
:0  ret void


 <State 3>: 2.33ns
ST_3: h (28)  [1/1] 0.00ns
.preheader61:0  %h = phi i3 [ 0, %.preheader61.preheader ], [ %h_22, %.preheader61.loopexit ]

ST_3: exitcond9 (29)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:646
.preheader61:1  %exitcond9 = icmp eq i3 %h, -4

ST_3: empty_92 (30)  [1/1] 0.00ns
.preheader61:2  %empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: h_22 (31)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:646
.preheader61:3  %h_22 = add i3 %h, 1

ST_3: StgValue_45 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:646
.preheader61:4  br i1 %exitcond9, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_cast1 (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
.preheader.preheader:0  %tmp_cast1 = zext i3 %h to i11

ST_3: tmp_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
.preheader.preheader:1  %tmp_cast = zext i3 %h to i13

ST_3: tmp_341 (36)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:653
.preheader.preheader:2  %tmp_341 = add i13 %tmp_cast, %tmp_422_cast

ST_3: tmp_425_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:647
.preheader.preheader:3  %tmp_425_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_341, i2 0)

ST_3: StgValue_50 (38)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:647
.preheader.preheader:4  br label %.preheader

ST_3: StgValue_51 (138)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 2.90ns
ST_4: w (40)  [1/1] 0.00ns
.preheader:0  %w = phi i3 [ %w_22, %_ifconv1 ], [ 0, %.preheader.preheader ]

ST_4: exitcond1 (41)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:647
.preheader:1  %exitcond1 = icmp eq i3 %w, -4

ST_4: empty_93 (42)  [1/1] 0.00ns
.preheader:2  %empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: w_22 (43)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:647
.preheader:3  %w_22 = add i3 %w, 1

ST_4: StgValue_56 (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:647
.preheader:4  br i1 %exitcond1, label %.preheader61.loopexit, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78

ST_4: tmp_193_cast (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:1  %tmp_193_cast = zext i3 %w to i15

ST_4: tmp_342 (48)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:653
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:2  %tmp_342 = add i15 %tmp_425_cast, %tmp_193_cast

ST_4: tmp_426_cast (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:3  %tmp_426_cast = zext i15 %tmp_342 to i64

ST_4: output_V_addr (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:4  %output_V_addr = getelementptr [8192 x i8]* %output_V, i64 0, i64 %tmp_426_cast

ST_4: tmp_286 (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:5  %tmp_286 = sext i19 %tmp_339 to i33

ST_4: tmp_287 (52)  [1/1] 2.90ns  loc: acceleartor_hls_padding/components.cpp:650
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:6  %tmp_287 = add i33 %tmp_286, %sext_cast

ST_4: tmp_288 (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:7  %tmp_288 = sext i33 %tmp_287 to i64

ST_4: weight_V_addr (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:8  %weight_V_addr = getelementptr i8* %weight_V, i64 %tmp_288

ST_4: StgValue_65 (136)  [1/1] 0.00ns
.preheader61.loopexit:0  br label %.preheader61


 <State 5>: 8.75ns
ST_5: p_rd_req (55)  [7/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:650
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:9  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 192)


 <State 6>: 8.75ns
ST_6: p_rd_req (55)  [6/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:650
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:9  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 192)


 <State 7>: 8.75ns
ST_7: p_rd_req (55)  [5/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:650
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:9  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 192)


 <State 8>: 8.75ns
ST_8: p_rd_req (55)  [4/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:650
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:9  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 192)


 <State 9>: 8.75ns
ST_9: p_rd_req (55)  [3/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:650
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:9  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 192)


 <State 10>: 8.75ns
ST_10: p_rd_req (55)  [2/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:650
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:9  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 192)


 <State 11>: 8.75ns
ST_11: tmp_193_cast1 (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:0  %tmp_193_cast1 = zext i3 %w to i13

ST_11: p_rd_req (55)  [1/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:650
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:9  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 192)

ST_11: StgValue_74 (56)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:649
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:10  br label %1


 <State 12>: 7.91ns
ST_12: p_Val2_s (58)  [1/1] 0.00ns
:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78 ], [ %sum_V, %_ifconv ]

ST_12: ci (59)  [1/1] 0.00ns
:1  %ci = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78 ], [ %ci_8, %_ifconv ]

ST_12: exitcond (60)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:649
:2  %exitcond = icmp eq i8 %ci, -64

ST_12: empty_94 (61)  [1/1] 0.00ns
:3  %empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)

ST_12: ci_8 (62)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:649
:4  %ci_8 = add i8 %ci, 1

ST_12: StgValue_80 (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:649
:5  br i1 %exitcond, label %_ifconv1, label %_ifconv

ST_12: tmp_343 (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:649
_ifconv:0  %tmp_343 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %ci, i2 0)

ST_12: tmp_428_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:1  %tmp_428_cast = zext i10 %tmp_343 to i11

ST_12: tmp_344 (67)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:2  %tmp_344 = add i11 %tmp_cast1, %tmp_428_cast

ST_12: tmp_431_cast (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:3  %tmp_431_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_344, i2 0)

ST_12: tmp_345 (69)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:4  %tmp_345 = add i13 %tmp_193_cast1, %tmp_431_cast

ST_12: tmp_432_cast (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:5  %tmp_432_cast = zext i13 %tmp_345 to i64

ST_12: input_V_addr (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:6  %input_V_addr = getelementptr [3072 x i8]* %input_V, i64 0, i64 %tmp_432_cast

ST_12: input_V_load (74)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:9  %input_V_load = load i8* %input_V_addr, align 1

ST_12: p_Val2_93 (115)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:652
_ifconv1:1  %p_Val2_93 = load i8* %bias_V_addr, align 1


 <State 13>: 8.75ns
ST_13: weight_V_addr_read (72)  [1/1] 8.75ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:7  %weight_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_V_addr)

ST_13: input_V_load (74)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:9  %input_V_load = load i8* %input_V_addr, align 1


 <State 14>: 6.43ns
ST_14: OP1_V (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:8  %OP1_V = sext i8 %weight_V_addr_read to i16

ST_14: OP2_V (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:10  %OP2_V = sext i8 %input_V_load to i16

ST_14: p_Val2_96 (76)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:11  %p_Val2_96 = mul i16 %OP1_V, %OP2_V

ST_14: tmp_293 (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:17  %tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_96, i32 5)


 <State 15>: 6.78ns
ST_15: tmp_199 (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:12  %tmp_199 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_s, i6 0)

ST_15: tmp_289_cast (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:13  %tmp_289_cast = sext i14 %tmp_199 to i16

ST_15: p_Val2_97 (79)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:14  %p_Val2_97 = add i16 %tmp_289_cast, %p_Val2_96

ST_15: signbit (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:15  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_97, i32 15)

ST_15: p_Val2_98 (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:16  %p_Val2_98 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_97, i32 6, i32 13)

ST_15: tmp_200 (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:18  %tmp_200 = zext i1 %tmp_293 to i8

ST_15: tmp_294 (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650 (grouped into LUT with out node carry)
_ifconv:19  %tmp_294 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_97, i32 13)

ST_15: p_Val2_99 (85)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:20  %p_Val2_99 = add i8 %p_Val2_98, %tmp_200

ST_15: newsignbit (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:21  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_99, i32 7)

ST_15: tmp_201 (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650 (grouped into LUT with out node carry)
_ifconv:22  %tmp_201 = xor i1 %newsignbit, true

ST_15: carry (88)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:650 (out node of the LUT)
_ifconv:23  %carry = and i1 %tmp_294, %tmp_201

ST_15: tmp_182 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:25  %tmp_182 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_97, i32 14, i32 15)


 <State 16>: 8.28ns
ST_16: tmp_296 (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:24  %tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_97, i32 14)

ST_16: Range1_all_ones (91)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:26  %Range1_all_ones = icmp eq i2 %tmp_182, -1

ST_16: Range1_all_zeros (92)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:27  %Range1_all_zeros = icmp eq i2 %tmp_182, 0

ST_16: deleted_zeros (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:28  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_16: tmp_202 (94)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:29  %tmp_202 = xor i1 %tmp_296, true

ST_16: p_41_i_i (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:30  %p_41_i_i = and i1 %signbit, %tmp_202

ST_16: deleted_ones (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:31  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_16: p_38_i_i (97)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:32  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_16: p_not_i_i (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:33  %p_not_i_i = xor i1 %deleted_zeros, true

ST_16: brmerge_i_i5 (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:34  %brmerge_i_i5 = or i1 %newsignbit, %p_not_i_i

ST_16: tmp_203 (100)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:650
_ifconv:35  %tmp_203 = xor i1 %signbit, true

ST_16: overflow (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:36  %overflow = and i1 %brmerge_i_i5, %tmp_203

ST_16: brmerge40_demorgan_i (102)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:650 (out node of the LUT)
_ifconv:37  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_16: tmp2_demorgan (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650 (grouped into LUT with out node underflow)
_ifconv:38  %tmp2_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_16: tmp2 (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650 (grouped into LUT with out node underflow)
_ifconv:39  %tmp2 = xor i1 %tmp2_demorgan, true

ST_16: underflow (105)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:650 (out node of the LUT)
_ifconv:40  %underflow = and i1 %signbit, %tmp2

ST_16: brmerge_i_i_i (106)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:650 (out node of the LUT)
_ifconv:41  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 17>: 4.14ns
ST_17: tmp3 (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650 (grouped into LUT with out node sum_V)
_ifconv:42  %tmp3 = or i1 %brmerge40_demorgan_i, %tmp_203

ST_17: underflow_not (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650 (grouped into LUT with out node sum_V)
_ifconv:43  %underflow_not = or i1 %tmp3, %p_38_i_i

ST_17: p_Val2_104_mux (109)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:650 (out node of the LUT)
_ifconv:44  %p_Val2_104_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_99

ST_17: p_Val2_s_95 (110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:650 (grouped into LUT with out node sum_V)
_ifconv:45  %p_Val2_s_95 = select i1 %underflow, i8 -128, i8 %p_Val2_99

ST_17: sum_V (111)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:650 (out node of the LUT)
_ifconv:46  %sum_V = select i1 %underflow_not, i8 %p_Val2_104_mux, i8 %p_Val2_s_95

ST_17: StgValue_130 (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:649
_ifconv:47  br label %1


 <State 18>: 5.57ns
ST_18: tmp_194 (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652
_ifconv1:0  %tmp_194 = sext i8 %p_Val2_s to i9

ST_18: p_Val2_93 (115)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:652
_ifconv1:1  %p_Val2_93 = load i8* %bias_V_addr, align 1

ST_18: tmp_195 (116)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652
_ifconv1:2  %tmp_195 = sext i8 %p_Val2_93 to i9

ST_18: p_Val2_94 (117)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:652
_ifconv1:3  %p_Val2_94 = add i9 %tmp_195, %tmp_194

ST_18: isneg (118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_94, i32 8)

ST_18: result_V (119)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:652
_ifconv1:5  %result_V = add i8 %p_Val2_93, %p_Val2_s

ST_18: newsignbit_14 (120)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652
_ifconv1:6  %newsignbit_14 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 19>: 7.05ns
ST_19: tmp_196 (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_196 = xor i1 %newsignbit_14, true

ST_19: underflow_14 (122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_14 = and i1 %isneg, %tmp_196

ST_19: brmerge_i_i (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_14

ST_19: isneg_not (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_19: brmerge9 (125)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_14, %isneg_not

ST_19: result_V_mux (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:652 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_19: p_result_V (127)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:652 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_14, i8 -128, i8 %result_V

ST_19: result_1 (128)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:652 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_19: tmp_291 (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
_ifconv1:15  %tmp_291 = trunc i8 %result_1 to i7

ST_19: tmp_197 (130)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:653
_ifconv1:16  %tmp_197 = icmp sgt i8 %result_1, 0


 <State 20>: 5.32ns
ST_20: p_s (131)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:653
_ifconv1:17  %p_s = select i1 %tmp_197, i7 %tmp_291, i7 0

ST_20: p_cast (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
_ifconv1:18  %p_cast = zext i7 %p_s to i8

ST_20: StgValue_150 (133)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:653
_ifconv1:19  store i8 %p_cast, i8* %output_V_addr, align 1

ST_20: StgValue_151 (134)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:647
_ifconv1:20  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv_last_weight_V9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_21           (specinterface    ) [ 000000000000000000000]
conv_last_weight_V9_s (read             ) [ 000000000000000000000]
sext_cast             (sext             ) [ 001111111111111111111]
StgValue_24           (br               ) [ 011111111111111111111]
co                    (phi              ) [ 001000000000000000000]
exitcond8             (icmp             ) [ 001111111111111111111]
empty                 (speclooptripcount) [ 000000000000000000000]
co_23                 (add              ) [ 011111111111111111111]
StgValue_29           (br               ) [ 000000000000000000000]
tmp                   (zext             ) [ 000000000000000000000]
tmp_s                 (bitconcatenate   ) [ 000000000000000000000]
p_shl_cast            (zext             ) [ 000000000000000000000]
tmp_338               (bitconcatenate   ) [ 000000000000000000000]
p_shl1_cast           (zext             ) [ 000000000000000000000]
tmp_339               (sub              ) [ 000111111111111111111]
tmp_340               (bitconcatenate   ) [ 000000000000000000000]
tmp_422_cast          (zext             ) [ 000111111111111111111]
bias_V_addr           (getelementptr    ) [ 000111111111111111111]
StgValue_39           (br               ) [ 001111111111111111111]
StgValue_40           (ret              ) [ 000000000000000000000]
h                     (phi              ) [ 000100000000000000000]
exitcond9             (icmp             ) [ 001111111111111111111]
empty_92              (speclooptripcount) [ 000000000000000000000]
h_22                  (add              ) [ 001111111111111111111]
StgValue_45           (br               ) [ 000000000000000000000]
tmp_cast1             (zext             ) [ 000011111111111111111]
tmp_cast              (zext             ) [ 000000000000000000000]
tmp_341               (add              ) [ 000000000000000000000]
tmp_425_cast          (bitconcatenate   ) [ 000011111111111111111]
StgValue_50           (br               ) [ 001111111111111111111]
StgValue_51           (br               ) [ 011111111111111111111]
w                     (phi              ) [ 000011111111000000000]
exitcond1             (icmp             ) [ 001111111111111111111]
empty_93              (speclooptripcount) [ 000000000000000000000]
w_22                  (add              ) [ 001111111111111111111]
StgValue_56           (br               ) [ 000000000000000000000]
tmp_193_cast          (zext             ) [ 000000000000000000000]
tmp_342               (add              ) [ 000000000000000000000]
tmp_426_cast          (zext             ) [ 000000000000000000000]
output_V_addr         (getelementptr    ) [ 000001111111111111111]
tmp_286               (sext             ) [ 000000000000000000000]
tmp_287               (add              ) [ 000000000000000000000]
tmp_288               (sext             ) [ 000000000000000000000]
weight_V_addr         (getelementptr    ) [ 000001111111111111000]
StgValue_65           (br               ) [ 001111111111111111111]
tmp_193_cast1         (zext             ) [ 000000000000111111000]
p_rd_req              (readreq          ) [ 000000000000000000000]
StgValue_74           (br               ) [ 001111111111111111111]
p_Val2_s              (phi              ) [ 000000000000111100100]
ci                    (phi              ) [ 000000000000100000000]
exitcond              (icmp             ) [ 001111111111111111111]
empty_94              (speclooptripcount) [ 000000000000000000000]
ci_8                  (add              ) [ 001111111111111111111]
StgValue_80           (br               ) [ 000000000000000000000]
tmp_343               (bitconcatenate   ) [ 000000000000000000000]
tmp_428_cast          (zext             ) [ 000000000000000000000]
tmp_344               (add              ) [ 000000000000000000000]
tmp_431_cast          (bitconcatenate   ) [ 000000000000000000000]
tmp_345               (add              ) [ 000000000000000000000]
tmp_432_cast          (zext             ) [ 000000000000000000000]
input_V_addr          (getelementptr    ) [ 000000000000010000000]
weight_V_addr_read    (read             ) [ 000000000000001000000]
input_V_load          (load             ) [ 000000000000001000000]
OP1_V                 (sext             ) [ 000000000000000000000]
OP2_V                 (sext             ) [ 000000000000000000000]
p_Val2_96             (mul              ) [ 000000000000000100000]
tmp_293               (bitselect        ) [ 000000000000000100000]
tmp_199               (bitconcatenate   ) [ 000000000000000000000]
tmp_289_cast          (sext             ) [ 000000000000000000000]
p_Val2_97             (add              ) [ 000000000000000010000]
signbit               (bitselect        ) [ 000000000000000010000]
p_Val2_98             (partselect       ) [ 000000000000000000000]
tmp_200               (zext             ) [ 000000000000000000000]
tmp_294               (bitselect        ) [ 000000000000000000000]
p_Val2_99             (add              ) [ 000000000000000011000]
newsignbit            (bitselect        ) [ 000000000000000010000]
tmp_201               (xor              ) [ 000000000000000000000]
carry                 (and              ) [ 000000000000000010000]
tmp_182               (partselect       ) [ 000000000000000010000]
tmp_296               (bitselect        ) [ 000000000000000000000]
Range1_all_ones       (icmp             ) [ 000000000000000000000]
Range1_all_zeros      (icmp             ) [ 000000000000000000000]
deleted_zeros         (select           ) [ 000000000000000000000]
tmp_202               (xor              ) [ 000000000000000000000]
p_41_i_i              (and              ) [ 000000000000000000000]
deleted_ones          (select           ) [ 000000000000000000000]
p_38_i_i              (and              ) [ 000000000000000001000]
p_not_i_i             (xor              ) [ 000000000000000000000]
brmerge_i_i5          (or               ) [ 000000000000000000000]
tmp_203               (xor              ) [ 000000000000000001000]
overflow              (and              ) [ 000000000000000000000]
brmerge40_demorgan_i  (and              ) [ 000000000000000001000]
tmp2_demorgan         (or               ) [ 000000000000000000000]
tmp2                  (xor              ) [ 000000000000000000000]
underflow             (and              ) [ 000000000000000001000]
brmerge_i_i_i         (or               ) [ 000000000000000001000]
tmp3                  (or               ) [ 000000000000000000000]
underflow_not         (or               ) [ 000000000000000000000]
p_Val2_104_mux        (select           ) [ 000000000000000000000]
p_Val2_s_95           (select           ) [ 000000000000000000000]
sum_V                 (select           ) [ 001111111111111111111]
StgValue_130          (br               ) [ 001111111111111111111]
tmp_194               (sext             ) [ 000000000000000000000]
p_Val2_93             (load             ) [ 000000000000000000000]
tmp_195               (sext             ) [ 000000000000000000000]
p_Val2_94             (add              ) [ 000000000000000000000]
isneg                 (bitselect        ) [ 000000000000000000010]
result_V              (add              ) [ 000000000000000000010]
newsignbit_14         (bitselect        ) [ 000000000000000000010]
tmp_196               (xor              ) [ 000000000000000000000]
underflow_14          (and              ) [ 000000000000000000000]
brmerge_i_i           (xor              ) [ 000000000000000000000]
isneg_not             (xor              ) [ 000000000000000000000]
brmerge9              (or               ) [ 000000000000000000000]
result_V_mux          (select           ) [ 000000000000000000000]
p_result_V            (select           ) [ 000000000000000000000]
result_1              (select           ) [ 000000000000000000000]
tmp_291               (trunc            ) [ 000000000000000000001]
tmp_197               (icmp             ) [ 000000000000000000001]
p_s                   (select           ) [ 000000000000000000000]
p_cast                (zext             ) [ 000000000000000000000]
StgValue_150          (store            ) [ 000000000000000000000]
StgValue_151          (br               ) [ 001111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_last_weight_V9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_last_weight_V9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i10.i6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i13.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="conv_last_weight_V9_s_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_last_weight_V9_s/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_readreq_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="1"/>
<pin id="123" dir="0" index="2" bw="9" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="weight_V_addr_read_read_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="9"/>
<pin id="130" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_V_addr_read/13 "/>
</bind>
</comp>

<comp id="132" class="1004" name="bias_V_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="10" slack="0"/>
<pin id="136" dir="1" index="3" bw="9" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="output_V_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="15" slack="0"/>
<pin id="143" dir="1" index="3" bw="13" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="input_V_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="13" slack="0"/>
<pin id="150" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/12 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="12" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="156" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/12 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="10"/>
<pin id="160" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_93/12 "/>
</bind>
</comp>

<comp id="162" class="1004" name="StgValue_150_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="13" slack="11"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_150/20 "/>
</bind>
</comp>

<comp id="166" class="1005" name="co_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="1"/>
<pin id="168" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="co_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="10" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="h_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="1"/>
<pin id="179" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="h_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="3" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="188" class="1005" name="w_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="1"/>
<pin id="190" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="w_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="200" class="1005" name="p_Val2_s_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="1"/>
<pin id="202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_Val2_s_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="8" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/12 "/>
</bind>
</comp>

<comp id="212" class="1005" name="ci_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="1"/>
<pin id="214" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ci (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="ci_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="8" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci/12 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sext_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="exitcond8_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="0" index="1" bw="10" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="co_23_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_23/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="0"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_s_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="18" slack="0"/>
<pin id="246" dir="0" index="1" bw="10" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_shl_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="18" slack="0"/>
<pin id="254" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_338_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="10" slack="0"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_338/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_shl1_cast_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_339_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="18" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="0"/>
<pin id="271" dir="1" index="2" bw="19" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_339/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_340_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="12" slack="0"/>
<pin id="276" dir="0" index="1" bw="10" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_340/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_422_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="12" slack="0"/>
<pin id="284" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_422_cast/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="exitcond9_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="0" index="1" bw="3" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="h_22_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_22/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_cast1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast1/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="0"/>
<pin id="304" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_341_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="0" index="1" bw="12" slack="1"/>
<pin id="309" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_341/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_425_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="15" slack="0"/>
<pin id="313" dir="0" index="1" bw="13" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_425_cast/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="exitcond1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="0" index="1" bw="3" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="w_22_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_22/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_193_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="0"/>
<pin id="333" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_193_cast/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_342_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="15" slack="1"/>
<pin id="337" dir="0" index="1" bw="3" slack="0"/>
<pin id="338" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_342/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_426_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="15" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_426_cast/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_286_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="19" slack="2"/>
<pin id="347" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_286/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_287_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="19" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="3"/>
<pin id="351" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_287/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_288_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="33" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_288/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="weight_V_addr_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_193_cast1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="7"/>
<pin id="365" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_193_cast1/11 "/>
</bind>
</comp>

<comp id="367" class="1004" name="exitcond_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/12 "/>
</bind>
</comp>

<comp id="373" class="1004" name="ci_8_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ci_8/12 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_343_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="0"/>
<pin id="382" dir="0" index="2" bw="1" slack="0"/>
<pin id="383" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_343/12 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_428_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="10" slack="0"/>
<pin id="389" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_428_cast/12 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_344_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="9"/>
<pin id="393" dir="0" index="1" bw="10" slack="0"/>
<pin id="394" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_344/12 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_431_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="13" slack="0"/>
<pin id="398" dir="0" index="1" bw="11" slack="0"/>
<pin id="399" dir="0" index="2" bw="1" slack="0"/>
<pin id="400" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_431_cast/12 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_345_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="3" slack="1"/>
<pin id="406" dir="0" index="1" bw="13" slack="0"/>
<pin id="407" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_345/12 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_432_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="13" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_432_cast/12 "/>
</bind>
</comp>

<comp id="414" class="1004" name="OP1_V_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="1"/>
<pin id="416" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/14 "/>
</bind>
</comp>

<comp id="417" class="1004" name="OP2_V_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="1"/>
<pin id="419" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/14 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_Val2_96_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="0"/>
<pin id="423" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_96/14 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_293_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="0"/>
<pin id="429" dir="0" index="2" bw="4" slack="0"/>
<pin id="430" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_293/14 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_199_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="14" slack="0"/>
<pin id="436" dir="0" index="1" bw="8" slack="3"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_199/15 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_289_cast_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="14" slack="0"/>
<pin id="444" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_289_cast/15 "/>
</bind>
</comp>

<comp id="446" class="1004" name="p_Val2_97_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="14" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="1"/>
<pin id="449" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_97/15 "/>
</bind>
</comp>

<comp id="451" class="1004" name="signbit_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="16" slack="0"/>
<pin id="454" dir="0" index="2" bw="5" slack="0"/>
<pin id="455" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/15 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_Val2_98_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="0" index="1" bw="16" slack="0"/>
<pin id="462" dir="0" index="2" bw="4" slack="0"/>
<pin id="463" dir="0" index="3" bw="5" slack="0"/>
<pin id="464" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_98/15 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_200_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_200/15 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_294_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="16" slack="0"/>
<pin id="475" dir="0" index="2" bw="5" slack="0"/>
<pin id="476" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_294/15 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_Val2_99_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_99/15 "/>
</bind>
</comp>

<comp id="486" class="1004" name="newsignbit_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="8" slack="0"/>
<pin id="489" dir="0" index="2" bw="4" slack="0"/>
<pin id="490" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/15 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_201_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_201/15 "/>
</bind>
</comp>

<comp id="500" class="1004" name="carry_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/15 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_182_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="0"/>
<pin id="508" dir="0" index="1" bw="16" slack="0"/>
<pin id="509" dir="0" index="2" bw="5" slack="0"/>
<pin id="510" dir="0" index="3" bw="5" slack="0"/>
<pin id="511" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_182/15 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_296_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="16" slack="1"/>
<pin id="519" dir="0" index="2" bw="5" slack="0"/>
<pin id="520" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_296/16 "/>
</bind>
</comp>

<comp id="523" class="1004" name="Range1_all_ones_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="2" slack="1"/>
<pin id="525" dir="0" index="1" bw="2" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/16 "/>
</bind>
</comp>

<comp id="528" class="1004" name="Range1_all_zeros_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="2" slack="1"/>
<pin id="530" dir="0" index="1" bw="2" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/16 "/>
</bind>
</comp>

<comp id="533" class="1004" name="deleted_zeros_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="0" index="2" bw="1" slack="0"/>
<pin id="537" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/16 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_202_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_202/16 "/>
</bind>
</comp>

<comp id="546" class="1004" name="p_41_i_i_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="1"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/16 "/>
</bind>
</comp>

<comp id="551" class="1004" name="deleted_ones_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="0" index="2" bw="1" slack="0"/>
<pin id="555" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/16 "/>
</bind>
</comp>

<comp id="558" class="1004" name="p_38_i_i_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/16 "/>
</bind>
</comp>

<comp id="563" class="1004" name="p_not_i_i_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/16 "/>
</bind>
</comp>

<comp id="569" class="1004" name="brmerge_i_i5_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i5/16 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_203_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_203/16 "/>
</bind>
</comp>

<comp id="579" class="1004" name="overflow_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/16 "/>
</bind>
</comp>

<comp id="585" class="1004" name="brmerge40_demorgan_i_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="1"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/16 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp2_demorgan_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2_demorgan/16 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp2_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/16 "/>
</bind>
</comp>

<comp id="602" class="1004" name="underflow_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="1"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/16 "/>
</bind>
</comp>

<comp id="607" class="1004" name="brmerge_i_i_i_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/16 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp3_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="1"/>
<pin id="615" dir="0" index="1" bw="1" slack="1"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp3/17 "/>
</bind>
</comp>

<comp id="617" class="1004" name="underflow_not_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="1"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/17 "/>
</bind>
</comp>

<comp id="622" class="1004" name="p_Val2_104_mux_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="1"/>
<pin id="624" dir="0" index="1" bw="8" slack="0"/>
<pin id="625" dir="0" index="2" bw="8" slack="2"/>
<pin id="626" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_104_mux/17 "/>
</bind>
</comp>

<comp id="628" class="1004" name="p_Val2_s_95_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="1"/>
<pin id="630" dir="0" index="1" bw="8" slack="0"/>
<pin id="631" dir="0" index="2" bw="8" slack="2"/>
<pin id="632" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_95/17 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sum_V_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="8" slack="0"/>
<pin id="637" dir="0" index="2" bw="8" slack="0"/>
<pin id="638" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/17 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_194_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="1"/>
<pin id="644" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_194/18 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_195_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="0"/>
<pin id="648" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_195/18 "/>
</bind>
</comp>

<comp id="650" class="1004" name="p_Val2_94_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="0"/>
<pin id="652" dir="0" index="1" bw="8" slack="0"/>
<pin id="653" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_94/18 "/>
</bind>
</comp>

<comp id="656" class="1004" name="isneg_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="9" slack="0"/>
<pin id="659" dir="0" index="2" bw="5" slack="0"/>
<pin id="660" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/18 "/>
</bind>
</comp>

<comp id="664" class="1004" name="result_V_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="1"/>
<pin id="667" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/18 "/>
</bind>
</comp>

<comp id="670" class="1004" name="newsignbit_14_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="8" slack="0"/>
<pin id="673" dir="0" index="2" bw="4" slack="0"/>
<pin id="674" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_14/18 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_196_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="1"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_196/19 "/>
</bind>
</comp>

<comp id="683" class="1004" name="underflow_14_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="1"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_14/19 "/>
</bind>
</comp>

<comp id="688" class="1004" name="brmerge_i_i_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="1"/>
<pin id="690" dir="0" index="1" bw="1" slack="1"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i/19 "/>
</bind>
</comp>

<comp id="692" class="1004" name="isneg_not_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="1"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/19 "/>
</bind>
</comp>

<comp id="697" class="1004" name="brmerge9_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="1"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/19 "/>
</bind>
</comp>

<comp id="702" class="1004" name="result_V_mux_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="8" slack="0"/>
<pin id="705" dir="0" index="2" bw="8" slack="1"/>
<pin id="706" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_mux/19 "/>
</bind>
</comp>

<comp id="709" class="1004" name="p_result_V_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="8" slack="0"/>
<pin id="712" dir="0" index="2" bw="8" slack="1"/>
<pin id="713" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result_V/19 "/>
</bind>
</comp>

<comp id="716" class="1004" name="result_1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="8" slack="0"/>
<pin id="719" dir="0" index="2" bw="8" slack="0"/>
<pin id="720" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/19 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_291_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="0"/>
<pin id="726" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_291/19 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_197_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="0"/>
<pin id="730" dir="0" index="1" bw="8" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_197/19 "/>
</bind>
</comp>

<comp id="734" class="1004" name="p_s_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="0" index="1" bw="7" slack="1"/>
<pin id="737" dir="0" index="2" bw="7" slack="0"/>
<pin id="738" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/20 "/>
</bind>
</comp>

<comp id="740" class="1004" name="p_cast_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="7" slack="0"/>
<pin id="742" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/20 "/>
</bind>
</comp>

<comp id="745" class="1005" name="sext_cast_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="33" slack="3"/>
<pin id="747" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="753" class="1005" name="co_23_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="10" slack="0"/>
<pin id="755" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="co_23 "/>
</bind>
</comp>

<comp id="758" class="1005" name="tmp_339_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="19" slack="2"/>
<pin id="760" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="tmp_339 "/>
</bind>
</comp>

<comp id="763" class="1005" name="tmp_422_cast_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="13" slack="1"/>
<pin id="765" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_422_cast "/>
</bind>
</comp>

<comp id="768" class="1005" name="bias_V_addr_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="9" slack="10"/>
<pin id="770" dir="1" index="1" bw="9" slack="10"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="776" class="1005" name="h_22_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="3" slack="0"/>
<pin id="778" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="h_22 "/>
</bind>
</comp>

<comp id="781" class="1005" name="tmp_cast1_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="11" slack="9"/>
<pin id="783" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opset="tmp_cast1 "/>
</bind>
</comp>

<comp id="786" class="1005" name="tmp_425_cast_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="15" slack="1"/>
<pin id="788" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_425_cast "/>
</bind>
</comp>

<comp id="794" class="1005" name="w_22_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="3" slack="0"/>
<pin id="796" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="w_22 "/>
</bind>
</comp>

<comp id="799" class="1005" name="output_V_addr_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="13" slack="11"/>
<pin id="801" dir="1" index="1" bw="13" slack="11"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="804" class="1005" name="weight_V_addr_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="1"/>
<pin id="806" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="810" class="1005" name="tmp_193_cast1_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="13" slack="1"/>
<pin id="812" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_193_cast1 "/>
</bind>
</comp>

<comp id="818" class="1005" name="ci_8_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="0"/>
<pin id="820" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="ci_8 "/>
</bind>
</comp>

<comp id="823" class="1005" name="input_V_addr_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="12" slack="1"/>
<pin id="825" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="828" class="1005" name="weight_V_addr_read_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="1"/>
<pin id="830" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr_read "/>
</bind>
</comp>

<comp id="833" class="1005" name="input_V_load_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="1"/>
<pin id="835" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_V_load "/>
</bind>
</comp>

<comp id="838" class="1005" name="p_Val2_96_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="16" slack="1"/>
<pin id="840" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_96 "/>
</bind>
</comp>

<comp id="843" class="1005" name="tmp_293_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="1"/>
<pin id="845" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_293 "/>
</bind>
</comp>

<comp id="848" class="1005" name="p_Val2_97_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="16" slack="1"/>
<pin id="850" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_97 "/>
</bind>
</comp>

<comp id="853" class="1005" name="signbit_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="1"/>
<pin id="855" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="860" class="1005" name="p_Val2_99_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="2"/>
<pin id="862" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_99 "/>
</bind>
</comp>

<comp id="866" class="1005" name="newsignbit_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="1"/>
<pin id="868" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="872" class="1005" name="carry_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="1"/>
<pin id="874" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="879" class="1005" name="tmp_182_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="2" slack="1"/>
<pin id="881" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_182 "/>
</bind>
</comp>

<comp id="885" class="1005" name="p_38_i_i_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="1"/>
<pin id="887" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="890" class="1005" name="tmp_203_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="1"/>
<pin id="892" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_203 "/>
</bind>
</comp>

<comp id="895" class="1005" name="brmerge40_demorgan_i_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="1"/>
<pin id="897" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="900" class="1005" name="underflow_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="1"/>
<pin id="902" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="905" class="1005" name="brmerge_i_i_i_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="1"/>
<pin id="907" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="910" class="1005" name="sum_V_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="1"/>
<pin id="912" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="915" class="1005" name="isneg_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="1"/>
<pin id="917" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="922" class="1005" name="result_V_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="8" slack="1"/>
<pin id="924" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="928" class="1005" name="newsignbit_14_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="1"/>
<pin id="930" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_14 "/>
</bind>
</comp>

<comp id="935" class="1005" name="tmp_291_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="7" slack="1"/>
<pin id="937" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_291 "/>
</bind>
</comp>

<comp id="940" class="1005" name="tmp_197_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="1"/>
<pin id="942" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_197 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="62" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="64" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="76" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="50" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="50" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="52" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="52" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="199"><net_src comp="192" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="204" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="114" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="170" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="170" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="170" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="170" pin="4"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="40" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="170" pin="4"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="256" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="252" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="264" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="46" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="170" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="48" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="274" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="181" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="54" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="181" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="58" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="181" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="181" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="60" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="306" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="48" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="192" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="54" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="192" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="58" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="192" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="335" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="352"><net_src comp="345" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="348" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="2" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="188" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="216" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="66" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="216" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="70" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="72" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="216" pin="4"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="48" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="74" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="391" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="48" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="408"><net_src comp="396" pin="3"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="404" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="424"><net_src comp="414" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="417" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="78" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="420" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="80" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="439"><net_src comp="82" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="200" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="44" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="434" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="456"><net_src comp="78" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="446" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="84" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="465"><net_src comp="86" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="446" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="88" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="90" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="477"><net_src comp="78" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="446" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="90" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="459" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="469" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="92" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="480" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="94" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="486" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="96" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="472" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="494" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="512"><net_src comp="98" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="446" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="100" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="84" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="521"><net_src comp="78" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="100" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="102" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="48" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="523" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="539"><net_src comp="528" pin="2"/><net_sink comp="533" pin=2"/></net>

<net id="544"><net_src comp="516" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="96" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="540" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="546" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="557"><net_src comp="523" pin="2"/><net_sink comp="551" pin=2"/></net>

<net id="562"><net_src comp="523" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="533" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="96" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="563" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="96" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="569" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="574" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="551" pin="3"/><net_sink comp="585" pin=1"/></net>

<net id="594"><net_src comp="558" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="585" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="96" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="596" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="602" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="579" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="621"><net_src comp="613" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="627"><net_src comp="104" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="106" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="639"><net_src comp="617" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="622" pin="3"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="628" pin="3"/><net_sink comp="634" pin=2"/></net>

<net id="645"><net_src comp="200" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="158" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="646" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="642" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="661"><net_src comp="108" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="650" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="110" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="668"><net_src comp="158" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="200" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="675"><net_src comp="92" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="664" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="94" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="682"><net_src comp="96" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="687"><net_src comp="678" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="696"><net_src comp="96" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="701"><net_src comp="692" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="688" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="104" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="714"><net_src comp="683" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="106" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="721"><net_src comp="697" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="702" pin="3"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="709" pin="3"/><net_sink comp="716" pin=2"/></net>

<net id="727"><net_src comp="716" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="716" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="40" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="739"><net_src comp="112" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="743"><net_src comp="734" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="748"><net_src comp="223" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="756"><net_src comp="233" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="761"><net_src comp="268" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="766"><net_src comp="282" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="771"><net_src comp="132" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="779"><net_src comp="292" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="784"><net_src comp="298" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="789"><net_src comp="311" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="797"><net_src comp="325" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="802"><net_src comp="139" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="807"><net_src comp="357" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="813"><net_src comp="363" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="821"><net_src comp="373" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="826"><net_src comp="146" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="831"><net_src comp="127" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="836"><net_src comp="153" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="841"><net_src comp="420" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="846"><net_src comp="426" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="851"><net_src comp="446" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="856"><net_src comp="451" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="859"><net_src comp="853" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="863"><net_src comp="480" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="622" pin=2"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="869"><net_src comp="486" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="875"><net_src comp="500" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="878"><net_src comp="872" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="882"><net_src comp="506" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="888"><net_src comp="558" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="893"><net_src comp="574" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="898"><net_src comp="585" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="903"><net_src comp="602" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="908"><net_src comp="607" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="913"><net_src comp="634" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="918"><net_src comp="656" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="921"><net_src comp="915" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="925"><net_src comp="664" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="702" pin=2"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="709" pin=2"/></net>

<net id="931"><net_src comp="670" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="934"><net_src comp="928" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="938"><net_src comp="724" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="943"><net_src comp="728" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="734" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_V | {}
	Port: weight_V | {}
	Port: bias_V | {}
	Port: output_V | {20 }
 - Input state : 
	Port: conv_last : input_V | {12 13 }
	Port: conv_last : weight_V | {5 6 7 8 9 10 11 13 }
	Port: conv_last : conv_last_weight_V9 | {1 }
	Port: conv_last : bias_V | {12 18 }
	Port: conv_last : output_V | {}
  - Chain level:
	State 1
	State 2
		exitcond8 : 1
		co_23 : 1
		StgValue_29 : 2
		tmp : 1
		tmp_s : 1
		p_shl_cast : 2
		tmp_338 : 1
		p_shl1_cast : 2
		tmp_339 : 3
		tmp_340 : 1
		tmp_422_cast : 2
		bias_V_addr : 2
	State 3
		exitcond9 : 1
		h_22 : 1
		StgValue_45 : 2
		tmp_cast1 : 1
		tmp_cast : 1
		tmp_341 : 2
		tmp_425_cast : 3
	State 4
		exitcond1 : 1
		w_22 : 1
		StgValue_56 : 2
		tmp_193_cast : 1
		tmp_342 : 2
		tmp_426_cast : 3
		output_V_addr : 4
		tmp_287 : 1
		tmp_288 : 2
		weight_V_addr : 3
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		exitcond : 1
		ci_8 : 1
		StgValue_80 : 2
		tmp_343 : 1
		tmp_428_cast : 2
		tmp_344 : 3
		tmp_431_cast : 4
		tmp_345 : 5
		tmp_432_cast : 6
		input_V_addr : 7
		input_V_load : 8
	State 13
	State 14
		p_Val2_96 : 1
		tmp_293 : 2
	State 15
		tmp_289_cast : 1
		p_Val2_97 : 2
		signbit : 3
		p_Val2_98 : 3
		tmp_294 : 3
		p_Val2_99 : 4
		newsignbit : 5
		tmp_201 : 6
		carry : 6
		tmp_182 : 3
	State 16
		deleted_zeros : 1
		tmp_202 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_38_i_i : 1
		p_not_i_i : 2
		brmerge_i_i5 : 2
		overflow : 2
		brmerge40_demorgan_i : 2
		tmp2_demorgan : 2
		tmp2 : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 17
	State 18
		tmp_195 : 1
		p_Val2_94 : 2
		isneg : 3
		result_V : 1
		newsignbit_14 : 2
	State 19
		result_1 : 1
		tmp_291 : 2
		tmp_197 : 2
	State 20
		p_cast : 1
		StgValue_150 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |            co_23_fu_233           |    0    |    35   |    15   |
|          |            h_22_fu_292            |    0    |    14   |    9    |
|          |           tmp_341_fu_306          |    0    |    41   |    17   |
|          |            w_22_fu_325            |    0    |    14   |    9    |
|          |           tmp_342_fu_335          |    0    |    50   |    20   |
|          |           tmp_287_fu_348          |    0    |   101   |    37   |
|    add   |            ci_8_fu_373            |    0    |    29   |    13   |
|          |           tmp_344_fu_391          |    0    |    35   |    15   |
|          |           tmp_345_fu_404          |    0    |    44   |    18   |
|          |          p_Val2_97_fu_446         |    0    |    53   |    21   |
|          |          p_Val2_99_fu_480         |    0    |    29   |    13   |
|          |          p_Val2_94_fu_650         |    0    |    29   |    13   |
|          |          result_V_fu_664          |    0    |    29   |    13   |
|----------|-----------------------------------|---------|---------|---------|
|    sub   |           tmp_339_fu_268          |    0    |    59   |    23   |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |          p_Val2_96_fu_420         |    0    |    0    |    62   |
|----------|-----------------------------------|---------|---------|---------|
|          |        deleted_zeros_fu_533       |    0    |    0    |    2    |
|          |        deleted_ones_fu_551        |    0    |    0    |    2    |
|          |       p_Val2_104_mux_fu_622       |    0    |    0    |    8    |
|          |         p_Val2_s_95_fu_628        |    0    |    0    |    8    |
|  select  |            sum_V_fu_634           |    0    |    0    |    8    |
|          |        result_V_mux_fu_702        |    0    |    0    |    8    |
|          |         p_result_V_fu_709         |    0    |    0    |    8    |
|          |          result_1_fu_716          |    0    |    0    |    8    |
|          |             p_s_fu_734            |    0    |    0    |    7    |
|----------|-----------------------------------|---------|---------|---------|
|          |          exitcond8_fu_227         |    0    |    0    |    5    |
|          |          exitcond9_fu_286         |    0    |    0    |    1    |
|          |          exitcond1_fu_319         |    0    |    0    |    1    |
|   icmp   |          exitcond_fu_367          |    0    |    0    |    4    |
|          |       Range1_all_ones_fu_523      |    0    |    0    |    1    |
|          |      Range1_all_zeros_fu_528      |    0    |    0    |    1    |
|          |           tmp_197_fu_728          |    0    |    0    |    4    |
|----------|-----------------------------------|---------|---------|---------|
|          |           tmp_201_fu_494          |    0    |    0    |    2    |
|          |           tmp_202_fu_540          |    0    |    0    |    2    |
|          |          p_not_i_i_fu_563         |    0    |    0    |    2    |
|    xor   |           tmp_203_fu_574          |    0    |    0    |    2    |
|          |            tmp2_fu_596            |    0    |    0    |    2    |
|          |           tmp_196_fu_678          |    0    |    0    |    2    |
|          |         brmerge_i_i_fu_688        |    0    |    0    |    2    |
|          |          isneg_not_fu_692         |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|          |            carry_fu_500           |    0    |    0    |    2    |
|          |          p_41_i_i_fu_546          |    0    |    0    |    2    |
|          |          p_38_i_i_fu_558          |    0    |    0    |    2    |
|    and   |          overflow_fu_579          |    0    |    0    |    2    |
|          |    brmerge40_demorgan_i_fu_585    |    0    |    0    |    2    |
|          |          underflow_fu_602         |    0    |    0    |    2    |
|          |        underflow_14_fu_683        |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|          |        brmerge_i_i5_fu_569        |    0    |    0    |    2    |
|          |        tmp2_demorgan_fu_590       |    0    |    0    |    2    |
|    or    |        brmerge_i_i_i_fu_607       |    0    |    0    |    2    |
|          |            tmp3_fu_613            |    0    |    0    |    2    |
|          |        underflow_not_fu_617       |    0    |    0    |    2    |
|          |          brmerge9_fu_697          |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|   read   | conv_last_weight_V9_s_read_fu_114 |    0    |    0    |    0    |
|          |   weight_V_addr_read_read_fu_127  |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|  readreq |         grp_readreq_fu_120        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |          sext_cast_fu_223         |    0    |    0    |    0    |
|          |           tmp_286_fu_345          |    0    |    0    |    0    |
|          |           tmp_288_fu_353          |    0    |    0    |    0    |
|   sext   |            OP1_V_fu_414           |    0    |    0    |    0    |
|          |            OP2_V_fu_417           |    0    |    0    |    0    |
|          |        tmp_289_cast_fu_442        |    0    |    0    |    0    |
|          |           tmp_194_fu_642          |    0    |    0    |    0    |
|          |           tmp_195_fu_646          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |             tmp_fu_239            |    0    |    0    |    0    |
|          |         p_shl_cast_fu_252         |    0    |    0    |    0    |
|          |         p_shl1_cast_fu_264        |    0    |    0    |    0    |
|          |        tmp_422_cast_fu_282        |    0    |    0    |    0    |
|          |          tmp_cast1_fu_298         |    0    |    0    |    0    |
|          |          tmp_cast_fu_302          |    0    |    0    |    0    |
|   zext   |        tmp_193_cast_fu_331        |    0    |    0    |    0    |
|          |        tmp_426_cast_fu_340        |    0    |    0    |    0    |
|          |        tmp_193_cast1_fu_363       |    0    |    0    |    0    |
|          |        tmp_428_cast_fu_387        |    0    |    0    |    0    |
|          |        tmp_432_cast_fu_409        |    0    |    0    |    0    |
|          |           tmp_200_fu_469          |    0    |    0    |    0    |
|          |           p_cast_fu_740           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp_s_fu_244           |    0    |    0    |    0    |
|          |           tmp_338_fu_256          |    0    |    0    |    0    |
|          |           tmp_340_fu_274          |    0    |    0    |    0    |
|bitconcatenate|        tmp_425_cast_fu_311        |    0    |    0    |    0    |
|          |           tmp_343_fu_379          |    0    |    0    |    0    |
|          |        tmp_431_cast_fu_396        |    0    |    0    |    0    |
|          |           tmp_199_fu_434          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |           tmp_293_fu_426          |    0    |    0    |    0    |
|          |           signbit_fu_451          |    0    |    0    |    0    |
|          |           tmp_294_fu_472          |    0    |    0    |    0    |
| bitselect|         newsignbit_fu_486         |    0    |    0    |    0    |
|          |           tmp_296_fu_516          |    0    |    0    |    0    |
|          |            isneg_fu_656           |    0    |    0    |    0    |
|          |        newsignbit_14_fu_670       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|partselect|          p_Val2_98_fu_459         |    0    |    0    |    0    |
|          |           tmp_182_fu_506          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |           tmp_291_fu_724          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    0    |   562   |   416   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     bias_V_addr_reg_768    |    9   |
|brmerge40_demorgan_i_reg_895|    1   |
|    brmerge_i_i_i_reg_905   |    1   |
|        carry_reg_872       |    1   |
|        ci_8_reg_818        |    8   |
|         ci_reg_212         |    8   |
|        co_23_reg_753       |   10   |
|         co_reg_166         |   10   |
|        h_22_reg_776        |    3   |
|          h_reg_177         |    3   |
|    input_V_addr_reg_823    |   12   |
|    input_V_load_reg_833    |    8   |
|        isneg_reg_915       |    1   |
|    newsignbit_14_reg_928   |    1   |
|     newsignbit_reg_866     |    1   |
|    output_V_addr_reg_799   |   13   |
|      p_38_i_i_reg_885      |    1   |
|      p_Val2_96_reg_838     |   16   |
|      p_Val2_97_reg_848     |   16   |
|      p_Val2_99_reg_860     |    8   |
|      p_Val2_s_reg_200      |    8   |
|      result_V_reg_922      |    8   |
|      sext_cast_reg_745     |   33   |
|       signbit_reg_853      |    1   |
|        sum_V_reg_910       |    8   |
|       tmp_182_reg_879      |    2   |
|    tmp_193_cast1_reg_810   |   13   |
|       tmp_197_reg_940      |    1   |
|       tmp_203_reg_890      |    1   |
|       tmp_291_reg_935      |    7   |
|       tmp_293_reg_843      |    1   |
|       tmp_339_reg_758      |   19   |
|    tmp_422_cast_reg_763    |   13   |
|    tmp_425_cast_reg_786    |   15   |
|      tmp_cast1_reg_781     |   11   |
|      underflow_reg_900     |    1   |
|        w_22_reg_794        |    3   |
|          w_reg_188         |    3   |
| weight_V_addr_read_reg_828 |    8   |
|    weight_V_addr_reg_804   |    8   |
+----------------------------+--------+
|            Total           |   295  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_153 |  p0  |   2  |  12  |   24   ||    9    |
|     w_reg_188     |  p0  |   2  |   3  |    6   ||    9    |
|  p_Val2_s_reg_200 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   46   ||  4.764  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   562  |   416  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   295  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   857  |   443  |
+-----------+--------+--------+--------+--------+
