INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/PROJECTS/PWM/PWM.srcs/sources_1/new/PWM_Generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_Generator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/PROJECTS/PWM/PWM.srcs/sources_1/new/DMUX_1_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMUX_1_4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/PROJECTS/PWM/PWM.srcs/sources_1/new/MUX_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX_2_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/PROJECTS/PWM/PWM.srcs/sources_1/new/Integer_Converter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Integer_Converter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/PROJECTS/PWM/PWM.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Time_Converter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/PROJECTS/PWM/PWM.srcs/sources_1/new/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/PROJECTS/PWM/PWM.srcs/sources_1/new/TOP_LEVEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_LEVEL'
WARNING: [VRFC 10-3093] actual for formal port 'enable' is neither a static name nor a globally static expression [C:/Xilinx/PROJECTS/PWM/PWM.srcs/sources_1/new/TOP_LEVEL.vhd:103]
WARNING: [VRFC 10-3093] actual for formal port 'enable' is neither a static name nor a globally static expression [C:/Xilinx/PROJECTS/PWM/PWM.srcs/sources_1/new/TOP_LEVEL.vhd:104]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/PROJECTS/PWM/PWM.srcs/sources_1/new/7_Segment_Generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Seven_Segment_Generator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/PROJECTS/PWM/PWM.srcs/sources_1/new/Seven_Segment_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Seven_Segment_Counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/PROJECTS/PWM/PWM.srcs/sources_1/new/Test_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Test_Counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/PROJECTS/PWM/PWM.srcs/sources_1/new/LED_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_MUX'
