

================================================================
== Vitis HLS Report for 'sparce_categorical_cross_entropy_10u_Pipeline_output_error'
================================================================
* Date:           Thu Oct 20 03:40:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        softmax_10_bp
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- output_error  |       17|       17|         9|          1|          1|    10|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.18>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel = alloca i32 1"   --->   Operation 12 'alloca' 'kernel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %softmax_f_map_stream14, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %softmax_output_error_stream15, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%label_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %label_load" [softmax_10_bp/src/softmax_10_bp.cpp:18]   --->   Operation 15 'read' 'label_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kernel"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_1 = load i4 %kernel" [softmax_10_bp/src/softmax_10_bp.cpp:21]   --->   Operation 18 'load' 'kernel_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.72ns)   --->   "%icmp_ln21 = icmp_eq  i4 %kernel_1, i4 10" [softmax_10_bp/src/softmax_10_bp.cpp:21]   --->   Operation 20 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%kernel_2 = add i4 %kernel_1, i4 1" [softmax_10_bp/src/softmax_10_bp.cpp:21]   --->   Operation 22 'add' 'kernel_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.inc.split, void %for.end.exitStub" [softmax_10_bp/src/softmax_10_bp.cpp:21]   --->   Operation 23 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_cast = zext i4 %kernel_1" [softmax_10_bp/src/softmax_10_bp.cpp:21]   --->   Operation 24 'zext' 'kernel_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.99ns)   --->   "%icmp_ln24 = icmp_eq  i32 %kernel_cast, i32 %label_load_read" [softmax_10_bp/src/softmax_10_bp.cpp:24]   --->   Operation 25 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i1 %icmp_ln24" [softmax_10_bp/src/softmax_10_bp.cpp:24]   --->   Operation 26 'zext' 'zext_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 27 [4/4] (5.19ns)   --->   "%conv = uitofp i32 %zext_ln24" [softmax_10_bp/src/softmax_10_bp.cpp:24]   --->   Operation 27 'uitofp' 'conv' <Predicate = (!icmp_ln21)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln21 = store i4 %kernel_2, i4 %kernel" [softmax_10_bp/src/softmax_10_bp.cpp:21]   --->   Operation 28 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.19>
ST_2 : Operation 29 [3/4] (5.19ns)   --->   "%conv = uitofp i32 %zext_ln24" [softmax_10_bp/src/softmax_10_bp.cpp:24]   --->   Operation 29 'uitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 30 [2/4] (5.19ns)   --->   "%conv = uitofp i32 %zext_ln24" [softmax_10_bp/src/softmax_10_bp.cpp:24]   --->   Operation 30 'uitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.19>
ST_4 : Operation 31 [1/1] (1.83ns)   --->   "%softmax_f_map_stream14_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %softmax_f_map_stream14" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'softmax_f_map_stream14_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 32 [1/4] (5.19ns)   --->   "%conv = uitofp i32 %zext_ln24" [softmax_10_bp/src/softmax_10_bp.cpp:24]   --->   Operation 32 'uitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %softmax_f_map_stream14_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'bitcast' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [4/4] (6.43ns)   --->   "%temp_output_error = fsub i32 %tmp, i32 %conv" [softmax_10_bp/src/softmax_10_bp.cpp:24]   --->   Operation 34 'fsub' 'temp_output_error' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 35 [3/4] (6.43ns)   --->   "%temp_output_error = fsub i32 %tmp, i32 %conv" [softmax_10_bp/src/softmax_10_bp.cpp:24]   --->   Operation 35 'fsub' 'temp_output_error' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 36 [2/4] (6.43ns)   --->   "%temp_output_error = fsub i32 %tmp, i32 %conv" [softmax_10_bp/src/softmax_10_bp.cpp:24]   --->   Operation 36 'fsub' 'temp_output_error' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 37 [1/4] (6.43ns)   --->   "%temp_output_error = fsub i32 %tmp, i32 %conv" [softmax_10_bp/src/softmax_10_bp.cpp:24]   --->   Operation 37 'fsub' 'temp_output_error' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.88>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %temp_output_error" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 39 'bitcast' 'bitcast_ln174' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (1.88ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %softmax_output_error_stream15, i32 %bitcast_ln174" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 40 'write' 'write_ln174' <Predicate = true> <Delay = 1.88> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.inc" [softmax_10_bp/src/softmax_10_bp.cpp:21]   --->   Operation 41 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.19ns
The critical path consists of the following:
	'alloca' operation ('kernel') [4]  (0 ns)
	'load' operation ('kernel', softmax_10_bp/src/softmax_10_bp.cpp:21) on local variable 'kernel' [11]  (0 ns)
	'icmp' operation ('icmp_ln24', softmax_10_bp/src/softmax_10_bp.cpp:24) [22]  (0.991 ns)
	'uitofp' operation ('conv', softmax_10_bp/src/softmax_10_bp.cpp:24) [24]  (5.2 ns)

 <State 2>: 5.2ns
The critical path consists of the following:
	'uitofp' operation ('conv', softmax_10_bp/src/softmax_10_bp.cpp:24) [24]  (5.2 ns)

 <State 3>: 5.2ns
The critical path consists of the following:
	'uitofp' operation ('conv', softmax_10_bp/src/softmax_10_bp.cpp:24) [24]  (5.2 ns)

 <State 4>: 5.2ns
The critical path consists of the following:
	'uitofp' operation ('conv', softmax_10_bp/src/softmax_10_bp.cpp:24) [24]  (5.2 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('temp_output_error', softmax_10_bp/src/softmax_10_bp.cpp:24) [25]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('temp_output_error', softmax_10_bp/src/softmax_10_bp.cpp:24) [25]  (6.44 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('temp_output_error', softmax_10_bp/src/softmax_10_bp.cpp:24) [25]  (6.44 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('temp_output_error', softmax_10_bp/src/softmax_10_bp.cpp:24) [25]  (6.44 ns)

 <State 9>: 1.88ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'softmax_output_error_stream15' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [27]  (1.88 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
