$date
	Wed Jan 29 18:45:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module carry_look_ahead_adder_tb $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " carry4 $end
$var reg 1 # Cin $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module dut $end
$var wire 1 # Cin $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 4 ( sum [3:0] $end
$var wire 1 " carry4 $end
$var wire 1 ) carry3 $end
$var wire 1 * carry2 $end
$var wire 1 + carry1 $end
$scope module A0 $end
$var wire 1 # Cin $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 + carry $end
$var wire 1 . g $end
$var wire 1 / p $end
$var wire 1 0 sum $end
$upscope $end
$scope module A1 $end
$var wire 1 + Cin $end
$var wire 1 1 a $end
$var wire 1 2 b $end
$var wire 1 * carry $end
$var wire 1 3 g $end
$var wire 1 4 p $end
$var wire 1 5 sum $end
$upscope $end
$scope module A2 $end
$var wire 1 * Cin $end
$var wire 1 6 a $end
$var wire 1 7 b $end
$var wire 1 ) carry $end
$var wire 1 8 g $end
$var wire 1 9 p $end
$var wire 1 : sum $end
$upscope $end
$scope module A3 $end
$var wire 1 ) Cin $end
$var wire 1 ; a $end
$var wire 1 < b $end
$var wire 1 " carry $end
$var wire 1 = g $end
$var wire 1 > p $end
$var wire 1 ? sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1?
0>
0=
0<
0;
0:
19
08
17
06
15
04
13
12
11
00
0/
1.
1-
1,
1+
1*
1)
b1010 (
b111 '
b11 &
b111 %
b11 $
0#
0"
b1010 !
$end
#5
0)
1:
0"
0+
0*
15
b1110 !
b1110 (
1?
0.
14
03
1>
0-
0,
01
1;
b110 %
b110 '
b1000 $
b1000 &
#10
1"
1+
1*
15
1)
b1110 !
b1110 (
1:
0>
1=
1.
04
13
09
18
1-
1<
1,
11
16
b1111 %
b1111 '
b1111 $
b1111 &
#15
05
0:
0?
0+
b1 !
b1 (
10
0*
0)
1/
0.
03
08
02
07
0,
01
06
b1001 %
b1001 '
b1000 $
b1000 &
#20
00
15
b110 !
b110 (
1:
0"
0/
14
19
0=
0-
12
0<
16
0;
b10 %
b10 '
b100 $
b100 &
#25
1?
10
05
1)
b1001 !
b1001 (
0:
1"
1/
04
09
18
1=
1-
02
17
1<
1;
b1101 %
b1101 '
b1100 $
b1100 &
#30
