// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _cmpy_complex_top_HH_
#define _cmpy_complex_top_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cmpy_complex_top_Loop_1_proc143.h"
#include "cmpy_complex_top_Loop_2_proc.h"
#include "cmpy_complex_top_refAtans_V.h"
#include "FIFO_cmpy_complex_top_nL_channel.h"
#include "FIFO_cmpy_complex_top_factor_V_channel.h"

namespace ap_rtl {

struct cmpy_complex_top : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<24> > sig_TDATA;
    sc_in< sc_lv<24> > sigRef_TDATA;
    sc_in< sc_lv<24> > prealign_V_TDATA;
    sc_out< sc_lv<40> > cmp_TDATA;
    sc_in< sc_lv<32> > nL;
    sc_in< sc_lv<32> > nLExp;
    sc_in< sc_lv<32> > nLen;
    sc_in< sc_lv<10> > factor_V;
    sc_in< sc_logic > sigRef_TVALID;
    sc_out< sc_logic > sigRef_TREADY;
    sc_in< sc_logic > prealign_V_TVALID;
    sc_out< sc_logic > prealign_V_TREADY;
    sc_in< sc_logic > sig_TVALID;
    sc_out< sc_logic > sig_TREADY;
    sc_out< sc_logic > cmp_TVALID;
    sc_in< sc_logic > cmp_TREADY;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;


    // Module declarations
    cmpy_complex_top(sc_module_name name);
    SC_HAS_PROCESS(cmpy_complex_top);

    ~cmpy_complex_top();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cmpy_complex_top_refAtans_V* refAtans_V_U;
    cmpy_complex_top_Loop_1_proc143* cmpy_complex_top_Loop_1_proc143_U0;
    cmpy_complex_top_Loop_2_proc* cmpy_complex_top_Loop_2_proc_U0;
    FIFO_cmpy_complex_top_nL_channel* nL_channel_U;
    FIFO_cmpy_complex_top_factor_V_channel* factor_V_channel_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<11> > refAtans_V_i_address0;
    sc_signal< sc_logic > refAtans_V_i_ce0;
    sc_signal< sc_logic > refAtans_V_i_we0;
    sc_signal< sc_lv<20> > refAtans_V_i_d0;
    sc_signal< sc_lv<20> > refAtans_V_i_q0;
    sc_signal< sc_lv<11> > refAtans_V_t_address0;
    sc_signal< sc_logic > refAtans_V_t_ce0;
    sc_signal< sc_logic > refAtans_V_t_we0;
    sc_signal< sc_lv<20> > refAtans_V_t_d0;
    sc_signal< sc_lv<20> > refAtans_V_t_q0;
    sc_signal< sc_logic > refAtans_V_U_ap_dummy_ce;
    sc_signal< sc_logic > cmpy_complex_top_Loop_1_proc143_U0_ap_start;
    sc_signal< sc_logic > cmpy_complex_top_Loop_1_proc143_U0_ap_done;
    sc_signal< sc_logic > cmpy_complex_top_Loop_1_proc143_U0_ap_continue;
    sc_signal< sc_logic > cmpy_complex_top_Loop_1_proc143_U0_ap_idle;
    sc_signal< sc_logic > cmpy_complex_top_Loop_1_proc143_U0_ap_ready;
    sc_signal< sc_lv<32> > cmpy_complex_top_Loop_1_proc143_U0_nL;
    sc_signal< sc_lv<11> > cmpy_complex_top_Loop_1_proc143_U0_refAtans_V_address0;
    sc_signal< sc_logic > cmpy_complex_top_Loop_1_proc143_U0_refAtans_V_ce0;
    sc_signal< sc_logic > cmpy_complex_top_Loop_1_proc143_U0_refAtans_V_we0;
    sc_signal< sc_lv<20> > cmpy_complex_top_Loop_1_proc143_U0_refAtans_V_d0;
    sc_signal< sc_lv<24> > cmpy_complex_top_Loop_1_proc143_U0_sigRef_TDATA;
    sc_signal< sc_logic > cmpy_complex_top_Loop_1_proc143_U0_sigRef_TVALID;
    sc_signal< sc_logic > cmpy_complex_top_Loop_1_proc143_U0_sigRef_TREADY;
    sc_signal< sc_lv<10> > cmpy_complex_top_Loop_1_proc143_U0_factor_V;
    sc_signal< sc_lv<32> > cmpy_complex_top_Loop_1_proc143_U0_nL_out_din;
    sc_signal< sc_logic > cmpy_complex_top_Loop_1_proc143_U0_nL_out_full_n;
    sc_signal< sc_logic > cmpy_complex_top_Loop_1_proc143_U0_nL_out_write;
    sc_signal< sc_lv<10> > cmpy_complex_top_Loop_1_proc143_U0_factor_V_out_din;
    sc_signal< sc_logic > cmpy_complex_top_Loop_1_proc143_U0_factor_V_out_full_n;
    sc_signal< sc_logic > cmpy_complex_top_Loop_1_proc143_U0_factor_V_out_write;
    sc_signal< sc_logic > ap_chn_write_cmpy_complex_top_Loop_1_proc143_U0_refAtans_V;
    sc_signal< sc_logic > cmpy_complex_top_Loop_1_proc143_U0_refAtans_V_pipo_status;
    sc_signal< sc_logic > cmpy_complex_top_Loop_2_proc_U0_ap_start;
    sc_signal< sc_logic > cmpy_complex_top_Loop_2_proc_U0_ap_done;
    sc_signal< sc_logic > cmpy_complex_top_Loop_2_proc_U0_ap_continue;
    sc_signal< sc_logic > cmpy_complex_top_Loop_2_proc_U0_ap_idle;
    sc_signal< sc_logic > cmpy_complex_top_Loop_2_proc_U0_ap_ready;
    sc_signal< sc_lv<10> > cmpy_complex_top_Loop_2_proc_U0_factor_V_dout;
    sc_signal< sc_logic > cmpy_complex_top_Loop_2_proc_U0_factor_V_empty_n;
    sc_signal< sc_logic > cmpy_complex_top_Loop_2_proc_U0_factor_V_read;
    sc_signal< sc_lv<32> > cmpy_complex_top_Loop_2_proc_U0_nL_dout;
    sc_signal< sc_logic > cmpy_complex_top_Loop_2_proc_U0_nL_empty_n;
    sc_signal< sc_logic > cmpy_complex_top_Loop_2_proc_U0_nL_read;
    sc_signal< sc_lv<11> > cmpy_complex_top_Loop_2_proc_U0_refAtans_V_address0;
    sc_signal< sc_logic > cmpy_complex_top_Loop_2_proc_U0_refAtans_V_ce0;
    sc_signal< sc_lv<20> > cmpy_complex_top_Loop_2_proc_U0_refAtans_V_q0;
    sc_signal< sc_lv<24> > cmpy_complex_top_Loop_2_proc_U0_prealign_V_TDATA;
    sc_signal< sc_logic > cmpy_complex_top_Loop_2_proc_U0_prealign_V_TVALID;
    sc_signal< sc_logic > cmpy_complex_top_Loop_2_proc_U0_prealign_V_TREADY;
    sc_signal< sc_lv<24> > cmpy_complex_top_Loop_2_proc_U0_sig_TDATA;
    sc_signal< sc_logic > cmpy_complex_top_Loop_2_proc_U0_sig_TVALID;
    sc_signal< sc_logic > cmpy_complex_top_Loop_2_proc_U0_sig_TREADY;
    sc_signal< sc_lv<40> > cmpy_complex_top_Loop_2_proc_U0_cmp_TDATA;
    sc_signal< sc_logic > cmpy_complex_top_Loop_2_proc_U0_cmp_TVALID;
    sc_signal< sc_logic > cmpy_complex_top_Loop_2_proc_U0_cmp_TREADY;
    sc_signal< sc_logic > ap_sig_hs_continue;
    sc_signal< sc_logic > refAtans_V_i_full_n;
    sc_signal< sc_logic > refAtans_V_i_write;
    sc_signal< sc_logic > refAtans_V_t_empty_n;
    sc_signal< sc_logic > refAtans_V_t_read;
    sc_signal< sc_logic > nL_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > nL_channel_din;
    sc_signal< sc_logic > nL_channel_full_n;
    sc_signal< sc_logic > nL_channel_write;
    sc_signal< sc_lv<32> > nL_channel_dout;
    sc_signal< sc_logic > nL_channel_empty_n;
    sc_signal< sc_logic > nL_channel_read;
    sc_signal< sc_logic > factor_V_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<10> > factor_V_channel_din;
    sc_signal< sc_logic > factor_V_channel_full_n;
    sc_signal< sc_logic > factor_V_channel_write;
    sc_signal< sc_lv<10> > factor_V_channel_dout;
    sc_signal< sc_logic > factor_V_channel_empty_n;
    sc_signal< sc_logic > factor_V_channel_read;
    sc_signal< sc_logic > ap_reg_procdone_cmpy_complex_top_Loop_1_proc143_U0;
    sc_signal< sc_logic > ap_sig_hs_done;
    sc_signal< sc_logic > ap_reg_procdone_cmpy_complex_top_Loop_2_proc_U0;
    sc_signal< sc_logic > ap_CS;
    sc_signal< sc_logic > ap_sig_top_allready;
    sc_signal< sc_logic > ap_reg_ready_cmpy_complex_top_Loop_2_proc_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_ready_cmpy_complex_top_Loop_2_proc_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_start_in_cmpy_complex_top_Loop_2_proc_U0_ap_start;
    sc_signal< sc_logic > ap_reg_ready_cmpy_complex_top_Loop_1_proc143_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_ready_cmpy_complex_top_Loop_1_proc143_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_start_in_cmpy_complex_top_Loop_1_proc143_U0_ap_start;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<40> ap_const_lv40_0;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_logic ap_const_logic_0;
    static const bool ap_true;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_chn_write_cmpy_complex_top_Loop_1_proc143_U0_refAtans_V();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_hs_continue();
    void thread_ap_sig_hs_done();
    void thread_ap_sig_ready_cmpy_complex_top_Loop_1_proc143_U0_ap_ready();
    void thread_ap_sig_ready_cmpy_complex_top_Loop_2_proc_U0_ap_ready();
    void thread_ap_sig_start_in_cmpy_complex_top_Loop_1_proc143_U0_ap_start();
    void thread_ap_sig_start_in_cmpy_complex_top_Loop_2_proc_U0_ap_start();
    void thread_ap_sig_top_allready();
    void thread_cmp_TDATA();
    void thread_cmp_TVALID();
    void thread_cmpy_complex_top_Loop_1_proc143_U0_ap_continue();
    void thread_cmpy_complex_top_Loop_1_proc143_U0_ap_start();
    void thread_cmpy_complex_top_Loop_1_proc143_U0_factor_V();
    void thread_cmpy_complex_top_Loop_1_proc143_U0_factor_V_out_full_n();
    void thread_cmpy_complex_top_Loop_1_proc143_U0_nL();
    void thread_cmpy_complex_top_Loop_1_proc143_U0_nL_out_full_n();
    void thread_cmpy_complex_top_Loop_1_proc143_U0_refAtans_V_pipo_status();
    void thread_cmpy_complex_top_Loop_1_proc143_U0_sigRef_TDATA();
    void thread_cmpy_complex_top_Loop_1_proc143_U0_sigRef_TVALID();
    void thread_cmpy_complex_top_Loop_2_proc_U0_ap_continue();
    void thread_cmpy_complex_top_Loop_2_proc_U0_ap_start();
    void thread_cmpy_complex_top_Loop_2_proc_U0_cmp_TREADY();
    void thread_cmpy_complex_top_Loop_2_proc_U0_factor_V_dout();
    void thread_cmpy_complex_top_Loop_2_proc_U0_factor_V_empty_n();
    void thread_cmpy_complex_top_Loop_2_proc_U0_nL_dout();
    void thread_cmpy_complex_top_Loop_2_proc_U0_nL_empty_n();
    void thread_cmpy_complex_top_Loop_2_proc_U0_prealign_V_TDATA();
    void thread_cmpy_complex_top_Loop_2_proc_U0_prealign_V_TVALID();
    void thread_cmpy_complex_top_Loop_2_proc_U0_refAtans_V_q0();
    void thread_cmpy_complex_top_Loop_2_proc_U0_sig_TDATA();
    void thread_cmpy_complex_top_Loop_2_proc_U0_sig_TVALID();
    void thread_factor_V_channel_U_ap_dummy_ce();
    void thread_factor_V_channel_din();
    void thread_factor_V_channel_read();
    void thread_factor_V_channel_write();
    void thread_nL_channel_U_ap_dummy_ce();
    void thread_nL_channel_din();
    void thread_nL_channel_read();
    void thread_nL_channel_write();
    void thread_prealign_V_TREADY();
    void thread_refAtans_V_U_ap_dummy_ce();
    void thread_refAtans_V_i_address0();
    void thread_refAtans_V_i_ce0();
    void thread_refAtans_V_i_d0();
    void thread_refAtans_V_i_we0();
    void thread_refAtans_V_i_write();
    void thread_refAtans_V_t_address0();
    void thread_refAtans_V_t_ce0();
    void thread_refAtans_V_t_d0();
    void thread_refAtans_V_t_read();
    void thread_refAtans_V_t_we0();
    void thread_sigRef_TREADY();
    void thread_sig_TREADY();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
