Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tapatil/CSE240C/SA1/ChampSim-master/ipc1_public/client_001.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3411235 heartbeat IPC: 2.93149 cumulative IPC: 2.93149 (Simulation time: 0 hr 0 min 31 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7120082 heartbeat IPC: 2.69626 cumulative IPC: 2.80896 (Simulation time: 0 hr 1 min 2 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10483845 heartbeat IPC: 2.97286 cumulative IPC: 2.86155 (Simulation time: 0 hr 1 min 32 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14353749 heartbeat IPC: 2.58404 cumulative IPC: 2.78673 (Simulation time: 0 hr 2 min 5 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 17651769 heartbeat IPC: 3.03212 cumulative IPC: 2.83258 (Simulation time: 0 hr 2 min 35 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 17651769 (Simulation time: 0 hr 2 min 35 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 26689666 heartbeat IPC: 1.10645 cumulative IPC: 1.10645 (Simulation time: 0 hr 3 min 7 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 33081077 heartbeat IPC: 1.5646 cumulative IPC: 1.29623 (Simulation time: 0 hr 3 min 34 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 42419065 heartbeat IPC: 1.07089 cumulative IPC: 1.21127 (Simulation time: 0 hr 4 min 10 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 48690791 heartbeat IPC: 1.59446 cumulative IPC: 1.2887 (Simulation time: 0 hr 4 min 37 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 57538504 heartbeat IPC: 1.13024 cumulative IPC: 1.25355 (Simulation time: 0 hr 5 min 5 sec) 
Finished CPU 0 instructions: 50000003 cycles: 39886736 cumulative IPC: 1.25355 (Simulation time: 0 hr 5 min 5 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.25355 instructions: 50000003 cycles: 39886736
L1D TOTAL     ACCESS:   21213437  HIT:   20376967  MISS:     836470
L1D LOAD      ACCESS:    8808597  HIT:    8413776  MISS:     394821
L1D RFO       ACCESS:    4039277  HIT:    3980190  MISS:      59087
L1D PREFETCH  ACCESS:    8365563  HIT:    7983001  MISS:     382562
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    8853790  ISSUED:    8545573  USEFUL:     129579  USELESS:     252956
L1D AVERAGE MISS LATENCY: 48.01 cycles
L1I TOTAL     ACCESS:   13847610  HIT:   12951187  MISS:     896423
L1I LOAD      ACCESS:    8944117  HIT:    8930201  MISS:      13916
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    4903493  HIT:    4020986  MISS:     882507
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    5111791  ISSUED:    5000806  USEFUL:     450238  USELESS:     432138
L1I AVERAGE MISS LATENCY: 18.1314 cycles
L2C TOTAL     ACCESS:    2716935  HIT:    2412039  MISS:     304896
L2C LOAD      ACCESS:     386978  HIT:     273050  MISS:     113928
L2C RFO       ACCESS:      58320  HIT:      21420  MISS:      36900
L2C PREFETCH  ACCESS:    2082025  HIT:    1928193  MISS:     153832
L2C WRITEBACK ACCESS:     189612  HIT:     189376  MISS:        236
L2C PREFETCH  REQUESTED:    2171667  ISSUED:    2161663  USEFUL:      13580  USELESS:     139082
L2C AVERAGE MISS LATENCY: 106.205 cycles
LLC TOTAL     ACCESS:     875979  HIT:     675417  MISS:     200562
LLC LOAD      ACCESS:     113621  HIT:      70885  MISS:      42736
LLC RFO       ACCESS:      36900  HIT:       8572  MISS:      28328
LLC PREFETCH  ACCESS:     618937  HIT:     490212  MISS:     128725
LLC WRITEBACK ACCESS:     106521  HIT:     105748  MISS:        773
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      28221  USELESS:     102636
LLC AVERAGE MISS LATENCY: 189.728 cycles
Major fault: 0 Minor fault: 3439
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      47799  ROW_BUFFER_MISS:     151979
 DBUS_CONGESTED:     116811
 WQ ROW_BUFFER_HIT:      15525  ROW_BUFFER_MISS:      64964  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 97.9037% MPKI: 3.63418 Average ROB Occupancy at Mispredict: 87.0948

Branch types
NOT_BRANCH: 41331383 82.6628%
BRANCH_DIRECT_JUMP: 455615 0.91123%
BRANCH_INDIRECT: 20390 0.04078%
BRANCH_CONDITIONAL: 6745374 13.4907%
BRANCH_DIRECT_CALL: 494532 0.989064%
BRANCH_INDIRECT_CALL: 228815 0.45763%
BRANCH_RETURN: 723560 1.44712%
BRANCH_OTHER: 0 0%

