m255
K4
z2
!s11f vlog 2024.1 2024.02, Feb  1 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/FETEL_WorkDir/Y4S2_DMA_InternReport/software/DMANiosII/obj/default/runtime/sim/mentor
vCONTROL_SLAVE
2D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/CONTROL_SLAVE.v
Z1 !s110 1742285283
!i10b 1
!s100 L6cY47AGZJ<BA62TCjha61
Ij:Y_AQBb4`2jTz?NbX:671
R0
Z2 w1742284917
8D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/CONTROL_SLAVE.v
FD:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/CONTROL_SLAVE.v
!i122 15
L0 1 85
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2024.1;79
r1
!s85 0
31
!s108 1742285282.000000
!s107 D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/CONTROL_SLAVE.v|
!s90 -reportprogress|300|D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/CONTROL_SLAVE.v|-work|DMA_Controller|
!i113 0
Z5 o-work DMA_Controller -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z6 tCvgOpt 0
n@c@o@n@t@r@o@l_@s@l@a@v@e
vDMAController
2D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/DMAController.v
R1
!i10b 1
!s100 1Ta^bA]LF^CEo:5e;Caa`2
I@oBW8oZ9G91U^j^VbDGKH0
R0
R2
8D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/DMAController.v
FD:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/DMAController.v
!i122 16
L0 1 113
R3
R4
r1
!s85 0
31
Z7 !s108 1742285283.000000
!s107 D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/DMAController.v|
!s90 -reportprogress|300|D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/DMAController.v|-work|DMA_Controller|
!i113 0
R5
R6
n@d@m@a@controller
vFIFO_IP
2D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/FIFO_IP.v
R1
!i10b 1
!s100 ]:?XF;0bmJ8E`jZSlKDYE2
IJM_lTDG]6Bczm<S[9?DMA3
R0
R2
8D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/FIFO_IP.v
FD:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/FIFO_IP.v
!i122 19
L0 40 59
R3
R4
r1
!s85 0
31
R7
!s107 D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/FIFO_IP.v|
!s90 -reportprogress|300|D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/FIFO_IP.v|-work|DMA_Controller|
!i113 0
R5
R6
n@f@i@f@o_@i@p
vREAD_MASTER
2D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/READ_MASTER.v
R1
!i10b 1
!s100 VJj[VNaBYC]GMT15jiY8^2
IBHHA5^@QCRA>56f>WfP4m2
R0
R2
8D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/READ_MASTER.v
FD:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/READ_MASTER.v
!i122 17
L0 1 124
R3
R4
r1
!s85 0
31
R7
!s107 D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/READ_MASTER.v|
!s90 -reportprogress|300|D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/READ_MASTER.v|-work|DMA_Controller|
!i113 0
R5
R6
n@r@e@a@d_@m@a@s@t@e@r
vWRITE_MASTER
2D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/WRITE_MASTER.v
R1
!i10b 1
!s100 <`]@i4[c2M<gZO4iiKmBK2
IkC^YhQ3@k`e@;c?f`=bMC3
R0
R2
8D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/WRITE_MASTER.v
FD:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/WRITE_MASTER.v
!i122 18
L0 1 130
R3
R4
r1
!s85 0
31
R7
!s107 D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/WRITE_MASTER.v|
!s90 -reportprogress|300|D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/WRITE_MASTER.v|-work|DMA_Controller|
!i113 0
R5
R6
n@w@r@i@t@e_@m@a@s@t@e@r
