{"VVP Message":"#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp\n:ivl_version \"11.0 (stable)\" \"(d3b0992)\";\n:ivl_delay_selection \"TYPICAL\";\n:vpi_time_precision + 0;\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\system.vpi\";\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\vhdl_sys.vpi\";\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\vhdl_textio.vpi\";\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\v2005_math.vpi\";\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\va_math.vpi\";\nS_000001abf2cd3190 .scope module, \"serial2parallel\" \"serial2parallel\" 2 1;\n .timescale 0 0;\n    .port_info 0 /INPUT 1 \"clk\";\n    .port_info 1 /INPUT 1 \"rst_n\";\n    .port_info 2 /INPUT 1 \"din_serial\";\n    .port_info 3 /INPUT 1 \"din_valid\";\n    .port_info 4 /OUTPUT 8 \"dout_parallel\";\n    .port_info 5 /OUTPUT 1 \"dout_valid\";\no000001abf2df7fd8 .functor BUFZ 1, C4<z>; HiZ drive\nv000001abf2cd3320_0 .net \"clk\", 0 0, o000001abf2df7fd8;  0 drivers\nv000001abf2cddf20_0 .var \"cnt\", 3 0;\no000001abf2df8038 .functor BUFZ 1, C4<z>; HiZ drive\nv000001abf2cd33c0_0 .net \"din_serial\", 0 0, o000001abf2df8038;  0 drivers\no000001abf2df8068 .functor BUFZ 1, C4<z>; HiZ drive\nv000001abf2cd3460_0 .net \"din_valid\", 0 0, o000001abf2df8068;  0 drivers\nv000001abf2df4030_0 .var \"dout_parallel\", 7 0;\nv000001abf2df40d0_0 .var \"dout_valid\", 0 0;\no000001abf2df80f8 .functor BUFZ 1, C4<z>; HiZ drive\nv000001abf2df4170_0 .net \"rst_n\", 0 0, o000001abf2df80f8;  0 drivers\nE_000001abf2df55d0/0 .event negedge, v000001abf2df4170_0;\nE_000001abf2df55d0/1 .event posedge, v000001abf2cd3320_0;\nE_000001abf2df55d0 .event/or E_000001abf2df55d0/0, E_000001abf2df55d0/1;\n    .scope S_000001abf2cd3190;\nT_0 ;\n    %wait E_000001abf2df55d0;\n    %load/vec4 v000001abf2df4170_0;\n    %inv;\n    %flag_set/vec4 8;\n    %jmp/0xz  T_0.0, 8;\n    %pushi/vec4 0, 0, 4;\n    %assign/vec4 v000001abf2cddf20_0, 0;\n    %pushi/vec4 0, 0, 1;\n    %assign/vec4 v000001abf2df40d0_0, 0;\n    %pushi/vec4 0, 0, 8;\n    %assign/vec4 v000001abf2df4030_0, 0;\n    %jmp T_0.1;\nT_0.0 ;\n    %load/vec4 v000001abf2cd3460_0;\n    %flag_set/vec4 8;\n    %jmp/0xz  T_0.2, 8;\n    %load/vec4 v000001abf2cddf20_0;\n    %cmpi/u 7, 0, 4;\n    %jmp/0xz  T_0.4, 5;\n    %load/vec4 v000001abf2cddf20_0;\n    %addi 1, 0, 4;\n    %assign/vec4 v000001abf2cddf20_0, 0;\n    %load/vec4 v000001abf2df4030_0;\n    %parti/s 7, 0, 2;\n    %load/vec4 v000001abf2cd33c0_0;\n    %concat/vec4; draw_concat_vec4\n    %assign/vec4 v000001abf2df4030_0, 0;\n    %jmp T_0.5;\nT_0.4 ;\n    %pushi/vec4 0, 0, 4;\n    %assign/vec4 v000001abf2cddf20_0, 0;\n    %pushi/vec4 1, 0, 1;\n    %assign/vec4 v000001abf2df40d0_0, 0;\n    %load/vec4 v000001abf2df4030_0;\n    %parti/s 7, 0, 2;\n    %load/vec4 v000001abf2cd33c0_0;\n    %concat/vec4; draw_concat_vec4\n    %assign/vec4 v000001abf2df4030_0, 0;\nT_0.5 ;\nT_0.2 ;\nT_0.1 ;\n    %jmp T_0;\n    .thread T_0;\n# The file index is used to find the file name in the following table.\n:file_names 3;\n    \"N/A\";\n    \"<interactive>\";\n    \"verilog_files/verilog_21h49m12s20240331_213.v\";\n"}
