// Seed: 674405383
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    output logic id_1,
    output wor id_2,
    output wor id_3,
    input supply1 id_4
);
  reg  id_6;
  tri0 id_7 = 1;
  tri1 id_8 = (id_4 == 'h0);
  always @(posedge 1 or posedge id_4);
  wire id_9;
  wire id_10;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_9,
      id_9,
      id_8,
      id_7
  );
  initial begin : LABEL_0
    id_1 <= id_6;
  end
endmodule
