Analysis & Synthesis report for JuliaSetVisualizer
Sat Nov 26 20:56:28 2022
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat Nov 26 20:56:28 2022               ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Standard Edition ;
; Revision Name                      ; JuliaSetVisualizer                              ;
; Top-level Entity Name              ; JuliaSetVisualizer                              ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
; UFM blocks                         ; N/A until Partition Merge                       ;
; ADC blocks                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; JuliaSetVisualizer ; JuliaSetVisualizer ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition
    Info: Processing started: Sat Nov 26 20:56:22 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off JuliaSetVisualizer -c JuliaSetVisualizer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/jsv.v
    Info (12023): Found entity 1: jsv File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/jsv.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_irq_mapper.sv
    Info (12023): Found entity 1: jsv_irq_mapper File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0.v
    Info (12023): Found entity 1: jsv_mm_interconnect_0 File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: jsv_mm_interconnect_0_avalon_st_adapter File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: jsv_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: jsv_mm_interconnect_0_rsp_mux File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file jsv/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: jsv_mm_interconnect_0_rsp_demux File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: jsv_mm_interconnect_0_cmd_mux File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: jsv_mm_interconnect_0_cmd_demux File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: jsv_mm_interconnect_0_router_002_default_decode File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: jsv_mm_interconnect_0_router_002 File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: jsv_mm_interconnect_0_router_default_decode File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: jsv_mm_interconnect_0_router File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_usb_rst.v
    Info (12023): Found entity 1: jsv_usb_rst File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_usb_rst.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_usb_gpx.v
    Info (12023): Found entity 1: jsv_usb_gpx File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_usb_gpx.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_timer_0.v
    Info (12023): Found entity 1: jsv_timer_0 File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_sysid_qsys_0.v
    Info (12023): Found entity 1: jsv_sysid_qsys_0 File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_spi_0.v
    Info (12023): Found entity 1: jsv_spi_0 File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_spi_0.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_onchip_memory2_1.v
    Info (12023): Found entity 1: jsv_onchip_memory2_1 File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_onchip_memory2_1.v Line: 21
Info (12021): Found 7 design units, including 7 entities, in source file jsv/synthesis/submodules/altera_onchip_flash_util.v
    Info (12023): Found entity 1: altera_onchip_flash_address_range_check File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_util.v Line: 38
    Info (12023): Found entity 2: altera_onchip_flash_address_write_protection_check File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_util.v Line: 55
    Info (12023): Found entity 3: altera_onchip_flash_s_address_write_protection_check File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_util.v Line: 109
    Info (12023): Found entity 4: altera_onchip_flash_a_address_write_protection_check File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_util.v Line: 147
    Info (12023): Found entity 5: altera_onchip_flash_convert_address File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_util.v Line: 197
    Info (12023): Found entity 6: altera_onchip_flash_convert_sector File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_util.v Line: 219
    Info (12023): Found entity 7: altera_onchip_flash_counter File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_util.v Line: 244
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_onchip_flash.v
    Info (12023): Found entity 1: altera_onchip_flash File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v
    Info (12023): Found entity 1: altera_onchip_flash_avmm_data_controller File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v
    Info (12023): Found entity 1: altera_onchip_flash_avmm_csr_controller File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/rtl/altera_onchip_flash_block.v
    Info (12023): Found entity 1: altera_onchip_flash_block File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/rtl/altera_onchip_flash_block.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_nios2_gen2_0.v
    Info (12023): Found entity 1: jsv_nios2_gen2_0 File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: jsv_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: jsv_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: jsv_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: jsv_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: jsv_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: jsv_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: jsv_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: jsv_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: jsv_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: jsv_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: jsv_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: jsv_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: jsv_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: jsv_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: jsv_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: jsv_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: jsv_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: jsv_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: jsv_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: jsv_nios2_gen2_0_cpu_nios2_oci File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: jsv_nios2_gen2_0_cpu File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: jsv_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: jsv_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: jsv_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: jsv_nios2_gen2_0_cpu_test_bench File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_leds_pio.v
    Info (12023): Found entity 1: jsv_leds_pio File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_leds_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_keycode.v
    Info (12023): Found entity 1: jsv_keycode File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_keycode.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_key.v
    Info (12023): Found entity 1: jsv_key File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file jsv/synthesis/submodules/jsv_jtag_uart_0.v
    Info (12023): Found entity 1: jsv_jtag_uart_0_sim_scfifo_w File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: jsv_jtag_uart_0_scfifo_w File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: jsv_jtag_uart_0_sim_scfifo_r File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: jsv_jtag_uart_0_scfifo_r File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: jsv_jtag_uart_0 File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file jsv/synthesis/submodules/jsv_hex_digits_pio.v
    Info (12023): Found entity 1: jsv_hex_digits_pio File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_hex_digits_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/VGA_controller.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file font_rom.sv
    Info (12023): Found entity 1: font_rom File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/font_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/jsv_sdram.v
    Info (12023): Found entity 1: jsv_sdram File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/jsv_sdram.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v
    Info (12023): Found entity 1: jsv_sdram_mm_interconnect_0 File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: jsv_sdram_mm_interconnect_0_avalon_st_adapter_001 File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: jsv_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: jsv_sdram_mm_interconnect_0_avalon_st_adapter File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: jsv_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: jsv_sdram_mm_interconnect_0_rsp_mux File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: jsv_sdram_mm_interconnect_0_rsp_demux File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: jsv_sdram_mm_interconnect_0_cmd_mux File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: jsv_sdram_mm_interconnect_0_cmd_demux File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: jsv_sdram_mm_interconnect_0_router_002_default_decode File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: jsv_sdram_mm_interconnect_0_router_002 File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: jsv_sdram_mm_interconnect_0_router_001_default_decode File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: jsv_sdram_mm_interconnect_0_router_001 File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: jsv_sdram_mm_interconnect_0_router_default_decode File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: jsv_sdram_mm_interconnect_0_router File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 4 design units, including 4 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v
    Info (12023): Found entity 1: jsv_sdram_sdram_pll_dffpipe_l2c File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v Line: 38
    Info (12023): Found entity 2: jsv_sdram_sdram_pll_stdsync_sv6 File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v Line: 99
    Info (12023): Found entity 3: jsv_sdram_sdram_pll_altpll_vg92 File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v Line: 131
    Info (12023): Found entity 4: jsv_sdram_sdram_pll File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_sdram_pll.v Line: 218
Info (12021): Found 1 design units, including 1 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_bridge_0.v
    Info (12023): Found entity 1: jsv_sdram_bridge_0 File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bridge_0.v Line: 30
Info (12021): Found 2 design units, including 2 entities, in source file jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v
    Info (12023): Found entity 1: jsv_sdram_bitmap_sdram_input_efifo_module File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v Line: 21
    Info (12023): Found entity 2: jsv_sdram_bitmap_sdram File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file fractal_calc.sv
    Info (12023): Found entity 1: fractal_calc File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/fractal_calc.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file visualizer_top.sv
    Info (12023): Found entity 1: visualizer_top File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ism.sv
    Info (12023): Found entity 1: ISM File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/ISM.sv Line: 1
Warning (10229): Verilog HDL Expression warning at vga_interface.sv(233): truncated literal to match 4 bits File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/vga_interface.sv Line: 233
Warning (10229): Verilog HDL Expression warning at vga_interface.sv(234): truncated literal to match 4 bits File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/vga_interface.sv Line: 234
Warning (10229): Verilog HDL Expression warning at vga_interface.sv(235): truncated literal to match 4 bits File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/vga_interface.sv Line: 235
Info (12021): Found 1 design units, including 1 entities, in source file vga_interface.sv
    Info (12023): Found entity 1: vga_interface File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/vga_interface.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file ocm.v
    Info (12023): Found entity 1: ocm File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/ocm.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at vga_interface.sv(88): created implicit net for "RAM_OUT" File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/vga_interface.sv Line: 88
Warning (10037): Verilog HDL or VHDL warning at jsv_spi_0.v(402): conditional expression evaluates to a constant File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_spi_0.v Line: 402
Warning (10037): Verilog HDL or VHDL warning at jsv_sdram_bitmap_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at jsv_sdram_bitmap_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at jsv_sdram_bitmap_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at jsv_sdram_bitmap_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/jsv_sdram_bitmap_sdram.v Line: 682
Warning (10037): Verilog HDL or VHDL warning at fractal_calc.sv(25): conditional expression evaluates to a constant File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/fractal_calc.sv Line: 25
Error (10231): Verilog HDL error at ISM.sv(6): value cannot be assigned to input "a" File: C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/ISM.sv Line: 6
Error (12007): Top-level design entity "JuliaSetVisualizer" is undefined
Info (144001): Generated suppressed messages file C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/output_files/JuliaSetVisualizer.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 11 warnings
    Error: Peak virtual memory: 4738 megabytes
    Error: Processing ended: Sat Nov 26 20:56:29 2022
    Error: Elapsed time: 00:00:07
    Error: Total CPU time (on all processors): 00:00:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/output_files/JuliaSetVisualizer.map.smsg.


