<stg><name>compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i11 0, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:1 %icmp_ln133 = icmp_eq  i11 %indvar_flatten_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:2 %add_ln133 = add i11 %indvar_flatten_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln133 = br i1 %icmp_ln133, void %for.inc5, void %for.inc35.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc5:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc5:1 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc5:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc5:5 %select_ln137 = select i1 %tmp, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln137"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc5:6 %add_ln133_1 = add i7 %i_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln133_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc5:7 %select_ln137_1 = select i1 %tmp, i7 %add_ln133_1, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln137_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc5:10 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln137, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="7">
<![CDATA[
for.inc5:11 %trunc_ln137 = trunc i7 %select_ln137_1

]]></Node>
<StgValue><ssdm name="trunc_ln137"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc5:12 %add_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln137, i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="11">
<![CDATA[
for.inc5:13 %zext_ln137 = zext i11 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5:14 %reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="reg_file_5_0_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
for.inc5:15 %store_ln137 = store i16 0, i11 %reg_file_5_0_addr

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5:16 %reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="reg_file_5_1_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
for.inc5:17 %store_ln137 = store i16 0, i11 %reg_file_5_1_addr

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc5:25 %add_ln134 = add i7 %select_ln137, i7 4

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc5:26 %store_ln134 = store i11 %add_ln133, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc5:27 %store_ln134 = store i7 %select_ln137_1, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc5:28 %store_ln134 = store i7 %add_ln134, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
for.inc35.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc5:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_133_1_VITIS_LOOP_134_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc5:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc5:8 %specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln136"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc5:9 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc5:18 %or_ln137 = or i5 %lshr_ln, i5 1

]]></Node>
<StgValue><ssdm name="or_ln137"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc5:19 %add_ln137_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln137, i5 %or_ln137

]]></Node>
<StgValue><ssdm name="add_ln137_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="11">
<![CDATA[
for.inc5:20 %zext_ln137_1 = zext i11 %add_ln137_1

]]></Node>
<StgValue><ssdm name="zext_ln137_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5:21 %reg_file_5_0_addr_7 = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln137_1

]]></Node>
<StgValue><ssdm name="reg_file_5_0_addr_7"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc5:22 %store_ln137 = store i16 0, i11 %reg_file_5_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5:23 %reg_file_5_1_addr_7 = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln137_1

]]></Node>
<StgValue><ssdm name="reg_file_5_1_addr_7"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc5:24 %store_ln137 = store i16 0, i11 %reg_file_5_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
for.inc5:29 %br_ln134 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="58" name="reg_file_5_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="reg_file_5_0" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="61" from="StgValue_60" to="j" fromId="60" toId="5">
</dataflow>
<dataflow id="62" from="StgValue_60" to="i" fromId="60" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_60" to="indvar_flatten" fromId="60" toId="7">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="66" from="reg_file_5_1" to="specmemcore_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="72" from="StgValue_71" to="specmemcore_ln0" fromId="71" toId="8">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="74" from="reg_file_5_0" to="specmemcore_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="75" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="76" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="77" from="StgValue_71" to="specmemcore_ln0" fromId="71" toId="9">
</dataflow>
<dataflow id="79" from="StgValue_78" to="store_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="80" from="indvar_flatten" to="store_ln0" fromId="7" toId="10">
</dataflow>
<dataflow id="82" from="StgValue_81" to="store_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="83" from="i" to="store_ln0" fromId="6" toId="11">
</dataflow>
<dataflow id="84" from="StgValue_81" to="store_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="85" from="j" to="store_ln0" fromId="5" toId="12">
</dataflow>
<dataflow id="86" from="indvar_flatten" to="indvar_flatten_load" fromId="7" toId="14">
</dataflow>
<dataflow id="87" from="indvar_flatten_load" to="icmp_ln133" fromId="14" toId="15">
</dataflow>
<dataflow id="89" from="StgValue_88" to="icmp_ln133" fromId="88" toId="15">
</dataflow>
<dataflow id="90" from="indvar_flatten_load" to="add_ln133" fromId="14" toId="16">
</dataflow>
<dataflow id="92" from="StgValue_91" to="add_ln133" fromId="91" toId="16">
</dataflow>
<dataflow id="93" from="icmp_ln133" to="br_ln133" fromId="15" toId="17">
</dataflow>
<dataflow id="94" from="j" to="j_load" fromId="5" toId="18">
</dataflow>
<dataflow id="95" from="i" to="i_load" fromId="6" toId="19">
</dataflow>
<dataflow id="97" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="96" toId="20">
</dataflow>
<dataflow id="98" from="j_load" to="tmp" fromId="18" toId="20">
</dataflow>
<dataflow id="100" from="StgValue_99" to="tmp" fromId="99" toId="20">
</dataflow>
<dataflow id="101" from="tmp" to="select_ln137" fromId="20" toId="21">
</dataflow>
<dataflow id="102" from="StgValue_81" to="select_ln137" fromId="81" toId="21">
</dataflow>
<dataflow id="103" from="j_load" to="select_ln137" fromId="18" toId="21">
</dataflow>
<dataflow id="104" from="i_load" to="add_ln133_1" fromId="19" toId="22">
</dataflow>
<dataflow id="106" from="StgValue_105" to="add_ln133_1" fromId="105" toId="22">
</dataflow>
<dataflow id="107" from="tmp" to="select_ln137_1" fromId="20" toId="23">
</dataflow>
<dataflow id="108" from="add_ln133_1" to="select_ln137_1" fromId="22" toId="23">
</dataflow>
<dataflow id="109" from="i_load" to="select_ln137_1" fromId="19" toId="23">
</dataflow>
<dataflow id="111" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="110" toId="24">
</dataflow>
<dataflow id="112" from="select_ln137" to="lshr_ln" fromId="21" toId="24">
</dataflow>
<dataflow id="113" from="StgValue_60" to="lshr_ln" fromId="60" toId="24">
</dataflow>
<dataflow id="115" from="StgValue_114" to="lshr_ln" fromId="114" toId="24">
</dataflow>
<dataflow id="116" from="select_ln137_1" to="trunc_ln137" fromId="23" toId="25">
</dataflow>
<dataflow id="118" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln" fromId="117" toId="26">
</dataflow>
<dataflow id="119" from="trunc_ln137" to="add_ln" fromId="25" toId="26">
</dataflow>
<dataflow id="120" from="lshr_ln" to="add_ln" fromId="24" toId="26">
</dataflow>
<dataflow id="121" from="add_ln" to="zext_ln137" fromId="26" toId="27">
</dataflow>
<dataflow id="122" from="reg_file_5_0" to="reg_file_5_0_addr" fromId="59" toId="28">
</dataflow>
<dataflow id="124" from="StgValue_123" to="reg_file_5_0_addr" fromId="123" toId="28">
</dataflow>
<dataflow id="125" from="zext_ln137" to="reg_file_5_0_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="127" from="StgValue_126" to="store_ln137" fromId="126" toId="29">
</dataflow>
<dataflow id="128" from="reg_file_5_0_addr" to="store_ln137" fromId="28" toId="29">
</dataflow>
<dataflow id="129" from="reg_file_5_1" to="reg_file_5_1_addr" fromId="58" toId="30">
</dataflow>
<dataflow id="130" from="StgValue_123" to="reg_file_5_1_addr" fromId="123" toId="30">
</dataflow>
<dataflow id="131" from="zext_ln137" to="reg_file_5_1_addr" fromId="27" toId="30">
</dataflow>
<dataflow id="132" from="StgValue_126" to="store_ln137" fromId="126" toId="31">
</dataflow>
<dataflow id="133" from="reg_file_5_1_addr" to="store_ln137" fromId="30" toId="31">
</dataflow>
<dataflow id="134" from="select_ln137" to="add_ln134" fromId="21" toId="32">
</dataflow>
<dataflow id="136" from="StgValue_135" to="add_ln134" fromId="135" toId="32">
</dataflow>
<dataflow id="137" from="add_ln133" to="store_ln134" fromId="16" toId="33">
</dataflow>
<dataflow id="138" from="indvar_flatten" to="store_ln134" fromId="7" toId="33">
</dataflow>
<dataflow id="139" from="select_ln137_1" to="store_ln134" fromId="23" toId="34">
</dataflow>
<dataflow id="140" from="i" to="store_ln134" fromId="6" toId="34">
</dataflow>
<dataflow id="141" from="add_ln134" to="store_ln134" fromId="32" toId="35">
</dataflow>
<dataflow id="142" from="j" to="store_ln134" fromId="5" toId="35">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="143" toId="36">
</dataflow>
<dataflow id="146" from="VITIS_LOOP_133_1_VITIS_LOOP_134_2_str" to="specloopname_ln0" fromId="145" toId="36">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="147" toId="37">
</dataflow>
<dataflow id="150" from="StgValue_149" to="empty" fromId="149" toId="37">
</dataflow>
<dataflow id="151" from="StgValue_149" to="empty" fromId="149" toId="37">
</dataflow>
<dataflow id="152" from="StgValue_149" to="empty" fromId="149" toId="37">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecPipeline" to="specpipeline_ln136" fromId="153" toId="38">
</dataflow>
<dataflow id="155" from="StgValue_60" to="specpipeline_ln136" fromId="60" toId="38">
</dataflow>
<dataflow id="157" from="StgValue_156" to="specpipeline_ln136" fromId="156" toId="38">
</dataflow>
<dataflow id="158" from="StgValue_156" to="specpipeline_ln136" fromId="156" toId="38">
</dataflow>
<dataflow id="159" from="StgValue_156" to="specpipeline_ln136" fromId="156" toId="38">
</dataflow>
<dataflow id="161" from="empty_1" to="specpipeline_ln136" fromId="160" toId="38">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecLoopName" to="specloopname_ln9" fromId="143" toId="39">
</dataflow>
<dataflow id="164" from="empty_6" to="specloopname_ln9" fromId="163" toId="39">
</dataflow>
<dataflow id="165" from="lshr_ln" to="or_ln137" fromId="24" toId="40">
</dataflow>
<dataflow id="167" from="StgValue_166" to="or_ln137" fromId="166" toId="40">
</dataflow>
<dataflow id="168" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln137_1" fromId="117" toId="41">
</dataflow>
<dataflow id="169" from="trunc_ln137" to="add_ln137_1" fromId="25" toId="41">
</dataflow>
<dataflow id="170" from="or_ln137" to="add_ln137_1" fromId="40" toId="41">
</dataflow>
<dataflow id="171" from="add_ln137_1" to="zext_ln137_1" fromId="41" toId="42">
</dataflow>
<dataflow id="172" from="reg_file_5_0" to="reg_file_5_0_addr_7" fromId="59" toId="43">
</dataflow>
<dataflow id="173" from="StgValue_123" to="reg_file_5_0_addr_7" fromId="123" toId="43">
</dataflow>
<dataflow id="174" from="zext_ln137_1" to="reg_file_5_0_addr_7" fromId="42" toId="43">
</dataflow>
<dataflow id="175" from="StgValue_126" to="store_ln137" fromId="126" toId="44">
</dataflow>
<dataflow id="176" from="reg_file_5_0_addr_7" to="store_ln137" fromId="43" toId="44">
</dataflow>
<dataflow id="177" from="reg_file_5_1" to="reg_file_5_1_addr_7" fromId="58" toId="45">
</dataflow>
<dataflow id="178" from="StgValue_123" to="reg_file_5_1_addr_7" fromId="123" toId="45">
</dataflow>
<dataflow id="179" from="zext_ln137_1" to="reg_file_5_1_addr_7" fromId="42" toId="45">
</dataflow>
<dataflow id="180" from="StgValue_126" to="store_ln137" fromId="126" toId="46">
</dataflow>
<dataflow id="181" from="reg_file_5_1_addr_7" to="store_ln137" fromId="45" toId="46">
</dataflow>
<dataflow id="182" from="icmp_ln133" to="StgValue_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
