INFO-FLOW: Workspace F:/Ky2nam3/do_an_1/code/doan1/doan/solution1 opened at Sat Jun 01 06:30:24 +0700 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: F:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 1.387 sec.
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.124 sec.
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.157 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.569 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.778 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Command     create_platform done; 0.123 sec.
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.106 sec.
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.139 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.284 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 132.012 MB.
Execute       set_directive_top CNN -name=CNN 
Command       set_directive_top done; 0.102 sec.
Execute       source F:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source F:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source F:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'CNN.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling CNN.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang CNN.cpp -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot F:/Vivado/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.pp.0.cpp {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.cpp.clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 3.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.pp.0.cpp {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/.systemc_flag -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.846 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/all.directive.json -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.363 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.pp.0.cpp.clang-tidy.loop-label.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.224 sec.
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.bc {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.pp.0.cpp.clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'CNN_tb.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling CNN_tb.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang CNN_tb.cpp -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot F:/Vivado/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.pp.0.cpp {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.cpp.clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 2.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.pp.0.cpp {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/.systemc_flag -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.588 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/all.directive.json -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.315 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.pp.0.cpp.clang-tidy.loop-label.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source F:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.785 sec.
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.bc {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.pp.0.cpp.clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.pp.0.cpp.clang.err.log
WARNING: [HLS 207-1017] unknown pragma ignored (CNN_tb.cpp:14:9)
INFO: [HLS 200-10] Analyzing design file 'Conv.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Conv.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang Conv.cpp -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot F:/Vivado/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.pp.0.cpp {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.cpp.clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.pp.0.cpp {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/.systemc_flag -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/all.directive.json -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.pp.0.cpp.clang-tidy.loop-label.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.113 sec.
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.bc {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.pp.0.cpp.clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'Dense.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Dense.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang Dense.cpp -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot F:/Vivado/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.pp.0.cpp {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.cpp.clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.pp.0.cpp {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/.systemc_flag -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/all.directive.json -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.pp.0.cpp.clang-tidy.loop-label.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.bc {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.pp.0.cpp.clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'Pool.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Pool.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang Pool.cpp -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot F:/Vivado/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.pp.0.cpp {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.cpp.clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.pp.0.cpp {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/.systemc_flag -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/all.directive.json -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.pp.0.cpp.clang-tidy.loop-label.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.bc {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.pp.0.cpp.clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 17.28 seconds; current allocated memory: 134.215 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.0.bc -args  "F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.g.bc" "F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.g.bc" "F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.g.bc" "F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.g.bc" "F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.g.bc"  
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.g.bc F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_tb.g.bc F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Conv.g.bc F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Dense.g.bc F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/Pool.g.bc -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.0.bc > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.261 sec.
Execute       run_link_or_opt -opt -out F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.1.lower.bc -args F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.1.lower.bc > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.758 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.2.m1.bc -args F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed F:/Vivado/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc F:/Vivado/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed F:/Vivado/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc F:/Vivado/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.2.m1.bc > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 3.327 sec.
Execute       run_link_or_opt -opt -out F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=CNN -reflow-float-conversion 
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=CNN -reflow-float-conversion -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.3.fpc.bc > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.193 sec.
Execute       run_link_or_opt -out F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.4.m2.bc -args F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed F:/Vivado/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed F:/Vivado/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.4.m2.bc > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=CNN 
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=CNN -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.5.gdce.bc > F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=CNN -mllvm -hls-db-dir -mllvm F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c 2> F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,486 Compile/Link F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,486 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,191 Unroll/Inline (step 1) F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,191 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 999 Unroll/Inline (step 2) F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 999 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 867 Unroll/Inline (step 3) F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 867 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 812 Unroll/Inline (step 4) F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 812 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 812 Array/Struct (step 1) F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 812 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 812 Array/Struct (step 2) F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 812 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 812 Array/Struct (step 3) F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 812 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 812 Array/Struct (step 4) F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 812 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 835 Array/Struct (step 5) F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 835 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 812 Performance (step 1) F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 812 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,138 Performance (step 2) F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,138 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,138 Performance (step 3) F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,138 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,138 Performance (step 4) F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,138 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,336 HW Transforms (step 1) F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,336 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,505 HW Transforms (step 2) F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,505 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'Padding_Conv2D_0(float*, float*)' into 'CNN(float*, float&, float*)' (CNN.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_0(float*, float*, float*, float*)' into 'CNN(float*, float&, float*)' (CNN.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv2D_1(float*, float*)' into 'CNN(float*, float&, float*)' (CNN.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_1(float*, float*, float*, float*)' into 'CNN(float*, float&, float*)' (CNN.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Max_Pool1D_0(float*, float*)' into 'CNN(float*, float&, float*)' (CNN.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv2D_2(float*, float*)' into 'CNN(float*, float&, float*)' (CNN.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_2(float*, float*, float*, float*)' into 'CNN(float*, float&, float*)' (CNN.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv2D_3(float*, float*)' into 'CNN(float*, float&, float*)' (CNN.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_3(float*, float*, float*, float*)' into 'CNN(float*, float&, float*)' (CNN.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Max_Pool1D_1(float*, float*)' into 'CNN(float*, float&, float*)' (CNN.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv2D_4(float*, float*)' into 'CNN(float*, float&, float*)' (CNN.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_4(float*, float*, float*, float*)' into 'CNN(float*, float&, float*)' (CNN.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv2D_5(float*, float*)' into 'CNN(float*, float&, float*)' (CNN.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_5(float*, float*, float*, float*)' into 'CNN(float*, float&, float*)' (CNN.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Max_Pool1D_2(float*, float*)' into 'CNN(float*, float&, float*)' (CNN.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv2D_6(float*, float*)' into 'CNN(float*, float&, float*)' (CNN.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_6(float*, float*, float*, float*)' into 'CNN(float*, float&, float*)' (CNN.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv2D_7(float*, float*)' into 'CNN(float*, float&, float*)' (CNN.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_7(float*, float*, float*, float*)' into 'CNN(float*, float&, float*)' (CNN.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Max_Pool1D_3(float*, float*)' into 'CNN(float*, float&, float*)' (CNN.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Global_Average_Pool1D_4(float*, float*)' into 'CNN(float*, float&, float*)' (CNN.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Dense_0(float*, float*, float*, float*)' into 'CNN(float*, float&, float*)' (CNN.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Dense_1(float*, float&, float*, float*)' into 'CNN(float*, float&, float*)' (CNN.cpp:6:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_0> at Conv.cpp:5:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_ap_0> at Conv.cpp:15:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_1> at Conv.cpp:31:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_ap_1> at Conv.cpp:41:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_weight_pool_0> at Pool.cpp:9:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_2> at Conv.cpp:57:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_ap_2> at Conv.cpp:67:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_3> at Conv.cpp:83:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_ap_3> at Conv.cpp:93:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_weight_pool_1> at Pool.cpp:31:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_4> at Conv.cpp:109:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_ap_4> at Conv.cpp:119:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_5> at Conv.cpp:135:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_fa_5> at Conv.cpp:150:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_weight_pool_2> at Pool.cpp:53:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_6> at Conv.cpp:161:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_fa_6> at Conv.cpp:176:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_7> at Conv.cpp:187:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_fa_7> at Conv.cpp:202:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_weight_pool_3> at Pool.cpp:75:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_gap_4> at Pool.cpp:92:2 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_a_Dense_0> at Dense.cpp:3:2 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_a_Dense_1> at Dense.cpp:15:2 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_detect> at Dense.cpp:26:2 
INFO: [HLS 214-291] Loop 'loop_for_b_Dense_1' is marked as complete unroll implied by the pipeline pragma (Dense.cpp:18:3)
INFO: [HLS 214-291] Loop 'loop_for_b_Dense_0' is marked as complete unroll implied by the pipeline pragma (Dense.cpp:6:3)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_1' is marked as complete unroll implied by the pipeline pragma (Pool.cpp:95:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_77_1' is marked as complete unroll implied by the pipeline pragma (Pool.cpp:77:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_1' is marked as complete unroll implied by the pipeline pragma (Pool.cpp:55:21)
INFO: [HLS 214-291] Loop 'loop_for_fc_4' is marked as complete unroll implied by the pipeline pragma (Conv.cpp:122:4)
INFO: [HLS 214-291] Loop 'loop_for_fa_4' is marked as complete unroll implied by the pipeline pragma (Conv.cpp:124:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (Pool.cpp:33:21)
INFO: [HLS 214-291] Loop 'loop_for_fc_3' is marked as complete unroll implied by the pipeline pragma (Conv.cpp:96:4)
INFO: [HLS 214-291] Loop 'loop_for_fa_3' is marked as complete unroll implied by the pipeline pragma (Conv.cpp:98:5)
INFO: [HLS 214-291] Loop 'loop_for_fc_2' is marked as complete unroll implied by the pipeline pragma (Conv.cpp:70:4)
INFO: [HLS 214-291] Loop 'loop_for_fa_2' is marked as complete unroll implied by the pipeline pragma (Conv.cpp:72:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_1' is marked as complete unroll implied by the pipeline pragma (Pool.cpp:11:21)
INFO: [HLS 214-291] Loop 'loop_for_fc_1' is marked as complete unroll implied by the pipeline pragma (Conv.cpp:44:4)
INFO: [HLS 214-291] Loop 'loop_for_fa_1' is marked as complete unroll implied by the pipeline pragma (Conv.cpp:46:5)
INFO: [HLS 214-291] Loop 'loop_for_fa_0' is marked as complete unroll implied by the pipeline pragma (Conv.cpp:20:5)
INFO: [HLS 214-186] Unrolling loop 'loop_for_b_Dense_1' (Dense.cpp:18:3) in function 'CNN' completely with a factor of 20 (CNN.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_b_Dense_0' (Dense.cpp:6:3) in function 'CNN' completely with a factor of 32 (CNN.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_1' (Pool.cpp:95:20) in function 'CNN' completely with a factor of 32 (CNN.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_1' (Pool.cpp:77:21) in function 'CNN' completely with a factor of 2 (CNN.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_1' (Pool.cpp:55:21) in function 'CNN' completely with a factor of 2 (CNN.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fc_4' (Conv.cpp:122:4) in function 'CNN' completely with a factor of 8 (CNN.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fa_4' (Conv.cpp:124:5) in function 'CNN' completely with a factor of 5 (CNN.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (Pool.cpp:33:21) in function 'CNN' completely with a factor of 2 (CNN.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fc_3' (Conv.cpp:96:4) in function 'CNN' completely with a factor of 8 (CNN.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fa_3' (Conv.cpp:98:5) in function 'CNN' completely with a factor of 5 (CNN.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fc_2' (Conv.cpp:70:4) in function 'CNN' completely with a factor of 4 (CNN.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fa_2' (Conv.cpp:72:5) in function 'CNN' completely with a factor of 5 (CNN.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_1' (Pool.cpp:11:21) in function 'CNN' completely with a factor of 2 (CNN.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fc_1' (Conv.cpp:44:4) in function 'CNN' completely with a factor of 4 (CNN.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fa_1' (Conv.cpp:46:5) in function 'CNN' completely with a factor of 5 (CNN.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fa_0' (Conv.cpp:20:5) in function 'CNN' completely with a factor of 5 (CNN.cpp:6:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.734 seconds; current allocated memory: 137.129 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 137.129 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top CNN -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.0.bc -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.91 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.922 seconds; current allocated memory: 149.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.1.bc -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.235 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.2.prechk.bc -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 151.492 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.g.1.bc to F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.o.1.bc -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 1.353 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.o.1.tmp.bc -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Conv.cpp:5:12) to (Conv.cpp:5:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Conv.cpp:31:12) to (Conv.cpp:31:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Conv.cpp:57:12) to (Conv.cpp:57:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Conv.cpp:83:12) to (Conv.cpp:83:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Conv.cpp:109:12) to (Conv.cpp:109:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Conv.cpp:135:12) to (Conv.cpp:135:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Conv.cpp:161:12) to (Conv.cpp:161:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Conv.cpp:187:12) to (Conv.cpp:187:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CNN' (Dense.cpp:3:2)...35 expression(s) balanced.
Command         transform done; 0.578 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.935 seconds; current allocated memory: 181.652 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.o.2.bc -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_13_1'(Conv.cpp:13:19) and 'loop_for_ap_0'(Conv.cpp:15:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_1'(Conv.cpp:29:2) and 'loop_for_channel_pad_1'(Conv.cpp:31:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_39_1'(Conv.cpp:39:19) and 'loop_for_ap_1'(Conv.cpp:41:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_channel_pool_0'(Pool.cpp:6:2) and 'loop_for_weight_pool_0'(Pool.cpp:9:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_2'(Conv.cpp:55:2) and 'loop_for_channel_pad_2'(Conv.cpp:57:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_65_1'(Conv.cpp:65:19) and 'loop_for_ap_2'(Conv.cpp:67:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_3'(Conv.cpp:81:2) and 'loop_for_channel_pad_3'(Conv.cpp:83:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_91_1'(Conv.cpp:91:19) and 'loop_for_ap_3'(Conv.cpp:93:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_channel_pool_1'(Pool.cpp:28:2) and 'loop_for_weight_pool_1'(Pool.cpp:31:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_4'(Conv.cpp:107:2) and 'loop_for_channel_pad_4'(Conv.cpp:109:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(Conv.cpp:117:20) and 'loop_for_ap_4'(Conv.cpp:119:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_5'(Conv.cpp:133:2) and 'loop_for_channel_pad_5'(Conv.cpp:135:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_fc_5'(Conv.cpp:148:4) and 'loop_for_fa_5'(Conv.cpp:150:5) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_ap_5'(Conv.cpp:145:3) and 'loop_for_fc_5'(Conv.cpp:148:4) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_143_1'(Conv.cpp:143:20) and 'loop_for_ap_5'(Conv.cpp:145:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_channel_pool_2'(Pool.cpp:50:2) and 'loop_for_weight_pool_2'(Pool.cpp:53:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_6'(Conv.cpp:159:2) and 'loop_for_channel_pad_6'(Conv.cpp:161:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_fc_6'(Conv.cpp:174:4) and 'loop_for_fa_6'(Conv.cpp:176:5) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_ap_6'(Conv.cpp:171:3) and 'loop_for_fc_6'(Conv.cpp:174:4) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_169_1'(Conv.cpp:169:20) and 'loop_for_ap_6'(Conv.cpp:171:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_7'(Conv.cpp:185:2) and 'loop_for_channel_pad_7'(Conv.cpp:187:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_fc_7'(Conv.cpp:200:4) and 'loop_for_fa_7'(Conv.cpp:202:5) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_ap_7'(Conv.cpp:197:3) and 'loop_for_fc_7'(Conv.cpp:200:4) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_195_1'(Conv.cpp:195:20) and 'loop_for_ap_7'(Conv.cpp:197:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_channel_pool_3'(Pool.cpp:72:2) and 'loop_for_weight_pool_3'(Pool.cpp:75:3) in function 'CNN' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (Conv.cpp:13:19) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_1' (Conv.cpp:29:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (Conv.cpp:39:19) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_channel_pool_0' (Pool.cpp:6:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_2' (Conv.cpp:55:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_65_1' (Conv.cpp:65:19) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_3' (Conv.cpp:81:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_1' (Conv.cpp:91:19) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_channel_pool_1' (Pool.cpp:28:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_4' (Conv.cpp:107:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (Conv.cpp:117:20) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_5' (Conv.cpp:133:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_fc_5' (Conv.cpp:148:4) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_ap_5' (Conv.cpp:145:3) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_1' (Conv.cpp:143:20) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_channel_pool_2' (Pool.cpp:50:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_6' (Conv.cpp:159:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_fc_6' (Conv.cpp:174:4) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_ap_6' (Conv.cpp:171:3) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_169_1' (Conv.cpp:169:20) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_7' (Conv.cpp:185:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_fc_7' (Conv.cpp:200:4) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_ap_7' (Conv.cpp:197:3) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_195_1' (Conv.cpp:195:20) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_channel_pool_3' (Pool.cpp:72:2) in function 'CNN'.
Execute           auto_get_db
Command         transform done; 2.201 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.203 seconds; current allocated memory: 402.336 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 5.35 sec.
Command     elaborate done; 34.416 sec.
Execute     ap_eval exec zip -j F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.19 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'CNN' ...
Execute       ap_set_top_model CNN 
Execute       get_model_list CNN -filter all-wo-channel -topdown 
Execute       preproc_iomode -model CNN 
Execute       preproc_iomode -model CNN_Pipeline_loop_detect 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_a_Dense_1 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_a_Dense_0 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_channel_gap_4 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       preproc_iomode -model CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       preproc_iomode -model CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       preproc_iomode -model CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       preproc_iomode -model CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       preproc_iomode -model CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       preproc_iomode -model CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       preproc_iomode -model CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       preproc_iomode -model CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_channel_pad_0 
Execute       get_model_list CNN -filter all-wo-channel 
INFO-FLOW: Model list for configure: CNN_Pipeline_loop_for_channel_pad_0 CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 CNN_Pipeline_loop_for_channel_gap_4 CNN_Pipeline_loop_for_a_Dense_0 CNN_Pipeline_loop_for_a_Dense_1 CNN_Pipeline_loop_detect CNN
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_channel_pad_0 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pad_0 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_channel_pad_0 
INFO-FLOW: Configuring Module : CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 
Execute       apply_spec_resource_limit CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
INFO-FLOW: Configuring Module : CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 
Execute       apply_spec_resource_limit CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
INFO-FLOW: Configuring Module : CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 
Execute       apply_spec_resource_limit CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
INFO-FLOW: Configuring Module : CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 
Execute       apply_spec_resource_limit CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
INFO-FLOW: Configuring Module : CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 
Execute       apply_spec_resource_limit CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
INFO-FLOW: Configuring Module : CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       apply_spec_resource_limit CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
INFO-FLOW: Configuring Module : CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       apply_spec_resource_limit CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
INFO-FLOW: Configuring Module : CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       apply_spec_resource_limit CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_channel_gap_4 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_gap_4 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_channel_gap_4 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_a_Dense_0 ...
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_0 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_a_Dense_0 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_a_Dense_1 ...
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_1 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_a_Dense_1 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_detect ...
Execute       set_default_model CNN_Pipeline_loop_detect 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_detect 
INFO-FLOW: Configuring Module : CNN ...
Execute       set_default_model CNN 
Execute       apply_spec_resource_limit CNN 
INFO-FLOW: Model list for preprocess: CNN_Pipeline_loop_for_channel_pad_0 CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 CNN_Pipeline_loop_for_channel_gap_4 CNN_Pipeline_loop_for_a_Dense_0 CNN_Pipeline_loop_for_a_Dense_1 CNN_Pipeline_loop_detect CNN
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_channel_pad_0 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pad_0 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_channel_pad_0 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pad_0 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 
Execute       cdfg_preprocess -model CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 
Execute       cdfg_preprocess -model CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 
Execute       cdfg_preprocess -model CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 
Execute       cdfg_preprocess -model CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 
Execute       cdfg_preprocess -model CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       cdfg_preprocess -model CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       cdfg_preprocess -model CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       cdfg_preprocess -model CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_channel_gap_4 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_gap_4 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_channel_gap_4 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_gap_4 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_a_Dense_0 ...
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_0 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_a_Dense_0 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_a_Dense_0 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_a_Dense_1 ...
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_1 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_a_Dense_1 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_a_Dense_1 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_detect ...
Execute       set_default_model CNN_Pipeline_loop_detect 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_detect 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_detect 
INFO-FLOW: Preprocessing Module: CNN ...
Execute       set_default_model CNN 
Execute       cdfg_preprocess -model CNN 
Execute       rtl_gen_preprocess CNN 
INFO-FLOW: Model list for synthesis: CNN_Pipeline_loop_for_channel_pad_0 CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 CNN_Pipeline_loop_for_channel_gap_4 CNN_Pipeline_loop_for_a_Dense_0 CNN_Pipeline_loop_for_a_Dense_1 CNN_Pipeline_loop_detect CNN
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_channel_pad_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_channel_pad_0 
Execute       schedule -model CNN_Pipeline_loop_for_channel_pad_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_channel_pad_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_for_channel_pad_0'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.457 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.963 seconds; current allocated memory: 407.613 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_channel_pad_0.
Execute       set_default_model CNN_Pipeline_loop_for_channel_pad_0 
Execute       bind -model CNN_Pipeline_loop_for_channel_pad_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 408.879 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_channel_pad_0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 
Execute       schedule -model CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_loop_for_ap_0'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0' (loop 'VITIS_LOOP_13_1_loop_for_ap_0'): Unable to schedule 'load' operation 32 bit ('Weights_load_2', Conv.cpp:21->CNN.cpp:30) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0' (loop 'VITIS_LOOP_13_1_loop_for_ap_0'): Unable to schedule 'load' operation 32 bit ('Weights_load_4', Conv.cpp:21->CNN.cpp:30) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 31, loop 'VITIS_LOOP_13_1_loop_for_ap_0'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.364 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 409.852 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0.
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 
Execute       bind -model CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.176 seconds; current allocated memory: 410.082 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       schedule -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_1_loop_for_channel_pad_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_for_3_channel_pad_1_loop_for_channel_pad_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.142 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 410.535 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       bind -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 410.754 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 
Execute       schedule -model CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_loop_for_ap_1'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1' (loop 'VITIS_LOOP_39_1_loop_for_ap_1'): Unable to schedule 'load' operation 32 bit ('Weights_load_8', Conv.cpp:47->CNN.cpp:32) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1' (loop 'VITIS_LOOP_39_1_loop_for_ap_1'): Unable to schedule 'load' operation 32 bit ('Weights_load_10', Conv.cpp:47->CNN.cpp:32) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1' (loop 'VITIS_LOOP_39_1_loop_for_ap_1'): Unable to schedule 'load' operation 32 bit ('Weights_load_12', Conv.cpp:47->CNN.cpp:32) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1' (loop 'VITIS_LOOP_39_1_loop_for_ap_1'): Unable to schedule 'load' operation 32 bit ('Weights_load_14', Conv.cpp:47->CNN.cpp:32) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1' (loop 'VITIS_LOOP_39_1_loop_for_ap_1'): Unable to schedule 'load' operation 32 bit ('Weights_load_20', Conv.cpp:47->CNN.cpp:32) on array 'Weights' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1' (loop 'VITIS_LOOP_39_1_loop_for_ap_1'): Unable to schedule 'load' operation 32 bit ('Weights_load_24', Conv.cpp:47->CNN.cpp:32) on array 'Weights' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1' (loop 'VITIS_LOOP_39_1_loop_for_ap_1'): Unable to schedule 'load' operation 32 bit ('Weights_load_26', Conv.cpp:47->CNN.cpp:32) on array 'Weights' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'Weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 91, loop 'VITIS_LOOP_39_1_loop_for_ap_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.115 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.185 seconds; current allocated memory: 413.332 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1.sched.adb -f 
Command       db_write done; 0.142 sec.
INFO-FLOW: Finish scheduling CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1.
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 
Execute       bind -model CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.103 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 413.762 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.116 sec.
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       schedule -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_for_channel_pool_0_loop_for_weight_pool_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_for_channel_pool_0_loop_for_weight_pool_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 414.402 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       bind -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 414.695 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       schedule -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_2_loop_for_channel_pad_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_for_3_channel_pad_2_loop_for_channel_pad_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.133 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 415.016 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       bind -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 415.547 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 
Execute       schedule -model CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_1_loop_for_ap_2'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2' (loop 'VITIS_LOOP_65_1_loop_for_ap_2'): Unable to schedule 'load' operation 32 bit ('Weights_load_29', Conv.cpp:73->CNN.cpp:35) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2' (loop 'VITIS_LOOP_65_1_loop_for_ap_2'): Unable to schedule 'load' operation 32 bit ('Weights_load_31', Conv.cpp:73->CNN.cpp:35) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2' (loop 'VITIS_LOOP_65_1_loop_for_ap_2'): Unable to schedule 'load' operation 32 bit ('Weights_load_33', Conv.cpp:73->CNN.cpp:35) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2' (loop 'VITIS_LOOP_65_1_loop_for_ap_2'): Unable to schedule 'load' operation 32 bit ('Weights_load_35', Conv.cpp:73->CNN.cpp:35) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2' (loop 'VITIS_LOOP_65_1_loop_for_ap_2'): Unable to schedule 'load' operation 32 bit ('Weights_load_41', Conv.cpp:73->CNN.cpp:35) on array 'Weights' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2' (loop 'VITIS_LOOP_65_1_loop_for_ap_2'): Unable to schedule 'load' operation 32 bit ('Weights_load_45', Conv.cpp:73->CNN.cpp:35) on array 'Weights' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2' (loop 'VITIS_LOOP_65_1_loop_for_ap_2'): Unable to schedule 'load' operation 32 bit ('Weights_load_47', Conv.cpp:73->CNN.cpp:35) on array 'Weights' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'Weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 91, loop 'VITIS_LOOP_65_1_loop_for_ap_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.961 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.004 seconds; current allocated memory: 417.438 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2.
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 
Execute       bind -model CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 417.711 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       schedule -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_3_loop_for_channel_pad_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_for_3_channel_pad_3_loop_for_channel_pad_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.147 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 418.211 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       bind -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 418.477 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 
Execute       schedule -model CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1_loop_for_ap_3'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3' (loop 'VITIS_LOOP_91_1_loop_for_ap_3'): Unable to schedule 'load' operation 32 bit ('Weights_load_50', Conv.cpp:99->CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3' (loop 'VITIS_LOOP_91_1_loop_for_ap_3'): Unable to schedule 'load' operation 32 bit ('Weights_load_52', Conv.cpp:99->CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3' (loop 'VITIS_LOOP_91_1_loop_for_ap_3'): Unable to schedule 'load' operation 32 bit ('Weights_load_53', Conv.cpp:99->CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3' (loop 'VITIS_LOOP_91_1_loop_for_ap_3'): Unable to schedule 'load' operation 32 bit ('Weights_load_55', Conv.cpp:99->CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3' (loop 'VITIS_LOOP_91_1_loop_for_ap_3'): Unable to schedule 'load' operation 32 bit ('Weights_load_85', Conv.cpp:99->CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3' (loop 'VITIS_LOOP_91_1_loop_for_ap_3'): Unable to schedule 'load' operation 32 bit ('Weights_load_87', Conv.cpp:99->CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 20). Please consider using a memory core with more ports or partitioning the array 'Weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 21, Depth = 171, loop 'VITIS_LOOP_91_1_loop_for_ap_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.006 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.092 seconds; current allocated memory: 422.840 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.131 sec.
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3.sched.adb -f 
Command       db_write done; 0.143 sec.
INFO-FLOW: Finish scheduling CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3.
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 
Execute       bind -model CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.132 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 423.641 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3.bind.adb -f 
Command       db_write done; 0.313 sec.
INFO-FLOW: Finish binding CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       schedule -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_for_channel_pool_1_loop_for_weight_pool_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_for_channel_pool_1_loop_for_weight_pool_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 423.957 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       bind -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 424.113 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       schedule -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv4'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_4_loop_for_channel_pad_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_for_3_channel_pad_4_loop_for_channel_pad_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 424.402 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       bind -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 424.461 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 
Execute       schedule -model CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv4'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_loop_for_ap_4'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4' (loop 'VITIS_LOOP_117_1_loop_for_ap_4'): Unable to schedule 'load' operation 32 bit ('Weights_load', Conv.cpp:125->CNN.cpp:40) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4' (loop 'VITIS_LOOP_117_1_loop_for_ap_4'): Unable to schedule 'load' operation 32 bit ('Weights_load_92', Conv.cpp:125->CNN.cpp:40) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4' (loop 'VITIS_LOOP_117_1_loop_for_ap_4'): Unable to schedule 'load' operation 32 bit ('Weights_load_94', Conv.cpp:125->CNN.cpp:40) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4' (loop 'VITIS_LOOP_117_1_loop_for_ap_4'): Unable to schedule 'load' operation 32 bit ('Weights_load_96', Conv.cpp:125->CNN.cpp:40) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4' (loop 'VITIS_LOOP_117_1_loop_for_ap_4'): Unable to schedule 'load' operation 32 bit ('Weights_load_126', Conv.cpp:125->CNN.cpp:40) on array 'Weights' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4' (loop 'VITIS_LOOP_117_1_loop_for_ap_4'): Unable to schedule 'load' operation 32 bit ('Weights_load_128', Conv.cpp:125->CNN.cpp:40) on array 'Weights' due to limited memory ports (II = 20). Please consider using a memory core with more ports or partitioning the array 'Weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 21, Depth = 171, loop 'VITIS_LOOP_117_1_loop_for_ap_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.828 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.94 seconds; current allocated memory: 428.445 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.126 sec.
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4.sched.adb -f 
Command       db_write done; 0.131 sec.
INFO-FLOW: Finish scheduling CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4.
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 
Execute       bind -model CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.129 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 430.000 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4.bind.adb -f 
Command       db_write done; 0.273 sec.
INFO-FLOW: Finish binding CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       schedule -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln136) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_5_loop_for_channel_pad_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_for_3_channel_pad_5_loop_for_channel_pad_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.144 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 430.316 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       bind -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 431.125 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       schedule -model CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln151_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5'.
WARNING: [HLS 200-880] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5' (loop 'VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('s', Conv.cpp:151->CNN.cpp:42) and 'select' operation 32 bit ('select_ln145_1', Conv.cpp:145->CNN.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5' (loop 'VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('s', Conv.cpp:151->CNN.cpp:42) and 'select' operation 32 bit ('select_ln145_1', Conv.cpp:145->CNN.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5' (loop 'VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('s', Conv.cpp:151->CNN.cpp:42) and 'select' operation 32 bit ('select_ln145_1', Conv.cpp:145->CNN.cpp:42).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 20, loop 'VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.311 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 432.078 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       bind -model CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 432.211 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       schedule -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_for_channel_pool_2_loop_for_weight_pool_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_for_channel_pool_2_loop_for_weight_pool_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.118 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 432.391 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       bind -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 432.512 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       schedule -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln162) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_6_loop_for_channel_pad_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_for_3_channel_pad_6_loop_for_channel_pad_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 432.707 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       bind -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 433.219 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.309 sec.
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       schedule -model CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln177_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6'.
WARNING: [HLS 200-880] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6' (loop 'VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('s', Conv.cpp:177->CNN.cpp:45) and 'select' operation 32 bit ('select_ln171_1', Conv.cpp:171->CNN.cpp:45).
WARNING: [HLS 200-880] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6' (loop 'VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('s', Conv.cpp:177->CNN.cpp:45) and 'select' operation 32 bit ('select_ln171_1', Conv.cpp:171->CNN.cpp:45).
WARNING: [HLS 200-880] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6' (loop 'VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('s', Conv.cpp:177->CNN.cpp:45) and 'select' operation 32 bit ('select_ln171_1', Conv.cpp:171->CNN.cpp:45).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 20, loop 'VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.246 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.631 seconds; current allocated memory: 433.957 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.152 sec.
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       bind -model CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 434.574 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.bind.adb -f 
Command       db_write done; 0.101 sec.
INFO-FLOW: Finish binding CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       schedule -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln188) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_7_loop_for_channel_pad_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_for_3_channel_pad_7_loop_for_channel_pad_7'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.116 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 434.895 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       bind -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 434.949 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       schedule -model CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln203_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7'.
WARNING: [HLS 200-880] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7' (loop 'VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('s', Conv.cpp:203->CNN.cpp:47) and 'select' operation 32 bit ('select_ln197_1', Conv.cpp:197->CNN.cpp:47).
WARNING: [HLS 200-880] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7' (loop 'VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('s', Conv.cpp:203->CNN.cpp:47) and 'select' operation 32 bit ('select_ln197_1', Conv.cpp:197->CNN.cpp:47).
WARNING: [HLS 200-880] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7' (loop 'VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('s', Conv.cpp:203->CNN.cpp:47) and 'select' operation 32 bit ('select_ln197_1', Conv.cpp:197->CNN.cpp:47).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 20, loop 'VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 435.492 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       bind -model CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.122 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 435.617 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       schedule -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPool3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_channel_pool_3_loop_for_weight_pool_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_for_channel_pool_3_loop_for_weight_pool_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 436.121 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       bind -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 436.203 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_channel_gap_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_channel_gap_4 
Execute       schedule -model CNN_Pipeline_loop_for_channel_gap_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPool3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_channel_gap_4'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_channel_gap_4' (loop 'loop_for_channel_gap_4'): Unable to schedule 'load' operation 32 bit ('OutPool3_load_16', Pool.cpp:98->CNN.cpp:49) on array 'OutPool3' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OutPool3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 135, loop 'loop_for_channel_gap_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.334 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 437.719 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_gap_4.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_gap_4.sched.adb -f 
Command       db_write done; 0.105 sec.
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_channel_gap_4.
Execute       set_default_model CNN_Pipeline_loop_for_channel_gap_4 
Execute       bind -model CNN_Pipeline_loop_for_channel_gap_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.136 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 438.816 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_gap_4.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_gap_4.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_channel_gap_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_a_Dense_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_0 
Execute       schedule -model CNN_Pipeline_loop_for_a_Dense_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_for_a_Dense_0'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 32 bit ('Weights_load_21', Dense.cpp:7->CNN.cpp:50) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 32 bit ('Weights_load_23', Dense.cpp:7->CNN.cpp:50) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 32 bit ('Weights_load_25', Dense.cpp:7->CNN.cpp:50) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 32 bit ('Weights_load_27', Dense.cpp:7->CNN.cpp:50) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 32 bit ('Weights_load_41', Dense.cpp:7->CNN.cpp:50) on array 'Weights' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 32 bit ('Weights_load_49', Dense.cpp:7->CNN.cpp:50) on array 'Weights' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 32 bit ('Weights_load_51', Dense.cpp:7->CNN.cpp:50) on array 'Weights' due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array 'Weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 139, loop 'loop_for_a_Dense_0'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.925 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 441.047 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.sched.adb -f 
Command       db_write done; 0.136 sec.
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_a_Dense_0.
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_0 
Execute       bind -model CNN_Pipeline_loop_for_a_Dense_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.197 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 442.219 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.bind.adb -f 
Command       db_write done; 0.101 sec.
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_a_Dense_0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_a_Dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_1 
Execute       schedule -model CNN_Pipeline_loop_for_a_Dense_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_for_a_Dense_1'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 32 bit ('Weights_load_1', Dense.cpp:19->CNN.cpp:51) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 32 bit ('Weights_load_3', Dense.cpp:19->CNN.cpp:51) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 32 bit ('Weights_load_5', Dense.cpp:19->CNN.cpp:51) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 32 bit ('Weights_load_7', Dense.cpp:19->CNN.cpp:51) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 32 bit ('Weights_load_13', Dense.cpp:19->CNN.cpp:51) on array 'Weights' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 32 bit ('Weights_load_17', Dense.cpp:19->CNN.cpp:51) on array 'Weights' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 32 bit ('Weights_load_19', Dense.cpp:19->CNN.cpp:51) on array 'Weights' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'Weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 89, loop 'loop_for_a_Dense_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.663 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.872 seconds; current allocated memory: 443.617 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_a_Dense_1.
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_1 
Execute       bind -model CNN_Pipeline_loop_for_a_Dense_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.108 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 444.184 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_a_Dense_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_detect 
Execute       schedule -model CNN_Pipeline_loop_detect 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_detect'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_detect'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 444.625 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_detect.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_detect.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_detect.
Execute       set_default_model CNN_Pipeline_loop_detect 
Execute       bind -model CNN_Pipeline_loop_detect 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 444.625 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_detect.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_detect.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_detect.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN 
Execute       schedule -model CNN 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.386 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 445.676 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.sched.adb -f 
INFO-FLOW: Finish scheduling CNN.
Execute       set_default_model CNN 
Execute       bind -model CNN 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.189 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 446.520 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.176 sec.
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.bind.adb -f 
Command       db_write done; 0.22 sec.
INFO-FLOW: Finish binding CNN.
Execute       get_model_list CNN -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pad_0 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_gap_4 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_a_Dense_0 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_a_Dense_1 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_detect 
Execute       rtl_gen_preprocess CNN 
INFO-FLOW: Model list for RTL generation: CNN_Pipeline_loop_for_channel_pad_0 CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 CNN_Pipeline_loop_for_channel_gap_4 CNN_Pipeline_loop_for_a_Dense_0 CNN_Pipeline_loop_for_a_Dense_1 CNN_Pipeline_loop_detect CNN
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_channel_pad_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_channel_pad_0 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_channel_pad_0' pipeline 'loop_for_channel_pad_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_channel_pad_0'.
Command       create_rtl_model done; 2.247 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.764 seconds; current allocated memory: 448.438 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pad_0 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_loop_for_channel_pad_0 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pad_0 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_loop_for_channel_pad_0 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_channel_pad_0 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_channel_pad_0_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_channel_pad_0 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_channel_pad_0_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_channel_pad_0 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pad_0 -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.adb 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pad_0 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_channel_pad_0 -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0' pipeline 'VITIS_LOOP_13_1_loop_for_ap_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0'.
Command       create_rtl_model done; 0.163 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 450.898 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 
Execute       syn_report -csynth -model CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0.adb 
Command       db_write done; 0.15 sec.
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1' pipeline 'loop_for_3_channel_pad_1_loop_for_channel_pad_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1'.
Command       create_rtl_model done; 0.192 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 453.375 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.adb 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1' pipeline 'VITIS_LOOP_39_1_loop_for_ap_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1'.
Command       create_rtl_model done; 0.217 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 457.098 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 
Execute       syn_report -csynth -model CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1.adb 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0' pipeline 'loop_for_channel_pool_0_loop_for_weight_pool_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0'.
Command       create_rtl_model done; 0.111 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.653 seconds; current allocated memory: 462.141 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.adb 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2' pipeline 'loop_for_3_channel_pad_2_loop_for_channel_pad_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_9ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 463.914 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.adb 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2' pipeline 'VITIS_LOOP_65_1_loop_for_ap_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2'.
Command       create_rtl_model done; 0.191 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 467.000 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 
Execute       syn_report -csynth -model CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2.adb 
Command       db_write done; 0.127 sec.
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3' pipeline 'loop_for_3_channel_pad_3_loop_for_channel_pad_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3'.
Command       create_rtl_model done; 0.264 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.824 seconds; current allocated memory: 471.934 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.adb 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3' pipeline 'VITIS_LOOP_91_1_loop_for_ap_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3'.
Command       create_rtl_model done; 0.345 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.763 seconds; current allocated memory: 477.758 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 
Execute       syn_report -csynth -model CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3.adb 
Command       db_write done; 0.205 sec.
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1' pipeline 'loop_for_channel_pool_1_loop_for_weight_pool_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.969 seconds; current allocated memory: 486.785 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.adb 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4' pipeline 'loop_for_3_channel_pad_4_loop_for_channel_pad_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_7ns_7ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 487.875 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.adb 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4' pipeline 'VITIS_LOOP_117_1_loop_for_ap_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4'.
Command       create_rtl_model done; 0.276 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 492.754 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 
Execute       syn_report -csynth -model CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4.adb 
Command       db_write done; 0.171 sec.
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5' pipeline 'loop_for_3_channel_pad_5_loop_for_channel_pad_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5'.
Command       create_rtl_model done; 0.768 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.64 seconds; current allocated memory: 502.305 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.adb 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5' pipeline 'VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5'.
Command       create_rtl_model done; 0.118 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 502.305 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       syn_report -csynth -model CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.adb 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2' pipeline 'loop_for_channel_pool_2_loop_for_weight_pool_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 505.777 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.adb 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6' pipeline 'loop_for_3_channel_pad_6_loop_for_channel_pad_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_6ns_6ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 507.590 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.adb 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6' pipeline 'VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_6ns_6ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6'.
Command       create_rtl_model done; 0.136 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 509.320 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       syn_report -csynth -model CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.adb 
Command       db_write done; 0.135 sec.
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7' pipeline 'loop_for_3_channel_pad_7_loop_for_channel_pad_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 512.582 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.adb 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7' pipeline 'VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 514.172 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       syn_report -csynth -model CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.adb 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3' pipeline 'loop_for_channel_pool_3_loop_for_weight_pool_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 517.516 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.adb 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_channel_gap_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_channel_gap_4 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_gap_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_channel_gap_4' pipeline 'loop_for_channel_gap_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'CNN_Pipeline_loop_for_channel_gap_4' is 24548 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_channel_gap_4'.
Command       create_rtl_model done; 0.447 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 522.746 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_gap_4 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_loop_for_channel_gap_4 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_gap_4 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_loop_for_channel_gap_4 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_channel_gap_4 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_channel_gap_4_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_channel_gap_4 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_channel_gap_4_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_channel_gap_4 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_gap_4.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_channel_gap_4 -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_gap_4.adb 
Execute       db_write -model CNN_Pipeline_loop_for_channel_gap_4 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_channel_gap_4 -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_gap_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_a_Dense_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_a_Dense_0 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_a_Dense_0' pipeline 'loop_for_a_Dense_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_a_Dense_0'.
Command       create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.744 seconds; current allocated memory: 529.414 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_a_Dense_0 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_loop_for_a_Dense_0 
Execute       gen_rtl CNN_Pipeline_loop_for_a_Dense_0 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_loop_for_a_Dense_0 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_a_Dense_0 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_a_Dense_0_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_a_Dense_0 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_a_Dense_0_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_a_Dense_0 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_a_Dense_0 -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.adb 
Execute       db_write -model CNN_Pipeline_loop_for_a_Dense_0 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_a_Dense_0 -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_a_Dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_a_Dense_1 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_a_Dense_1' pipeline 'loop_for_a_Dense_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_a_Dense_1'.
Command       create_rtl_model done; 0.154 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 536.152 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_a_Dense_1 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_loop_for_a_Dense_1 
Execute       gen_rtl CNN_Pipeline_loop_for_a_Dense_1 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_loop_for_a_Dense_1 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_a_Dense_1 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_a_Dense_1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_a_Dense_1 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_for_a_Dense_1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_a_Dense_1 -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_a_Dense_1 -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.adb 
Execute       db_write -model CNN_Pipeline_loop_for_a_Dense_1 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_a_Dense_1 -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_detect -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_detect.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_detect' pipeline 'loop_detect' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_detect'.
Command       create_rtl_model done; 0.157 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 540.363 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_detect -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN_CNN_Pipeline_loop_detect 
Execute       gen_rtl CNN_Pipeline_loop_detect -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN_CNN_Pipeline_loop_detect 
Execute       syn_report -csynth -model CNN_Pipeline_loop_detect -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_detect_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_detect -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_Pipeline_loop_detect_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_detect -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_detect.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_detect -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_detect.adb 
Execute       db_write -model CNN_Pipeline_loop_detect -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_detect -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_detect 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN -top_prefix  -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/InModel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/OutModel' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/Weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN'.
INFO: [RTMG 210-278] Implementing memory 'CNN_out_Dense_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutConv0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutConv1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPool0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv5_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv6_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv7_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPool3_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutGAP4_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutDense0_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 1.492 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.696 seconds; current allocated memory: 545.816 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN -istop -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/vhdl/CNN 
Execute       gen_rtl CNN -istop -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/verilog/CNN 
Execute       syn_report -csynth -model CNN -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/CNN_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.139 sec.
Execute       db_write -model CNN -f -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.adb 
Execute       db_write -model CNN -bindview -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN -p F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN 
Execute       export_constraint_db -f -tool general -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.constraint.tcl 
Execute       syn_report -designview -model CNN -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.design.xml 
Command       syn_report done; 0.242 sec.
Execute       syn_report -csynthDesign -model CNN -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth.rpt -MHOut F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -wcfg -model CNN -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model CNN -o F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.protoinst 
Execute       sc_get_clocks CNN 
Execute       sc_get_portdomain CNN 
INFO-FLOW: Model list for RTL component generation: CNN_Pipeline_loop_for_channel_pad_0 CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 CNN_Pipeline_loop_for_channel_gap_4 CNN_Pipeline_loop_for_a_Dense_0 CNN_Pipeline_loop_for_a_Dense_1 CNN_Pipeline_loop_detect CNN
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_channel_pad_0] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.compgen.tcl 
INFO-FLOW: Found component CNN_mul_3ns_10ns_10_1_1.
INFO-FLOW: Append model CNN_mul_3ns_10ns_10_1_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.compgen.tcl 
INFO-FLOW: Found component CNN_mul_3ns_9ns_9_1_1.
INFO-FLOW: Append model CNN_mul_3ns_9ns_9_1_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.compgen.tcl 
INFO-FLOW: Found component CNN_mac_muladd_4ns_8ns_8ns_11_4_1.
INFO-FLOW: Append model CNN_mac_muladd_4ns_8ns_8ns_11_4_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.compgen.tcl 
INFO-FLOW: Found component CNN_mac_muladd_4ns_7ns_7ns_10_4_1.
INFO-FLOW: Append model CNN_mac_muladd_4ns_7ns_7ns_10_4_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.compgen.tcl 
INFO-FLOW: Found component CNN_mac_muladd_5ns_7ns_7ns_11_4_1.
INFO-FLOW: Append model CNN_mac_muladd_5ns_7ns_7ns_11_4_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.compgen.tcl 
INFO-FLOW: Found component CNN_mac_muladd_5ns_6ns_6ns_10_4_1.
INFO-FLOW: Append model CNN_mac_muladd_5ns_6ns_6ns_10_4_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.compgen.tcl 
INFO-FLOW: Found component CNN_mac_muladd_6ns_6ns_6ns_11_4_1.
INFO-FLOW: Append model CNN_mac_muladd_6ns_6ns_6ns_11_4_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_channel_gap_4] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_gap_4.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_a_Dense_0] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_a_Dense_1] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_detect] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_detect.compgen.tcl 
INFO-FLOW: Found component CNN_sitofp_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model CNN_sitofp_32ns_32_4_no_dsp_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.compgen.tcl 
INFO-FLOW: Found component CNN_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model CNN_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component CNN_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model CNN_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component CNN_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model CNN_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component CNN_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model CNN_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component CNN_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model CNN_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component CNN_out_Dense_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_out_Dense_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component CNN_OutConv0_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutConv0_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component CNN_OutConv1_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutConv1_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPool0_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPool0_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv5_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv5_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv6_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv6_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv7_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv7_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPool3_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPool3_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component CNN_OutGAP4_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutGAP4_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutDense0_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutDense0_RAM_AUTO_1R1W
INFO-FLOW: Append model CNN_Pipeline_loop_for_channel_pad_0
INFO-FLOW: Append model CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0
INFO-FLOW: Append model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1
INFO-FLOW: Append model CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1
INFO-FLOW: Append model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0
INFO-FLOW: Append model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2
INFO-FLOW: Append model CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2
INFO-FLOW: Append model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3
INFO-FLOW: Append model CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3
INFO-FLOW: Append model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1
INFO-FLOW: Append model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4
INFO-FLOW: Append model CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4
INFO-FLOW: Append model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5
INFO-FLOW: Append model CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5
INFO-FLOW: Append model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2
INFO-FLOW: Append model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6
INFO-FLOW: Append model CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6
INFO-FLOW: Append model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7
INFO-FLOW: Append model CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7
INFO-FLOW: Append model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3
INFO-FLOW: Append model CNN_Pipeline_loop_for_channel_gap_4
INFO-FLOW: Append model CNN_Pipeline_loop_for_a_Dense_0
INFO-FLOW: Append model CNN_Pipeline_loop_for_a_Dense_1
INFO-FLOW: Append model CNN_Pipeline_loop_detect
INFO-FLOW: Append model CNN
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_mul_3ns_10ns_10_1_1 CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_mul_3ns_9ns_9_1_1 CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_mac_muladd_4ns_8ns_8ns_11_4_1 CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_mac_muladd_4ns_7ns_7ns_10_4_1 CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_mac_muladd_5ns_7ns_7ns_11_4_1 CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_mac_muladd_5ns_6ns_6ns_10_4_1 CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_mac_muladd_6ns_6ns_6ns_11_4_1 CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_sitofp_32ns_32_4_no_dsp_1 CNN_flow_control_loop_pipe_sequential_init CNN_fadd_32ns_32ns_32_4_full_dsp_1 CNN_fadd_32ns_32ns_32_4_full_dsp_1 CNN_fmul_32ns_32ns_32_3_max_dsp_1 CNN_fmul_32ns_32ns_32_3_max_dsp_1 CNN_fcmp_32ns_32ns_1_2_no_dsp_1 CNN_out_Dense_RAM_AUTO_1R1W CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W CNN_OutConv0_RAM_AUTO_1R1W CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W CNN_OutConv1_RAM_AUTO_1R1W CNN_OutPool0_RAM_AUTO_1R1W CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W CNN_OutPadConv5_RAM_AUTO_1R1W CNN_OutPadConv6_RAM_AUTO_1R1W CNN_OutPadConv7_RAM_AUTO_1R1W CNN_OutPool3_RAM_1WNR_AUTO_1R1W CNN_OutGAP4_RAM_AUTO_1R1W CNN_OutDense0_RAM_AUTO_1R1W CNN_Pipeline_loop_for_channel_pad_0 CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 CNN_Pipeline_loop_for_channel_gap_4 CNN_Pipeline_loop_for_a_Dense_0 CNN_Pipeline_loop_for_a_Dense_1 CNN_Pipeline_loop_detect CNN
INFO-FLOW: Generating F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mul_3ns_10ns_10_1_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mul_3ns_9ns_9_1_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mac_muladd_4ns_8ns_8ns_11_4_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mac_muladd_4ns_7ns_7ns_10_4_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mac_muladd_5ns_7ns_7ns_11_4_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mac_muladd_5ns_6ns_6ns_10_4_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mac_muladd_6ns_6ns_6ns_11_4_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_sitofp_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model CNN_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model CNN_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model CNN_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model CNN_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model CNN_out_Dense_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutConv0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutConv1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPool0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv5_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv6_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv7_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPool3_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutGAP4_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutDense0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_channel_pad_0
INFO-FLOW: To file: write model CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1
INFO-FLOW: To file: write model CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2
INFO-FLOW: To file: write model CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3
INFO-FLOW: To file: write model CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4
INFO-FLOW: To file: write model CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5
INFO-FLOW: To file: write model CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6
INFO-FLOW: To file: write model CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7
INFO-FLOW: To file: write model CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_channel_gap_4
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_a_Dense_0
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_a_Dense_1
INFO-FLOW: To file: write model CNN_Pipeline_loop_detect
INFO-FLOW: To file: write model CNN
INFO-FLOW: Generating F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.104 sec.
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.131 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/vhdl' dstVlogDir='F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/vlog' tclDir='F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db' modelList='CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_10ns_10_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_9ns_9_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_4ns_8ns_8ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_4ns_7ns_7ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_5ns_7ns_7ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_5ns_6ns_6ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_6ns_6ns_6ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_sitofp_32ns_32_4_no_dsp_1
CNN_flow_control_loop_pipe_sequential_init
CNN_fadd_32ns_32ns_32_4_full_dsp_1
CNN_fadd_32ns_32ns_32_4_full_dsp_1
CNN_fmul_32ns_32ns_32_3_max_dsp_1
CNN_fmul_32ns_32ns_32_3_max_dsp_1
CNN_fcmp_32ns_32ns_1_2_no_dsp_1
CNN_out_Dense_RAM_AUTO_1R1W
CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W
CNN_OutConv0_RAM_AUTO_1R1W
CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
CNN_OutConv1_RAM_AUTO_1R1W
CNN_OutPool0_RAM_AUTO_1R1W
CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv5_RAM_AUTO_1R1W
CNN_OutPadConv6_RAM_AUTO_1R1W
CNN_OutPadConv7_RAM_AUTO_1R1W
CNN_OutPool3_RAM_1WNR_AUTO_1R1W
CNN_OutGAP4_RAM_AUTO_1R1W
CNN_OutDense0_RAM_AUTO_1R1W
CNN_Pipeline_loop_for_channel_pad_0
CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0
CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1
CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1
CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0
CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2
CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2
CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3
CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3
CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1
CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4
CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4
CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5
CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5
CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2
CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6
CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6
CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7
CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7
CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3
CNN_Pipeline_loop_for_channel_gap_4
CNN_Pipeline_loop_for_a_Dense_0
CNN_Pipeline_loop_for_a_Dense_1
CNN_Pipeline_loop_detect
CNN
' expOnly='0'
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_gap_4.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_detect.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.744 seconds; current allocated memory: 553.469 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='CNN_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.6 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_10ns_10_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_9ns_9_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_4ns_8ns_8ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_4ns_7ns_7ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_5ns_7ns_7ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_5ns_6ns_6ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_6ns_6ns_6ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_sitofp_32ns_32_4_no_dsp_1
CNN_flow_control_loop_pipe_sequential_init
CNN_fadd_32ns_32ns_32_4_full_dsp_1
CNN_fadd_32ns_32ns_32_4_full_dsp_1
CNN_fmul_32ns_32ns_32_3_max_dsp_1
CNN_fmul_32ns_32ns_32_3_max_dsp_1
CNN_fcmp_32ns_32ns_1_2_no_dsp_1
CNN_out_Dense_RAM_AUTO_1R1W
CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W
CNN_OutConv0_RAM_AUTO_1R1W
CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
CNN_OutConv1_RAM_AUTO_1R1W
CNN_OutPool0_RAM_AUTO_1R1W
CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv5_RAM_AUTO_1R1W
CNN_OutPadConv6_RAM_AUTO_1R1W
CNN_OutPadConv7_RAM_AUTO_1R1W
CNN_OutPool3_RAM_1WNR_AUTO_1R1W
CNN_OutGAP4_RAM_AUTO_1R1W
CNN_OutDense0_RAM_AUTO_1R1W
CNN_Pipeline_loop_for_channel_pad_0
CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0
CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1
CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1
CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0
CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2
CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2
CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3
CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3
CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1
CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4
CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4
CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5
CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5
CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2
CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6
CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6
CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7
CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7
CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3
CNN_Pipeline_loop_for_channel_gap_4
CNN_Pipeline_loop_for_a_Dense_0
CNN_Pipeline_loop_for_a_Dense_1
CNN_Pipeline_loop_detect
CNN
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/top-io-be.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.compgen.dataonly.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_gap_4.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_detect.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.constraint.tcl 
Execute       sc_get_clocks CNN 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/impl/misc/CNN_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/impl/misc/CNN_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/impl/misc/CNN_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/impl/misc/CNN_sitofp_32ns_32_4_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST CNN MODULE2INSTS {CNN CNN CNN_Pipeline_loop_for_channel_pad_0 grp_CNN_Pipeline_loop_for_channel_pad_0_fu_688 CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 grp_CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0_fu_696 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_704 CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 grp_CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1_fu_710 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_718 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_724 CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 grp_CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2_fu_730 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_738 CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 grp_CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3_fu_744 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_752 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_758 CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 grp_CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4_fu_764 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_772 CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 grp_CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_778 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_786 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_792 CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 grp_CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_798 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_806 CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 grp_CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_812 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_820 CNN_Pipeline_loop_for_channel_gap_4 grp_CNN_Pipeline_loop_for_channel_gap_4_fu_826 CNN_Pipeline_loop_for_a_Dense_0 grp_CNN_Pipeline_loop_for_a_Dense_0_fu_832 CNN_Pipeline_loop_for_a_Dense_1 grp_CNN_Pipeline_loop_for_a_Dense_1_fu_873 CNN_Pipeline_loop_detect grp_CNN_Pipeline_loop_detect_fu_902} INST2MODULE {CNN CNN grp_CNN_Pipeline_loop_for_channel_pad_0_fu_688 CNN_Pipeline_loop_for_channel_pad_0 grp_CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0_fu_696 CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_704 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 grp_CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1_fu_710 CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_718 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_724 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 grp_CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2_fu_730 CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_738 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 grp_CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3_fu_744 CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_752 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_758 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 grp_CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4_fu_764 CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_772 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 grp_CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_778 CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_786 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_792 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 grp_CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_798 CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_806 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 grp_CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_812 CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_820 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 grp_CNN_Pipeline_loop_for_channel_gap_4_fu_826 CNN_Pipeline_loop_for_channel_gap_4 grp_CNN_Pipeline_loop_for_a_Dense_0_fu_832 CNN_Pipeline_loop_for_a_Dense_0 grp_CNN_Pipeline_loop_for_a_Dense_1_fu_873 CNN_Pipeline_loop_for_a_Dense_1 grp_CNN_Pipeline_loop_detect_fu_902 CNN_Pipeline_loop_detect} INSTDATA {CNN {DEPTH 1 CHILDREN {grp_CNN_Pipeline_loop_for_channel_pad_0_fu_688 grp_CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0_fu_696 grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_704 grp_CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1_fu_710 grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_718 grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_724 grp_CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2_fu_730 grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_738 grp_CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3_fu_744 grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_752 grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_758 grp_CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4_fu_764 grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_772 grp_CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_778 grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_786 grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_792 grp_CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_798 grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_806 grp_CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_812 grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_820 grp_CNN_Pipeline_loop_for_channel_gap_4_fu_826 grp_CNN_Pipeline_loop_for_a_Dense_0_fu_832 grp_CNN_Pipeline_loop_for_a_Dense_1_fu_873 grp_CNN_Pipeline_loop_detect_fu_902}} grp_CNN_Pipeline_loop_for_channel_pad_0_fu_688 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0_fu_696 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_704 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1_fu_710 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_718 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_724 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2_fu_730 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_738 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3_fu_744 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_752 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_758 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4_fu_764 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_772 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_778 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_786 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_792 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_798 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_806 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_812 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_820 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_channel_gap_4_fu_826 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_a_Dense_0_fu_832 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_a_Dense_1_fu_873 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_detect_fu_902 {DEPTH 2 CHILDREN {}}} MODULEDATA {CNN_Pipeline_loop_for_channel_pad_0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5_fu_90_p2 SOURCE Conv.cpp:5 VARIABLE add_ln5 LOOP loop_for_channel_pad_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln6_fu_96_p2 SOURCE Conv.cpp:6 VARIABLE add_ln6 LOOP loop_for_channel_pad_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_271_p2 SOURCE Conv.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_13_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_2_fu_297_p2 SOURCE Conv.cpp:13 VARIABLE add_ln13_2 LOOP VITIS_LOOP_13_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_154_fu_327_p2 SOURCE Conv.cpp:13 VARIABLE empty_154 LOOP VITIS_LOOP_13_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx3_sum_fu_472_p2 SOURCE Conv.cpp:13 VARIABLE arrayidx3_sum LOOP VITIS_LOOP_13_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_347_p2 SOURCE Conv.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_13_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_1_fu_358_p2 SOURCE Conv.cpp:21 VARIABLE add_ln21_1 LOOP VITIS_LOOP_13_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_2_fu_384_p2 SOURCE Conv.cpp:21 VARIABLE add_ln21_2 LOOP VITIS_LOOP_13_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_3_fu_394_p2 SOURCE Conv.cpp:21 VARIABLE add_ln21_3 LOOP VITIS_LOOP_13_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_4_fu_404_p2 SOURCE Conv.cpp:21 VARIABLE add_ln21_4 LOOP VITIS_LOOP_13_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_5_fu_414_p2 SOURCE Conv.cpp:21 VARIABLE add_ln21_5 LOOP VITIS_LOOP_13_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_6_fu_434_p2 SOURCE Conv.cpp:21 VARIABLE add_ln21_6 LOOP VITIS_LOOP_13_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_7_fu_444_p2 SOURCE Conv.cpp:21 VARIABLE add_ln21_7 LOOP VITIS_LOOP_13_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_1_fu_551_p2 SOURCE Conv.cpp:23 VARIABLE add_ln23_1 LOOP VITIS_LOOP_13_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_560_p2 SOURCE Conv.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_13_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_120_p2 SOURCE Conv.cpp:29 VARIABLE add_ln29 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_1_fu_146_p2 SOURCE Conv.cpp:29 VARIABLE add_ln29_1 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_10ns_10_1_1_U11 SOURCE Conv.cpp:29 VARIABLE empty LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_266_p2 SOURCE Conv.cpp:32 VARIABLE add_ln32 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_1_fu_198_p2 SOURCE Conv.cpp:32 VARIABLE add_ln32_1 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_2_fu_208_p2 SOURCE Conv.cpp:32 VARIABLE add_ln32_2 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_219_p2 SOURCE Conv.cpp:31 VARIABLE add_ln31 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_651_p2 SOURCE Conv.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_2_fu_677_p2 SOURCE Conv.cpp:39 VARIABLE add_ln39_2 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_714_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1_fu_725_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_1 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2_fu_736_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_2 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_3_fu_762_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_3 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_4_fu_772_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_4 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_5_fu_782_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_5 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_6_fu_792_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_6 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_7_fu_815_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_7 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_8_fu_825_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_8 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_9_fu_835_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_9 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_10_fu_845_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_10 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_11_fu_866_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_11 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_12_fu_876_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_12 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_13_fu_886_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_13 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_14_fu_896_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_14 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_15_fu_916_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_15 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_16_fu_926_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_16 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_17_fu_936_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_17 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_18_fu_946_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_18 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_19_fu_966_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_19 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_20_fu_976_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_20 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_21_fu_986_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_21 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_22_fu_996_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_22 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_23_fu_1016_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_23 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_24_fu_1026_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_24 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_25_fu_1036_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_25 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_26_fu_1046_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_26 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_27_fu_1069_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_27 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_28_fu_1079_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_28 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_29_fu_1089_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_29 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_30_fu_1099_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_30 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_31_fu_1120_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_31 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_32_fu_1130_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_32 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_33_fu_1140_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_33 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_34_fu_1150_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_34 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_35_fu_1170_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_35 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_36_fu_1180_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_36 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_37_fu_1190_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_37 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_38_fu_1200_p2 SOURCE Conv.cpp:47 VARIABLE add_ln47_38 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_1_fu_1314_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_1 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_1323_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_39_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln6_fu_153_p2 SOURCE Pool.cpp:6 VARIABLE add_ln6 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln6_1_fu_179_p2 SOURCE Pool.cpp:6 VARIABLE add_ln6_1 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_223_p2 SOURCE Pool.cpp:13 VARIABLE add_ln13 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_1_fu_244_p2 SOURCE Pool.cpp:13 VARIABLE add_ln13_1 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_1_fu_435_p2 SOURCE Pool.cpp:17 VARIABLE add_ln17_1 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_444_p2 SOURCE Pool.cpp:17 VARIABLE add_ln17 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_250_p2 SOURCE Pool.cpp:19 VARIABLE add_ln19 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_120_p2 SOURCE Conv.cpp:55 VARIABLE add_ln55 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_1_fu_146_p2 SOURCE Conv.cpp:55 VARIABLE add_ln55_1 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_9ns_9_1_1_U27 SOURCE Conv.cpp:55 VARIABLE empty LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_266_p2 SOURCE Conv.cpp:58 VARIABLE add_ln58 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_198_p2 SOURCE Conv.cpp:58 VARIABLE add_ln58_1 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_2_fu_208_p2 SOURCE Conv.cpp:58 VARIABLE add_ln58_2 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_219_p2 SOURCE Conv.cpp:57 VARIABLE add_ln57 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_651_p2 SOURCE Conv.cpp:65 VARIABLE add_ln65 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_1_fu_677_p2 SOURCE Conv.cpp:65 VARIABLE add_ln65_1 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_144_fu_719_p2 SOURCE Conv.cpp:65 VARIABLE empty_144 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx17_sum_fu_1291_p2 SOURCE Conv.cpp:65 VARIABLE arrayidx17_sum LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_730_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_1_fu_741_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_1 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_2_fu_752_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_2 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_3_fu_778_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_3 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_4_fu_788_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_4 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_5_fu_798_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_5 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_6_fu_808_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_6 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_7_fu_831_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_7 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_8_fu_841_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_8 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_9_fu_851_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_9 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_10_fu_861_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_10 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_11_fu_882_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_11 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_12_fu_892_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_12 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_13_fu_902_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_13 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_14_fu_912_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_14 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_15_fu_935_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_15 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_16_fu_946_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_16 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_17_fu_956_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_17 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_18_fu_967_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_18 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_19_fu_987_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_19 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_20_fu_997_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_20 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_21_fu_1007_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_21 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_22_fu_1017_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_22 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_23_fu_1037_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_23 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_24_fu_1047_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_24 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_25_fu_1057_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_25 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_26_fu_1067_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_26 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_27_fu_1112_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_27 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_28_fu_1122_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_28 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_29_fu_1132_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_29 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_30_fu_1142_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_30 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_31_fu_1178_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_31 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_32_fu_1188_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_32 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_33_fu_1198_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_33 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_34_fu_1208_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_34 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_35_fu_1228_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_35 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_36_fu_1238_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_36 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_37_fu_1248_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_37 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_38_fu_1258_p2 SOURCE Conv.cpp:73 VARIABLE add_ln73_38 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_1_fu_1153_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_1 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_1162_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_65_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_122_p2 SOURCE Conv.cpp:81 VARIABLE add_ln81 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_1_fu_148_p2 SOURCE Conv.cpp:81 VARIABLE add_ln81_1 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U39 SOURCE Conv.cpp:81 VARIABLE empty LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U39 SOURCE Conv.cpp:84 VARIABLE add_ln84 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_3_fu_246_p2 SOURCE Conv.cpp:84 VARIABLE add_ln84_3 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_186_p2 SOURCE Conv.cpp:83 VARIABLE add_ln83 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_1044_p2 SOURCE Conv.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_1_fu_1070_p2 SOURCE Conv.cpp:91 VARIABLE add_ln91_1 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_142_fu_1112_p2 SOURCE Conv.cpp:91 VARIABLE empty_142 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx23_sum_fu_2217_p2 SOURCE Conv.cpp:91 VARIABLE arrayidx23_sum LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_1127_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_1_fu_1138_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_1 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_2_fu_1149_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_2 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_3_fu_1175_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_3 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_4_fu_1185_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_4 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_5_fu_1195_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_5 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_6_fu_1205_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_6 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_7_fu_1239_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_7 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_8_fu_1249_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_8 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_9_fu_1259_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_9 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_10_fu_1269_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_10 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_11_fu_1314_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_11 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_12_fu_1325_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_12 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_13_fu_1344_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_13 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_14_fu_1355_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_14 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_15_fu_1375_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_15 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_16_fu_1385_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_16 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_17_fu_1395_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_17 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_18_fu_1405_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_18 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_19_fu_1425_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_19 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_20_fu_1435_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_20 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_21_fu_1445_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_21 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_22_fu_1455_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_22 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_23_fu_1475_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_23 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_24_fu_1485_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_24 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_25_fu_1495_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_25 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_26_fu_1505_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_26 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_27_fu_1528_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_27 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_28_fu_1538_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_28 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_29_fu_1548_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_29 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_30_fu_1558_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_30 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_31_fu_1579_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_31 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_32_fu_1589_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_32 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_33_fu_1599_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_33 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_34_fu_1609_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_34 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_35_fu_1629_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_35 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_36_fu_1639_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_36 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_37_fu_1649_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_37 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_38_fu_1659_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_38 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_39_fu_1679_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_39 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_40_fu_1689_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_40 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_41_fu_1699_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_41 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_42_fu_1709_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_42 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_43_fu_1729_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_43 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_44_fu_1739_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_44 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_45_fu_1749_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_45 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_46_fu_1759_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_46 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_47_fu_1779_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_47 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_48_fu_1789_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_48 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_49_fu_1799_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_49 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_50_fu_1809_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_50 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_51_fu_1833_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_51 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_52_fu_1843_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_52 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_53_fu_1857_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_53 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_54_fu_1867_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_54 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_55_fu_1891_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_55 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_56_fu_1901_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_56 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_57_fu_1915_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_57 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_58_fu_1925_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_58 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_59_fu_1952_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_59 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_60_fu_1962_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_60 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_61_fu_1973_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_61 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_62_fu_1983_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_62 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_63_fu_2004_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_63 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_64_fu_2014_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_64 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_65_fu_2024_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_65 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_66_fu_2034_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_66 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_67_fu_2054_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_67 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_68_fu_2064_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_68 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_69_fu_2074_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_69 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_70_fu_2084_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_70 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_71_fu_2104_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_71 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_72_fu_2114_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_72 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_73_fu_2124_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_73 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_74_fu_2134_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_74 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_75_fu_2154_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_75 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_76_fu_2164_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_76 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_77_fu_2174_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_77 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_78_fu_2184_p2 SOURCE Conv.cpp:99 VARIABLE add_ln99_78 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_1_fu_1280_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_1 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_1289_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_91_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_155_p2 SOURCE Pool.cpp:28 VARIABLE add_ln28 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_1_fu_181_p2 SOURCE Pool.cpp:28 VARIABLE add_ln28_1 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_133_fu_223_p2 SOURCE Pool.cpp:28 VARIABLE empty_133 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_241_p2 SOURCE Pool.cpp:35 VARIABLE add_ln35 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_1_fu_258_p2 SOURCE Pool.cpp:35 VARIABLE add_ln35_1 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_452_p2 SOURCE Pool.cpp:39 VARIABLE add_ln39 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_1_fu_462_p2 SOURCE Pool.cpp:39 VARIABLE add_ln39_1 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_264_p2 SOURCE Pool.cpp:41 VARIABLE add_ln41 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_120_p2 SOURCE Conv.cpp:107 VARIABLE add_ln107 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_1_fu_146_p2 SOURCE Conv.cpp:107 VARIABLE add_ln107_1 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_7ns_7ns_10_4_1_U55 SOURCE Conv.cpp:107 VARIABLE empty LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_7ns_7ns_10_4_1_U55 SOURCE Conv.cpp:110 VARIABLE add_ln110 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_3_fu_244_p2 SOURCE Conv.cpp:110 VARIABLE add_ln110_3 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_184_p2 SOURCE Conv.cpp:109 VARIABLE add_ln109 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_1046_p2 SOURCE Conv.cpp:117 VARIABLE add_ln117 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_1_fu_1072_p2 SOURCE Conv.cpp:117 VARIABLE add_ln117_1 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_156_fu_1114_p2 SOURCE Conv.cpp:117 VARIABLE empty_156 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx31_sum_fu_2226_p2 SOURCE Conv.cpp:117 VARIABLE arrayidx31_sum LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_1129_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_1_fu_1140_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_1 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_2_fu_1151_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_2 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_3_fu_1177_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_3 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_4_fu_1187_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_4 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_5_fu_1197_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_5 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_6_fu_1207_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_6 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_7_fu_1230_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_7 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_8_fu_1240_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_8 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_9_fu_1250_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_9 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_10_fu_1260_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_10 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_11_fu_1290_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_11 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_12_fu_1301_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_12 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_13_fu_1320_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_13 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_14_fu_1331_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_14 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_15_fu_1351_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_15 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_16_fu_1361_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_16 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_17_fu_1371_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_17 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_18_fu_1381_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_18 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_19_fu_1401_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_19 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_20_fu_1411_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_20 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_21_fu_1421_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_21 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_22_fu_1431_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_22 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_23_fu_1451_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_23 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_24_fu_1461_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_24 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_25_fu_1471_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_25 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_26_fu_1481_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_26 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_27_fu_1504_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_27 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_28_fu_1514_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_28 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_29_fu_1524_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_29 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_30_fu_1534_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_30 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_31_fu_1555_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_31 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_32_fu_1565_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_32 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_33_fu_1575_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_33 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_34_fu_1585_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_34 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_35_fu_1605_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_35 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_36_fu_1615_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_36 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_37_fu_1625_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_37 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_38_fu_1657_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_38 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_39_fu_1667_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_39 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_40_fu_1677_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_40 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_41_fu_1687_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_41 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_42_fu_1707_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_42 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_43_fu_1717_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_43 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_44_fu_1727_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_44 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_45_fu_1737_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_45 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_46_fu_1779_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_46 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_47_fu_1789_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_47 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_48_fu_1799_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_48 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_49_fu_1809_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_49 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_50_fu_1848_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_50 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_51_fu_1858_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_51 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_52_fu_1872_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_52 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_53_fu_1882_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_53 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_54_fu_1906_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_54 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_55_fu_1916_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_55 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_56_fu_1930_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_56 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_57_fu_1961_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_57 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_58_fu_1971_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_58 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_59_fu_1982_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_59 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_60_fu_1992_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_60 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_61_fu_2013_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_61 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_62_fu_2023_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_62 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_63_fu_2033_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_63 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_64_fu_2043_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_64 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_65_fu_2063_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_65 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_66_fu_2073_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_66 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_67_fu_2083_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_67 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_68_fu_2093_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_68 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_69_fu_2113_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_69 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_70_fu_2123_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_70 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_71_fu_2133_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_71 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_72_fu_2143_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_72 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_73_fu_2163_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_73 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_74_fu_2173_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_74 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_75_fu_2183_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_75 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_76_fu_2193_p2 SOURCE Conv.cpp:125 VARIABLE add_ln125_76 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_1_fu_1823_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_1 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_1832_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127 LOOP VITIS_LOOP_117_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_122_p2 SOURCE Conv.cpp:133 VARIABLE add_ln133 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_1_fu_148_p2 SOURCE Conv.cpp:133 VARIABLE add_ln133_1 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_7ns_7ns_11_4_1_U67 SOURCE Conv.cpp:133 VARIABLE empty LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_7ns_7ns_11_4_1_U67 SOURCE Conv.cpp:136 VARIABLE add_ln136 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_3_fu_246_p2 SOURCE Conv.cpp:136 VARIABLE add_ln136_3 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_fu_186_p2 SOURCE Conv.cpp:135 VARIABLE add_ln135 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_247_p2 SOURCE Conv.cpp:143 VARIABLE add_ln143 LOOP VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_1_fu_292_p2 SOURCE Conv.cpp:143 VARIABLE add_ln143_1 LOOP VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_521_p2 SOURCE Conv.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_344_p2 SOURCE Conv.cpp:148 VARIABLE add_ln148 LOOP VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_151_fu_406_p2 SOURCE Conv.cpp:143 VARIABLE empty_151 LOOP VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx37_sum_fu_617_p2 SOURCE Conv.cpp:143 VARIABLE arrayidx37_sum LOOP VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_7ns_7ns_11_4_1_U74 SOURCE Conv.cpp:150 VARIABLE mul_ln150 LOOP VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_436_p2 SOURCE Conv.cpp:151 VARIABLE add_ln151 LOOP VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_1_fu_462_p2 SOURCE Conv.cpp:151 VARIABLE add_ln151_1 LOOP VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_5_fu_541_p2 SOURCE Conv.cpp:151 VARIABLE add_ln151_5 LOOP VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_7ns_7ns_11_4_1_U74 SOURCE Conv.cpp:151 VARIABLE add_ln151_3 LOOP VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_473_p2 SOURCE Conv.cpp:150 VARIABLE add_ln150 LOOP VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_551_p2 SOURCE Conv.cpp:153 VARIABLE add_ln153 LOOP VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_1_fu_565_p2 SOURCE Conv.cpp:148 VARIABLE add_ln148_1 LOOP VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_1_fu_577_p2 SOURCE Conv.cpp:145 VARIABLE add_ln145_1 LOOP VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_155_p2 SOURCE Pool.cpp:50 VARIABLE add_ln50 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_181_p2 SOURCE Pool.cpp:50 VARIABLE add_ln50_1 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_132_fu_223_p2 SOURCE Pool.cpp:50 VARIABLE empty_132 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_241_p2 SOURCE Pool.cpp:57 VARIABLE add_ln57 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_1_fu_258_p2 SOURCE Pool.cpp:57 VARIABLE add_ln57_1 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_1_fu_452_p2 SOURCE Pool.cpp:61 VARIABLE add_ln61_1 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_462_p2 SOURCE Pool.cpp:61 VARIABLE add_ln61 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_264_p2 SOURCE Pool.cpp:63 VARIABLE add_ln63 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_120_p2 SOURCE Conv.cpp:159 VARIABLE add_ln159 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_1_fu_146_p2 SOURCE Conv.cpp:159 VARIABLE add_ln159_1 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_6ns_6ns_10_4_1_U82 SOURCE Conv.cpp:159 VARIABLE empty LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_6ns_6ns_10_4_1_U82 SOURCE Conv.cpp:162 VARIABLE add_ln162 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_3_fu_244_p2 SOURCE Conv.cpp:162 VARIABLE add_ln162_3 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_184_p2 SOURCE Conv.cpp:161 VARIABLE add_ln161 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_249_p2 SOURCE Conv.cpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1_fu_294_p2 SOURCE Conv.cpp:169 VARIABLE add_ln169_1 LOOP VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_527_p2 SOURCE Conv.cpp:171 VARIABLE add_ln171 LOOP VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_346_p2 SOURCE Conv.cpp:174 VARIABLE add_ln174 LOOP VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx45_sum_fu_614_p2 SOURCE Conv.cpp:169 VARIABLE arrayidx45_sum LOOP VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_6ns_6ns_10_4_1_U89 SOURCE Conv.cpp:176 VARIABLE mul_ln176 LOOP VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_fu_432_p2 SOURCE Conv.cpp:177 VARIABLE add_ln177 LOOP VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_2_fu_442_p2 SOURCE Conv.cpp:177 VARIABLE add_ln177_2 LOOP VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_1_fu_468_p2 SOURCE Conv.cpp:177 VARIABLE add_ln177_1 LOOP VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_6_fu_543_p2 SOURCE Conv.cpp:177 VARIABLE add_ln177_6 LOOP VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_6ns_6ns_10_4_1_U89 SOURCE Conv.cpp:177 VARIABLE add_ln177_3 LOOP VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_fu_479_p2 SOURCE Conv.cpp:176 VARIABLE add_ln176 LOOP VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln179_1_fu_700_p2 SOURCE Conv.cpp:179 VARIABLE add_ln179_1 LOOP VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln179_fu_710_p2 SOURCE Conv.cpp:179 VARIABLE add_ln179 LOOP VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_1_fu_562_p2 SOURCE Conv.cpp:174 VARIABLE add_ln174_1 LOOP VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_1_fu_574_p2 SOURCE Conv.cpp:171 VARIABLE add_ln171_1 LOOP VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_118_p2 SOURCE Conv.cpp:185 VARIABLE add_ln185 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_1_fu_144_p2 SOURCE Conv.cpp:185 VARIABLE add_ln185_1 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_11_4_1_U93 SOURCE Conv.cpp:185 VARIABLE empty LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_11_4_1_U93 SOURCE Conv.cpp:188 VARIABLE add_ln188 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_3_fu_242_p2 SOURCE Conv.cpp:188 VARIABLE add_ln188_3 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_182_p2 SOURCE Conv.cpp:187 VARIABLE add_ln187 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_fu_245_p2 SOURCE Conv.cpp:195 VARIABLE add_ln195 LOOP VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_1_fu_301_p2 SOURCE Conv.cpp:195 VARIABLE add_ln195_1 LOOP VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_fu_315_p2 SOURCE Conv.cpp:197 VARIABLE add_ln197 LOOP VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_367_p2 SOURCE Conv.cpp:200 VARIABLE add_ln200 LOOP VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx51_sum_fu_648_p2 SOURCE Conv.cpp:195 VARIABLE arrayidx51_sum LOOP VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_11_4_1_U100 SOURCE Conv.cpp:202 VARIABLE mul_ln202 LOOP VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_fu_477_p2 SOURCE Conv.cpp:203 VARIABLE add_ln203 LOOP VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_2_fu_487_p2 SOURCE Conv.cpp:203 VARIABLE add_ln203_2 LOOP VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_1_fu_513_p2 SOURCE Conv.cpp:203 VARIABLE add_ln203_1 LOOP VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_6_fu_524_p2 SOURCE Conv.cpp:203 VARIABLE add_ln203_6 LOOP VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_11_4_1_U100 SOURCE Conv.cpp:203 VARIABLE add_ln203_3 LOOP VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_fu_530_p2 SOURCE Conv.cpp:202 VARIABLE add_ln202 LOOP VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_1_fu_548_p2 SOURCE Conv.cpp:205 VARIABLE add_ln205_1 LOOP VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_fu_558_p2 SOURCE Conv.cpp:205 VARIABLE add_ln205 LOOP VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_1_fu_596_p2 SOURCE Conv.cpp:200 VARIABLE add_ln200_1 LOOP VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_1_fu_608_p2 SOURCE Conv.cpp:197 VARIABLE add_ln197_1 LOOP VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_157_p2 SOURCE Pool.cpp:72 VARIABLE add_ln72 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_1_fu_183_p2 SOURCE Pool.cpp:72 VARIABLE add_ln72_1 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_131_fu_225_p2 SOURCE Pool.cpp:72 VARIABLE empty_131 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_243_p2 SOURCE Pool.cpp:79 VARIABLE add_ln79 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_1_fu_260_p2 SOURCE Pool.cpp:79 VARIABLE add_ln79_1 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_454_p2 SOURCE Pool.cpp:83 VARIABLE add_ln83 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_1_fu_464_p2 SOURCE Pool.cpp:83 VARIABLE add_ln83_1 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_266_p2 SOURCE Pool.cpp:85 VARIABLE add_ln85 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_channel_gap_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_526_p2 SOURCE Pool.cpp:92 VARIABLE add_ln92 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_134_fu_560_p2 SOURCE {} VARIABLE empty_134 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U110 SOURCE Pool.cpp:98 VARIABLE pool_value_2 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U111 SOURCE Pool.cpp:98 VARIABLE pool_value_3 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_604_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U112 SOURCE Pool.cpp:98 VARIABLE pool_value_4 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_1_fu_615_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_1 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U113 SOURCE Pool.cpp:98 VARIABLE pool_value_5 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_2_fu_626_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_2 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U114 SOURCE Pool.cpp:98 VARIABLE pool_value_6 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_3_fu_637_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_3 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U115 SOURCE Pool.cpp:98 VARIABLE pool_value_7 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_4_fu_648_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_4 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U116 SOURCE Pool.cpp:98 VARIABLE pool_value_8 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_5_fu_659_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_5 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U117 SOURCE Pool.cpp:98 VARIABLE pool_value_9 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_6_fu_670_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_6 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U118 SOURCE Pool.cpp:98 VARIABLE pool_value_10 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_7_fu_681_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_7 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U119 SOURCE Pool.cpp:98 VARIABLE pool_value_11 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_8_fu_692_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_8 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U120 SOURCE Pool.cpp:98 VARIABLE pool_value_12 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_9_fu_703_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_9 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U121 SOURCE Pool.cpp:98 VARIABLE pool_value_13 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_10_fu_714_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_10 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U122 SOURCE Pool.cpp:98 VARIABLE pool_value_14 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_11_fu_725_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_11 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U123 SOURCE Pool.cpp:98 VARIABLE pool_value_15 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_12_fu_741_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_12 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_13_fu_751_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_13 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_14_fu_761_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_14 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U110 SOURCE Pool.cpp:98 VARIABLE pool_value_18 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_15_fu_771_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_15 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U111 SOURCE Pool.cpp:98 VARIABLE pool_value_19 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_16_fu_781_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_16 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U112 SOURCE Pool.cpp:98 VARIABLE pool_value_20 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_17_fu_791_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_17 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U113 SOURCE Pool.cpp:98 VARIABLE pool_value_21 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_18_fu_801_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_18 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U114 SOURCE Pool.cpp:98 VARIABLE pool_value_22 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_19_fu_811_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_19 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U115 SOURCE Pool.cpp:98 VARIABLE pool_value_23 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_20_fu_821_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_20 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U116 SOURCE Pool.cpp:98 VARIABLE pool_value_24 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_21_fu_831_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_21 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U117 SOURCE Pool.cpp:98 VARIABLE pool_value_25 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_22_fu_841_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_22 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U118 SOURCE Pool.cpp:98 VARIABLE pool_value_26 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_23_fu_851_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_23 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U119 SOURCE Pool.cpp:98 VARIABLE pool_value_27 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_24_fu_861_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_24 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U120 SOURCE Pool.cpp:98 VARIABLE pool_value_28 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_25_fu_871_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_25 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U121 SOURCE Pool.cpp:98 VARIABLE pool_value_29 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_26_fu_881_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_26 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U122 SOURCE Pool.cpp:98 VARIABLE pool_value_30 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_27_fu_891_p2 SOURCE Pool.cpp:97 VARIABLE add_ln97_27 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U123 SOURCE Pool.cpp:98 VARIABLE pool_value_31 LOOP loop_for_channel_gap_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}}} AREA {DSP 28 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_a_Dense_0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3_fu_747_p2 SOURCE Dense.cpp:3 VARIABLE add_ln3 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_fu_757_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_1_fu_768_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_1 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_2_fu_784_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_2 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_3_fu_794_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_3 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_4_fu_814_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_4 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_5_fu_846_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_5 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_6_fu_856_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_6 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_7_fu_876_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_7 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_8_fu_886_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_8 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_9_fu_906_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_9 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_10_fu_916_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_10 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_11_fu_936_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_11 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_12_fu_968_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_12 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_13_fu_978_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_13 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_14_fu_998_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_14 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_15_fu_1008_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_15 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_16_fu_1028_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_16 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_17_fu_1038_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_17 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_18_fu_1058_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_18 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_19_fu_1090_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_19 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_20_fu_1100_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_20 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_21_fu_1120_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_21 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_22_fu_1130_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_22 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_23_fu_1150_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_23 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_24_fu_1160_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_24 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_25_fu_1180_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_25 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_26_fu_1212_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_26 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_27_fu_1222_p2 SOURCE Dense.cpp:7 VARIABLE add_ln7_27 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_fu_1252_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_a_Dense_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_521_p2 SOURCE Dense.cpp:15 VARIABLE add_ln15 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_544_p2 SOURCE Dense.cpp:19 VARIABLE add_ln19 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_1_fu_560_p2 SOURCE Dense.cpp:19 VARIABLE add_ln19_1 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_2_fu_570_p2 SOURCE Dense.cpp:19 VARIABLE add_ln19_2 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_3_fu_590_p2 SOURCE Dense.cpp:19 VARIABLE add_ln19_3 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_4_fu_600_p2 SOURCE Dense.cpp:19 VARIABLE add_ln19_4 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_5_fu_620_p2 SOURCE Dense.cpp:19 VARIABLE add_ln19_5 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_6_fu_630_p2 SOURCE Dense.cpp:19 VARIABLE add_ln19_6 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_7_fu_662_p2 SOURCE Dense.cpp:19 VARIABLE add_ln19_7 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_8_fu_682_p2 SOURCE Dense.cpp:19 VARIABLE add_ln19_8 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_9_fu_692_p2 SOURCE Dense.cpp:19 VARIABLE add_ln19_9 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_10_fu_712_p2 SOURCE Dense.cpp:19 VARIABLE add_ln19_10 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_11_fu_722_p2 SOURCE Dense.cpp:19 VARIABLE add_ln19_11 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_12_fu_742_p2 SOURCE Dense.cpp:19 VARIABLE add_ln19_12 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_13_fu_752_p2 SOURCE Dense.cpp:19 VARIABLE add_ln19_13 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_14_fu_784_p2 SOURCE Dense.cpp:19 VARIABLE add_ln19_14 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_15_fu_804_p2 SOURCE Dense.cpp:19 VARIABLE add_ln19_15 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_16_fu_814_p2 SOURCE Dense.cpp:19 VARIABLE add_ln19_16 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_844_p2 SOURCE Dense.cpp:21 VARIABLE add_ln21 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_loop_detect {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_121_p2 SOURCE Dense.cpp:26 VARIABLE add_ln26 LOOP loop_detect BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CNN {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_Dense_U SOURCE Dense.cpp:13 VARIABLE out_Dense LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 5 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME OutPadConv0_U SOURCE CNN.cpp:7 VARIABLE OutPadConv0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 324 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutConv0_U SOURCE CNN.cpp:8 VARIABLE OutConv0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1280 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME OutPadConv1_U SOURCE CNN.cpp:9 VARIABLE OutPadConv1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1296 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME OutConv1_U SOURCE CNN.cpp:10 VARIABLE OutConv1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1280 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutPool0_U SOURCE CNN.cpp:11 VARIABLE OutPool0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 640 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME OutPadConv2_U SOURCE CNN.cpp:12 VARIABLE OutPadConv2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 656 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutConv2_U SOURCE CNN.cpp:13 VARIABLE OutConv2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1280 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME OutPadConv3_U SOURCE CNN.cpp:14 VARIABLE OutPadConv3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1312 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME OutConv3_U SOURCE CNN.cpp:15 VARIABLE OutConv3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1280 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutPool1_U SOURCE CNN.cpp:16 VARIABLE OutPool1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 640 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME OutPadConv4_U SOURCE CNN.cpp:17 VARIABLE OutPadConv4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 672 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutConv4_U SOURCE CNN.cpp:18 VARIABLE OutConv4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1280 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U198 SOURCE CNN.cpp:19 VARIABLE OutPadConv5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1344 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME OutConv5_U SOURCE CNN.cpp:20 VARIABLE OutConv5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1280 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutPool2_U SOURCE CNN.cpp:21 VARIABLE OutPool2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 640 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutPadConv6_U SOURCE CNN.cpp:22 VARIABLE OutPadConv6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 704 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutConv6_U SOURCE CNN.cpp:23 VARIABLE OutConv6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1280 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U199 SOURCE CNN.cpp:24 VARIABLE OutPadConv7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1408 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME OutConv7_U SOURCE CNN.cpp:25 VARIABLE OutConv7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1280 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME OutPool3_U SOURCE CNN.cpp:26 VARIABLE OutPool3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 640 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME OutGAP4_U SOURCE CNN.cpp:27 VARIABLE OutGAP4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME OutDense0_U SOURCE CNN.cpp:28 VARIABLE OutDense0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 20 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}}} AREA {DSP 46 BRAM 94 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.062 seconds; current allocated memory: 569.641 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN.
Execute       syn_report -model CNN -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 131.80 MHz
Command       syn_report done; 0.409 sec.
Command     autosyn done; 43.517 sec.
Command   csynth_design done; 78.262 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 36 seconds. CPU system time: 4 seconds. Elapsed time: 78.262 seconds; current allocated memory: 439.250 MB.
Command ap_source done; 80.426 sec.
Execute cleanup_all 
Command cleanup_all done; 0.278 sec.
INFO-FLOW: Workspace F:/Ky2nam3/do_an_1/code/doan1/doan/solution1 opened at Sat Jun 01 06:37:42 +0700 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: F:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 0.846 sec.
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.117 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.977 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=port 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
Execute     config_cosim -trace_level=port 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Command   open_solution done; 1.09 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.196 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
Execute   cosim_design -wave_debug -trace_level port 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level port 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.117 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/CNN.cpp F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.441 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/CNN_tb.cpp F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.401 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/Conv.cpp F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Conv.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Conv.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Conv.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/Dense.cpp F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Dense.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Dense.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Dense.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/Pool.cpp F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Pool.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Pool.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Pool.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.532 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.DependenceCheck.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 6635.81 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 6714.87 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6714.88 seconds; current allocated memory: 8.027 MB.
Command ap_source done; 6716.2 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Ky2nam3/do_an_1/code/doan1/doan/solution1 opened at Sat Jun 01 08:33:34 +0700 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: F:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 0.856 sec.
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.113 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.988 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=port 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
Execute     config_cosim -trace_level=port 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Command   open_solution done; 1.132 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.113 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.221 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
Execute   cosim_design -wave_debug -trace_level port 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level port 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.103 sec.
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.138 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/CNN.cpp F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.192 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/CNN_tb.cpp F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.402 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/Conv.cpp F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Conv.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Conv.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Conv.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/Dense.cpp F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Dense.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Dense.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Dense.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/Pool.cpp F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Pool.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Pool.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Pool.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.269 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.DependenceCheck.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO-FLOW: Workspace F:/Ky2nam3/do_an_1/code/doan1/doan/solution1 opened at Sat Jun 01 09:31:43 +0700 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: F:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 0.81 sec.
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.103 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.925 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=port 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
Execute     config_cosim -trace_level=port 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=F:/Ky2nam3/do_an_1/code/doan1 
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Ky2nam3/do_an_1/code/doan1
Execute     config_export -output=F:/Ky2nam3/do_an_1/code/doan1 
Command   open_solution done; 1.036 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.183 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
Execute   config_export -output F:/Ky2nam3/do_an_1/code/doan1 
INFO: [HLS 200-1510] Running: config_export -output F:/Ky2nam3/do_an_1/code/doan1 
Execute   export_design -rtl verilog -format ip_catalog -output F:/Ky2nam3/do_an_1/code/doan1 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output F:/Ky2nam3/do_an_1/code/doan1 
Execute     config_export -format=ip_catalog -output=F:/Ky2nam3/do_an_1/code/doan1 -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=CNN xml_exists=0
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to CNN
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=77 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_10ns_10_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_9ns_9_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_4ns_8ns_8ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_4ns_7ns_7ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_5ns_7ns_7ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_5ns_6ns_6ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_6ns_6ns_6ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_sitofp_32ns_32_4_no_dsp_1
CNN_flow_control_loop_pipe_sequential_init
CNN_fadd_32ns_32ns_32_4_full_dsp_1
CNN_fadd_32ns_32ns_32_4_full_dsp_1
CNN_fmul_32ns_32ns_32_3_max_dsp_1
CNN_fmul_32ns_32ns_32_3_max_dsp_1
CNN_fcmp_32ns_32ns_1_2_no_dsp_1
CNN_out_Dense_RAM_AUTO_1R1W
CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W
CNN_OutConv0_RAM_AUTO_1R1W
CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
CNN_OutConv1_RAM_AUTO_1R1W
CNN_OutPool0_RAM_AUTO_1R1W
CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv5_RAM_AUTO_1R1W
CNN_OutPadConv6_RAM_AUTO_1R1W
CNN_OutPadConv7_RAM_AUTO_1R1W
CNN_OutPool3_RAM_1WNR_AUTO_1R1W
CNN_OutGAP4_RAM_AUTO_1R1W
CNN_OutDense0_RAM_AUTO_1R1W
CNN_Pipeline_loop_for_channel_pad_0
CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0
CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1
CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1
CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0
CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2
CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2
CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3
CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3
CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1
CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4
CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4
CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5
CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5
CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2
CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6
CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6
CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7
CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7
CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3
CNN_Pipeline_loop_for_channel_gap_4
CNN_Pipeline_loop_for_a_Dense_0
CNN_Pipeline_loop_for_a_Dense_1
CNN_Pipeline_loop_detect
CNN
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source F:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source F:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/top-io-be.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.compgen.dataonly.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_gap_4.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_detect.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.constraint.tcl 
Execute     sc_get_clocks CNN 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/impl/misc/CNN_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/impl/misc/CNN_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/impl/misc/CNN_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/impl/misc/CNN_sitofp_32ns_32_4_no_dsp_1_ip.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to CNN
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=CNN
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.constraint.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s export.zip 
INFO: [HLS 200-802] Generated output file export.zip
Command   export_design done; 19.352 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.352 seconds; current allocated memory: 9.840 MB.
Command ap_source done; 20.614 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Ky2nam3/do_an_1/code/doan1/doan/solution1 opened at Sat Jun 01 18:17:26 +0700 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: F:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 3.548 sec.
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.32 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.924 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=port 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
Execute     config_cosim -trace_level=port 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=F:/Ky2nam3/do_an_1/code/doan1 
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Ky2nam3/do_an_1/code/doan1
Execute     config_export -output=F:/Ky2nam3/do_an_1/code/doan1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 4.241 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Command     create_platform done; 0.124 sec.
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.122 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.266 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
Execute   config_export -format ip_catalog -output F:/Ky2nam3/do_an_1/code/doan1 -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/Ky2nam3/do_an_1/code/doan1 -rtl verilog 
Execute   source ./doan/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./doan/solution1/directives.tcl
Execute     set_directive_top -name CNN CNN 
INFO: [HLS 200-1510] Running: set_directive_top -name CNN CNN 
Execute   cosim_design -wave_debug -trace_level port 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level port 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.155 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Command     ap_source done; 0.124 sec.
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/CNN.cpp F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.023 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/CNN_tb.cpp F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.715 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/Conv.cpp F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Conv.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Conv.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Conv.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/Dense.cpp F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Dense.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Dense.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Dense.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/Pool.cpp F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Pool.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Pool.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Pool.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.422 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.DependenceCheck.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO-FLOW: Workspace F:/Ky2nam3/do_an_1/code/doan1/doan/solution1 opened at Sat Jun 01 20:24:03 +0700 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: F:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 1.463 sec.
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.129 sec.
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.166 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.651 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=port 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
Execute     config_cosim -trace_level=port 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=F:/Ky2nam3/do_an_1/code/doan1 
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Ky2nam3/do_an_1/code/doan1
Execute     config_export -output=F:/Ky2nam3/do_an_1/code/doan1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.877 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Command     create_platform done; 0.134 sec.
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.234 sec.
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.28 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.466 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
Execute   config_export -format ip_catalog -output F:/Ky2nam3/do_an_1/code/doan1 -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/Ky2nam3/do_an_1/code/doan1 -rtl verilog 
Execute   source ./doan/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./doan/solution1/directives.tcl
Execute     set_directive_top -name CNN CNN 
INFO: [HLS 200-1510] Running: set_directive_top -name CNN CNN 
Execute   export_design -rtl verilog -format ip_catalog -output F:/Ky2nam3/do_an_1/code/doan1 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output F:/Ky2nam3/do_an_1/code/doan1 
Execute     config_export -format=ip_catalog -output=F:/Ky2nam3/do_an_1/code/doan1 -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.207 sec.
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.255 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=CNN xml_exists=1
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to CNN
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=77 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_10ns_10_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_9ns_9_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_4ns_8ns_8ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_4ns_7ns_7ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_5ns_7ns_7ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_5ns_6ns_6ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_6ns_6ns_6ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_sitofp_32ns_32_4_no_dsp_1
CNN_flow_control_loop_pipe_sequential_init
CNN_fadd_32ns_32ns_32_4_full_dsp_1
CNN_fadd_32ns_32ns_32_4_full_dsp_1
CNN_fmul_32ns_32ns_32_3_max_dsp_1
CNN_fmul_32ns_32ns_32_3_max_dsp_1
CNN_fcmp_32ns_32ns_1_2_no_dsp_1
CNN_out_Dense_RAM_AUTO_1R1W
CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W
CNN_OutConv0_RAM_AUTO_1R1W
CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
CNN_OutConv1_RAM_AUTO_1R1W
CNN_OutPool0_RAM_AUTO_1R1W
CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv5_RAM_AUTO_1R1W
CNN_OutPadConv6_RAM_AUTO_1R1W
CNN_OutPadConv7_RAM_AUTO_1R1W
CNN_OutPool3_RAM_1WNR_AUTO_1R1W
CNN_OutGAP4_RAM_AUTO_1R1W
CNN_OutDense0_RAM_AUTO_1R1W
CNN_Pipeline_loop_for_channel_pad_0
CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0
CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1
CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1
CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0
CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2
CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2
CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3
CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3
CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1
CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4
CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4
CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5
CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5
CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2
CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6
CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6
CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7
CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7
CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3
CNN_Pipeline_loop_for_channel_gap_4
CNN_Pipeline_loop_for_a_Dense_0
CNN_Pipeline_loop_for_a_Dense_1
CNN_Pipeline_loop_detect
CNN
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source F:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source F:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/top-io-be.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.compgen.dataonly.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_gap_4.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_detect.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.constraint.tcl 
Execute     sc_get_clocks CNN 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/impl/misc/CNN_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/impl/misc/CNN_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/impl/misc/CNN_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/impl/misc/CNN_sitofp_32ns_32_4_no_dsp_1_ip.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to CNN
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=CNN
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.constraint.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.208 sec.
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.281 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s export.zip 
INFO: [HLS 200-802] Generated output file export.zip
Command   export_design done; 39.242 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 39.242 seconds; current allocated memory: 10.066 MB.
Command ap_source done; 41.742 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Ky2nam3/do_an_1/code/doan1/doan/solution1 opened at Sat Jun 01 20:52:22 +0700 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: F:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 1.001 sec.
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.119 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.137 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=port 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
Execute     config_cosim -trace_level=port 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=F:/Ky2nam3/do_an_1/code/doan1 
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Ky2nam3/do_an_1/code/doan1
Execute     config_export -output=F:/Ky2nam3/do_an_1/code/doan1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.344 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.112 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.224 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
Execute   config_export -format ip_catalog -output F:/Ky2nam3/do_an_1/code/doan1 -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/Ky2nam3/do_an_1/code/doan1 -rtl verilog 
Execute   source ./doan/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./doan/solution1/directives.tcl
Execute     set_directive_top -name CNN CNN 
INFO: [HLS 200-1510] Running: set_directive_top -name CNN CNN 
Execute   cosim_design -wave_debug -trace_level port 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level port 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.109 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/CNN.cpp F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.024 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/CNN_tb.cpp F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.463 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/Conv.cpp F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Conv.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Conv.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Conv.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/Dense.cpp F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Dense.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Dense.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Dense.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/Pool.cpp F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Pool.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Pool.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/./sim/autowrap/testbench/Pool.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.592 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.DependenceCheck.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 2687.14 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 2723.74 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2723.74 seconds; current allocated memory: 8.465 MB.
Command ap_source done; 2725.43 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Ky2nam3/do_an_1/code/doan1/doan/solution1 opened at Sat Jun 01 21:38:22 +0700 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: F:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 1.007 sec.
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.113 sec.
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.145 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.166 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=port 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
Execute     config_cosim -trace_level=port 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=F:/Ky2nam3/do_an_1/code/doan1 
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Ky2nam3/do_an_1/code/doan1
Execute     config_export -output=F:/Ky2nam3/do_an_1/code/doan1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.289 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Command     create_platform done; 0.101 sec.
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.133 sec.
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.165 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.292 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
Execute   config_export -format ip_catalog -output F:/Ky2nam3/do_an_1/code/doan1 -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/Ky2nam3/do_an_1/code/doan1 -rtl verilog 
Execute   source ./doan/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./doan/solution1/directives.tcl
Execute     set_directive_top -name CNN CNN 
INFO: [HLS 200-1510] Running: set_directive_top -name CNN CNN 
Execute   export_design -rtl verilog -format ip_catalog -output F:/Ky2nam3/do_an_1/code/doan1 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output F:/Ky2nam3/do_an_1/code/doan1 
Execute     config_export -format=ip_catalog -output=F:/Ky2nam3/do_an_1/code/doan1 -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=CNN xml_exists=1
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to CNN
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=77 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_10ns_10_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_9ns_9_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_4ns_8ns_8ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_4ns_7ns_7ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_5ns_7ns_7ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_5ns_6ns_6ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_6ns_6ns_6ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_sitofp_32ns_32_4_no_dsp_1
CNN_flow_control_loop_pipe_sequential_init
CNN_fadd_32ns_32ns_32_4_full_dsp_1
CNN_fadd_32ns_32ns_32_4_full_dsp_1
CNN_fmul_32ns_32ns_32_3_max_dsp_1
CNN_fmul_32ns_32ns_32_3_max_dsp_1
CNN_fcmp_32ns_32ns_1_2_no_dsp_1
CNN_out_Dense_RAM_AUTO_1R1W
CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W
CNN_OutConv0_RAM_AUTO_1R1W
CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
CNN_OutConv1_RAM_AUTO_1R1W
CNN_OutPool0_RAM_AUTO_1R1W
CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv5_RAM_AUTO_1R1W
CNN_OutPadConv6_RAM_AUTO_1R1W
CNN_OutPadConv7_RAM_AUTO_1R1W
CNN_OutPool3_RAM_1WNR_AUTO_1R1W
CNN_OutGAP4_RAM_AUTO_1R1W
CNN_OutDense0_RAM_AUTO_1R1W
CNN_Pipeline_loop_for_channel_pad_0
CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0
CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1
CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1
CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0
CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2
CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2
CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3
CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3
CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1
CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4
CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4
CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5
CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5
CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2
CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6
CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6
CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7
CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7
CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3
CNN_Pipeline_loop_for_channel_gap_4
CNN_Pipeline_loop_for_a_Dense_0
CNN_Pipeline_loop_for_a_Dense_1
CNN_Pipeline_loop_detect
CNN
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source F:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source F:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/top-io-be.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.compgen.dataonly.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_channel_gap_4.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN_Pipeline_loop_detect.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.constraint.tcl 
Execute     sc_get_clocks CNN 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/impl/misc/CNN_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/impl/misc/CNN_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/impl/misc/CNN_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/impl/misc/CNN_sitofp_32ns_32_4_no_dsp_1_ip.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to CNN
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=CNN
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.constraint.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/CNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.103 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success F:/Ky2nam3/do_an_1/code/doan1/doan/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s export.zip 
INFO: [HLS 200-802] Generated output file export.zip
Command   export_design done; 24.13 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 24.13 seconds; current allocated memory: 9.805 MB.
Command ap_source done; 25.758 sec.
Execute cleanup_all 
