// Seed: 4025372809
module module_0 (
    input tri0 id_0
);
  logic [-1 : -1] id_2;
  ;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input uwire id_2,
    output supply1 id_3,
    input wire id_4,
    input wire id_5,
    output tri1 id_6,
    input supply1 id_7,
    input tri id_8,
    output uwire id_9,
    input uwire id_10,
    output wor id_11,
    output wor id_12
);
  logic id_14, id_15;
  module_0 modCall_1 (id_8);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_3 #(
    parameter id_0 = 32'd19,
    parameter id_1 = 32'd24
) (
    input tri1 _id_0,
    input tri  _id_1
);
  logic [-1 'd0 -  1 : id_1  -  id_0] id_3 = id_1;
  wire [1 : -1] id_4;
  module_2 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_4,
      id_4,
      id_3,
      id_4
  );
endmodule
