{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1679213271955 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1679213271997 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1679213272062 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1679213272062 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1679213272276 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1679213272286 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679213272616 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679213272616 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679213272616 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1679213272616 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 10811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679213272637 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 10813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679213272637 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 10815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679213272637 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 10817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679213272637 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1679213272637 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1679213272645 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1679213272751 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "29 60 " "No exact pin location assignment(s) for 29 pins of 60 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1679213273424 ""}
{ "Info" "ISTA_SDC_FOUND" "../top.sdc " "Reading SDC File: '../top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1679213274548 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1679213274571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 7 ir clock or keeper or register or port or pin or cell or partition " "Ignored filter at top.sdc(7): ir could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sdc" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1679213274572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 7 Argument <from> is not an object ID " "Ignored set_false_path at top.sdc(7): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from ir -to \[all_clocks\] " "set_false_path -from ir -to \[all_clocks\]" {  } { { "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sdc" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679213274572 ""}  } { { "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sdc" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1679213274572 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 16 tx clock or keeper or register or port or pin or cell or partition " "Ignored filter at top.sdc(16): tx could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sdc" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1679213274573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at top.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to tx " "set_false_path -from * -to tx" {  } { { "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sdc" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679213274573 ""}  } { { "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sdc" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1679213274573 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_clock " "Node: vga_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register character\[2\] vga_clock " "Register character\[2\] is being clocked by vga_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679213274590 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679213274590 "|top|vga_clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_sw\[0\] " "Node: key_sw\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mem_ble_reg\[1\] key_sw\[0\] " "Register mem_ble_reg\[1\] is being clocked by key_sw\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679213274590 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679213274590 "|top|key_sw[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_cnt\[22\] " "Node: clk_cnt\[22\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register random\[7\] clk_cnt\[22\] " "Register random\[7\] is being clocked by clk_cnt\[22\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679213274590 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679213274590 "|top|clk_cnt[22]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2scan:ps2scan\|num\[0\] " "Node: ps2scan:ps2scan\|num\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2scan:ps2scan\|ps2_byte_r\[0\] ps2scan:ps2scan\|num\[0\] " "Register ps2scan:ps2scan\|ps2_byte_r\[0\] is being clocked by ps2scan:ps2scan\|num\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679213274591 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679213274591 "|top|ps2scan:ps2scan|num[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2k_clk " "Node: ps2k_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2scan:ps2scan\|temp_data\[4\] ps2k_clk " "Register ps2scan:ps2scan\|temp_data\[4\] is being clocked by ps2k_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679213274591 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679213274591 "|top|ps2k_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga:i_vga\|hsync " "Node: vga:i_vga\|hsync was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register row_pos\[2\] vga:i_vga\|hsync " "Register row_pos\[2\] is being clocked by vga:i_vga\|hsync" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679213274591 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679213274591 "|top|vga:i_vga|hsync"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1679213274633 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1679213274637 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679213274638 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679213274638 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679213274638 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1679213274638 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "muxed_clk_raw  " "Promoted node muxed_clk_raw " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679213275883 ""}  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 2873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679213275883 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679213275883 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:i_vga\|hsync " "Destination node vga:i_vga\|hsync" {  } { { "vga.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/vga.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679213275883 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_cnt\[1\] " "Destination node clk_cnt\[1\]" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 59 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 2803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679213275883 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_cnt\[22\] " "Destination node clk_cnt\[22\]" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 2782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679213275883 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_clock " "Destination node vga_clock" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 359 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 2881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679213275883 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679213275883 ""}  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 10805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679213275883 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_clock  " "Automatically promoted node vga_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679213275883 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_clock~0 " "Destination node vga_clock~0" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 359 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 8699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679213275883 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679213275883 ""}  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 359 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 2881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679213275883 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2scan:ps2scan\|WideNor0  " "Automatically promoted node ps2scan:ps2scan\|WideNor0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679213275883 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2scan:ps2scan\|newkey~0 " "Destination node ps2scan:ps2scan\|newkey~0" {  } { { "ps2scan.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/ps2scan.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 8508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679213275883 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2scan:ps2scan\|newcode2 " "Destination node ps2scan:ps2scan\|newcode2" {  } { { "ps2scan.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/ps2scan.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679213275883 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679213275883 ""}  } { { "ps2scan.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/ps2scan.v" 133 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679213275883 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_cnt\[22\]  " "Automatically promoted node clk_cnt\[22\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679213275883 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_cnt\[22\]~64 " "Destination node clk_cnt\[22\]~64" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 6804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679213275883 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "muxed_clk_raw " "Destination node muxed_clk_raw" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 2873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679213275883 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679213275883 ""}  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 2782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679213275883 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga:i_vga\|hsync  " "Automatically promoted node vga:i_vga\|hsync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679213275883 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hsync~output " "Destination node hsync~output" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 10766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679213275883 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679213275883 ""}  } { { "vga.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/vga.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679213275883 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679213275883 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yrv_mcu:i_yrv_mcu\|top_resetb~0 " "Destination node yrv_mcu:i_yrv_mcu\|top_resetb~0" {  } { { "yrv_mcu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_mcu.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 5228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679213275883 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2scan:ps2scan\|ps2_byte_r\[0\]~0 " "Destination node ps2scan:ps2scan\|ps2_byte_r\[0\]~0" {  } { { "ps2scan.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/ps2scan.v" 103 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 8507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679213275883 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yrv_mcu:i_yrv_mcu\|port7_reg\[2\]~0 " "Destination node yrv_mcu:i_yrv_mcu\|port7_reg\[2\]~0" {  } { { "yrv_mcu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_mcu.v" 358 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 8510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679213275883 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679213275883 ""}  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 10801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679213275883 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "yrv_mcu:i_yrv_mcu\|top_resetb~0  " "Automatically promoted node yrv_mcu:i_yrv_mcu\|top_resetb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679213275884 ""}  } { { "yrv_mcu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_mcu.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 5228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679213275884 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1679213276761 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679213276772 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679213276773 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679213276786 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679213276803 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1679213276821 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1679213276821 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1679213276830 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1679213277093 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1679213277104 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1679213277104 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 3.3V 0 21 8 " "Number of I/O pins in group: 29 (unused VREF, 3.3V VCCIO, 0 input, 21 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1679213277122 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1679213277122 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1679213277122 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679213277122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679213277122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679213277122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679213277122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 6 7 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679213277122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 7 3 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679213277122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 9 4 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679213277122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 7 5 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679213277122 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1679213277122 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1679213277122 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[0\] " "Node \"gpio\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679213277391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[10\] " "Node \"gpio\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679213277391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[11\] " "Node \"gpio\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679213277391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[12\] " "Node \"gpio\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679213277391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[13\] " "Node \"gpio\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679213277391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[1\] " "Node \"gpio\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679213277391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[2\] " "Node \"gpio\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679213277391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[3\] " "Node \"gpio\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679213277391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[4\] " "Node \"gpio\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679213277391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[5\] " "Node \"gpio\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679213277391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[6\] " "Node \"gpio\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679213277391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[7\] " "Node \"gpio\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679213277391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[8\] " "Node \"gpio\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679213277391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[9\] " "Node \"gpio\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679213277391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir " "Node \"ir\" is assigned to location or region, but does not exist in design" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ir" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679213277391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tx " "Node \"tx\" is assigned to location or region, but does not exist in design" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679213277391 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1679213277391 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679213277392 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1679213277416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1679213278522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679213279799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1679213279870 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1679213282570 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679213282570 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1679213283946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Router estimated average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1679213287117 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1679213287117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1679213288327 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1679213288327 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1679213288327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679213288329 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.88 " "Total time spent on timing analysis during the Fitter is 0.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1679213288669 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679213288738 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679213289720 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679213289725 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679213291190 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679213293149 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1679213293976 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 Cyclone IV E " "17 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_io\[0\] 3.3-V LVTTL 52 " "Pin sram_io\[0\] uses I/O standard 3.3-V LVTTL at 52" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_io[0] } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679213294017 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_io\[1\] 3.3-V LVTTL 7 " "Pin sram_io\[1\] uses I/O standard 3.3-V LVTTL at 7" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_io[1] } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679213294017 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_io\[2\] 3.3-V LVTTL 44 " "Pin sram_io\[2\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_io[2] } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679213294017 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_io\[3\] 3.3-V LVTTL 142 " "Pin sram_io\[3\] uses I/O standard 3.3-V LVTTL at 142" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_io[3] } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679213294017 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_io\[4\] 3.3-V LVTTL 38 " "Pin sram_io\[4\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_io[4] } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679213294017 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_io\[5\] 3.3-V LVTTL 64 " "Pin sram_io\[5\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_io[5] } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679213294017 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_io\[6\] 3.3-V LVTTL 141 " "Pin sram_io\[6\] uses I/O standard 3.3-V LVTTL at 141" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_io[6] } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679213294017 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_io\[7\] 3.3-V LVTTL 77 " "Pin sram_io\[7\] uses I/O standard 3.3-V LVTTL at 77" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_io[7] } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679213294017 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_sw\[0\] 3.3-V LVTTL 91 " "Pin key_sw\[0\] uses I/O standard 3.3-V LVTTL at 91" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { key_sw[0] } } } { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key_sw\[0\]" } } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679213294017 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL 25 " "Pin reset_n uses I/O standard 3.3-V LVTTL at 25" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { reset_n } } } { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679213294017 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_sw\[2\] 3.3-V LVTTL 89 " "Pin key_sw\[2\] uses I/O standard 3.3-V LVTTL at 89" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { key_sw[2] } } } { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key_sw\[2\]" } } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679213294017 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_sw\[1\] 3.3-V LVTTL 90 " "Pin key_sw\[1\] uses I/O standard 3.3-V LVTTL at 90" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { key_sw[1] } } } { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key_sw\[1\]" } } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679213294017 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_sw\[3\] 3.3-V LVTTL 88 " "Pin key_sw\[3\] uses I/O standard 3.3-V LVTTL at 88" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { key_sw[3] } } } { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key_sw\[3\]" } } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679213294017 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 23 " "Pin clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { clk } } } { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679213294017 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL 115 " "Pin rx uses I/O standard 3.3-V LVTTL at 115" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { rx } } } { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679213294017 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2k_data 3.3-V LVTTL 120 " "Pin ps2k_data uses I/O standard 3.3-V LVTTL at 120" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ps2k_data } } } { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2k_data" } } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679213294017 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2k_clk 3.3-V LVTTL 119 " "Pin ps2k_clk uses I/O standard 3.3-V LVTTL at 119" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ps2k_clk } } } { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2k_clk" } } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679213294017 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1679213294017 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_io\[0\] a permanently disabled " "Pin sram_io\[0\] has a permanently disabled output enable" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_io[0] } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679213294019 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_io\[1\] a permanently disabled " "Pin sram_io\[1\] has a permanently disabled output enable" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_io[1] } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679213294019 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_io\[2\] a permanently disabled " "Pin sram_io\[2\] has a permanently disabled output enable" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_io[2] } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679213294019 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_io\[3\] a permanently disabled " "Pin sram_io\[3\] has a permanently disabled output enable" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_io[3] } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679213294019 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_io\[4\] a permanently disabled " "Pin sram_io\[4\] has a permanently disabled output enable" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_io[4] } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679213294019 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_io\[5\] a permanently disabled " "Pin sram_io\[5\] has a permanently disabled output enable" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_io[5] } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679213294019 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_io\[6\] a permanently disabled " "Pin sram_io\[6\] has a permanently disabled output enable" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_io[6] } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679213294019 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_io\[7\] a permanently disabled " "Pin sram_io\[7\] has a permanently disabled output enable" {  } { { "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zlobec/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_io[7] } } } { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679213294019 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1679213294019 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/top.fit.smsg " "Generated suppressed messages file /home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1679213294598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 34 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1013 " "Peak virtual memory: 1013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679213296168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 19 13:08:16 2023 " "Processing ended: Sun Mar 19 13:08:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679213296168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679213296168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679213296168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1679213296168 ""}
