{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568672922453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568672922457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 16:28:42 2019 " "Processing started: Mon Sep 16 16:28:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568672922457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672922457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADDER -c ADDER " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADDER -c ADDER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672922458 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568672922720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568672922720 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ADDER.sv " "Can't analyze file -- file ADDER.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1568672931815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ShiftBit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ShiftBit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftBit_tb " "Found entity 1: ShiftBit_tb" {  } { { "ShiftBit_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/ShiftBit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672931818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672931818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ShiftBit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ShiftBit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftBit " "Found entity 1: ShiftBit" {  } { { "ShiftBit.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/ShiftBit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672931819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672931819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file Shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift " "Found entity 1: Shift" {  } { { "Shift.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/Shift.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672931819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672931819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shift_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Shift_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_tb " "Found entity 1: Shift_tb" {  } { { "Shift_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/Shift_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672931820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672931820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shifter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Shifter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter_tb " "Found entity 1: Shifter_tb" {  } { { "Shifter_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/Shifter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672931820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672931820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/Shifter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672931821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672931821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "N_BIT_ADDER.sv 3 3 " "Found 3 design units, including 3 entities, in source file N_BIT_ADDER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BIT_ADDER " "Found entity 1: N_BIT_ADDER" {  } { { "N_BIT_ADDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_ADDER.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672931822 ""} { "Info" "ISGN_ENTITY_NAME" "2 HALF_ADDER " "Found entity 2: HALF_ADDER" {  } { { "N_BIT_ADDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_ADDER.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672931822 ""} { "Info" "ISGN_ENTITY_NAME" "3 FULL_ADDER " "Found entity 3: FULL_ADDER" {  } { { "N_BIT_ADDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_ADDER.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672931822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672931822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "N_BIT_SUBSTRACTOR.sv 3 3 " "Found 3 design units, including 3 entities, in source file N_BIT_SUBSTRACTOR.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BIT_SUBSTRACTOR " "Found entity 1: N_BIT_SUBSTRACTOR" {  } { { "N_BIT_SUBSTRACTOR.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_SUBSTRACTOR.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672931822 ""} { "Info" "ISGN_ENTITY_NAME" "2 HALF_SUBSTRACTOR " "Found entity 2: HALF_SUBSTRACTOR" {  } { { "N_BIT_SUBSTRACTOR.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_SUBSTRACTOR.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672931822 ""} { "Info" "ISGN_ENTITY_NAME" "3 FULL_SUBSTRACTOR " "Found entity 3: FULL_SUBSTRACTOR" {  } { { "N_BIT_SUBSTRACTOR.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_SUBSTRACTOR.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672931822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672931822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "A2_complement.sv 2 2 " "Found 2 design units, including 2 entities, in source file A2_complement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2_complement_aux " "Found entity 1: A2_complement_aux" {  } { { "A2_complement.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/A2_complement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672931823 ""} { "Info" "ISGN_ENTITY_NAME" "2 A2_complement " "Found entity 2: A2_complement" {  } { { "A2_complement.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/A2_complement.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672931823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672931823 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "N_BIT_ADDER.sv(14) " "Verilog HDL Instantiation warning at N_BIT_ADDER.sv(14): instance has no name" {  } { { "N_BIT_ADDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_ADDER.sv" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1568672931824 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "N_BIT_ADDER.sv(16) " "Verilog HDL Instantiation warning at N_BIT_ADDER.sv(16): instance has no name" {  } { { "N_BIT_ADDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_ADDER.sv" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1568672931824 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "N_BIT_SUBSTRACTOR.sv(14) " "Verilog HDL Instantiation warning at N_BIT_SUBSTRACTOR.sv(14): instance has no name" {  } { { "N_BIT_SUBSTRACTOR.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_SUBSTRACTOR.sv" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1568672931824 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "N_BIT_SUBSTRACTOR.sv(16) " "Verilog HDL Instantiation warning at N_BIT_SUBSTRACTOR.sv(16): instance has no name" {  } { { "N_BIT_SUBSTRACTOR.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_SUBSTRACTOR.sv" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1568672931824 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "A2_complement.sv(18) " "Verilog HDL Instantiation warning at A2_complement.sv(18): instance has no name" {  } { { "A2_complement.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/A2_complement.sv" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1568672931824 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "A2_complement.sv(22) " "Verilog HDL Instantiation warning at A2_complement.sv(22): instance has no name" {  } { { "A2_complement.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/A2_complement.sv" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1568672931824 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "N_BIT_SUBSTRACTOR " "Elaborating entity \"N_BIT_SUBSTRACTOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568672931878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_SUBSTRACTOR HALF_SUBSTRACTOR:comb_3 " "Elaborating entity \"HALF_SUBSTRACTOR\" for hierarchy \"HALF_SUBSTRACTOR:comb_3\"" {  } { { "N_BIT_SUBSTRACTOR.sv" "comb_3" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_SUBSTRACTOR.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568672931895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_SUBSTRACTOR FULL_SUBSTRACTOR:comb_4 " "Elaborating entity \"FULL_SUBSTRACTOR\" for hierarchy \"FULL_SUBSTRACTOR:comb_4\"" {  } { { "N_BIT_SUBSTRACTOR.sv" "comb_4" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_SUBSTRACTOR.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568672931898 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1568672932526 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568672932844 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568672932844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568672932966 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568672932966 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568672932966 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568672932966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1008 " "Peak virtual memory: 1008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568672932973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 16:28:52 2019 " "Processing ended: Mon Sep 16 16:28:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568672932973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568672932973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568672932973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672932973 ""}
