{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565602277207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565602277223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 11:31:17 2019 " "Processing started: Mon Aug 12 11:31:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565602277223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565602277223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpgabrain -c fpgabrain " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpgabrain -c fpgabrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565602277223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1565602278239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565602278239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgabrain.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fpgabrain.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpgabrain-bhv " "Found design unit 1: fpgabrain-bhv" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287114 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpgabrain " "Found entity 1: fpgabrain" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565602287114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-MAIN " "Found design unit 1: VGA-MAIN" {  } { { "VGA.vhd" "" { Text "G:/fpga-brain/VGA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287129 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "G:/fpga-brain/VGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565602287129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287161 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565602287161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287192 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565602287192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.bdf" "" { Schematic "G:/fpga-brain/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565602287208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sum8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sum8 " "Found entity 1: sum8" {  } { { "sum8.bdf" "" { Schematic "G:/fpga-brain/sum8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565602287224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "net.vhd 2 1 " "Found 2 design units, including 1 entities, in source file net.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 net-bhv " "Found design unit 1: net-bhv" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287239 ""} { "Info" "ISGN_ENTITY_NAME" "1 net " "Found entity 1: net" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565602287239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neuron.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neuron-bdf_type " "Found design unit 1: neuron-bdf_type" {  } { { "neuron.vhd" "" { Text "G:/fpga-brain/neuron.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287270 ""} { "Info" "ISGN_ENTITY_NAME" "1 neuron " "Found entity 1: neuron" {  } { { "neuron.vhd" "" { Text "G:/fpga-brain/neuron.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565602287270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_mul.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfp_mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_mul_altfp_mult_atn-RTL " "Found design unit 1: altfp_mul_altfp_mult_atn-RTL" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287317 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_mul-RTL " "Found design unit 2: altfp_mul-RTL" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1921 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287317 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_mul_altfp_mult_atn " "Found entity 1: altfp_mul_altfp_mult_atn" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287317 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_mul " "Found entity 2: altfp_mul" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565602287317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_addsub.vhd 44 22 " "Found 44 design units, including 22 entities, in source file altfp_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_addsub_altbarrel_shift_35e-RTL " "Found design unit 1: altfp_addsub_altbarrel_shift_35e-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_addsub_altbarrel_shift_98g-RTL " "Found design unit 2: altfp_addsub_altbarrel_shift_98g-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 317 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_addsub_altpriority_encoder_3e8-RTL " "Found design unit 3: altfp_addsub_altpriority_encoder_3e8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 614 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_addsub_altpriority_encoder_6e8-RTL " "Found design unit 4: altfp_addsub_altpriority_encoder_6e8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 636 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_addsub_altpriority_encoder_be8-RTL " "Found design unit 5: altfp_addsub_altpriority_encoder_be8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 690 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_addsub_altpriority_encoder_3v7-RTL " "Found design unit 6: altfp_addsub_altpriority_encoder_3v7-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 761 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_addsub_altpriority_encoder_6v7-RTL " "Found design unit 7: altfp_addsub_altpriority_encoder_6v7-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_addsub_altpriority_encoder_bv7-RTL " "Found design unit 8: altfp_addsub_altpriority_encoder_bv7-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 838 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_addsub_altpriority_encoder_uv8-RTL " "Found design unit 9: altfp_addsub_altpriority_encoder_uv8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 901 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_addsub_altpriority_encoder_ue9-RTL " "Found design unit 10: altfp_addsub_altpriority_encoder_ue9-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 969 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_addsub_altpriority_encoder_ou8-RTL " "Found design unit 11: altfp_addsub_altpriority_encoder_ou8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1031 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_addsub_altpriority_encoder_nh8-RTL " "Found design unit 12: altfp_addsub_altpriority_encoder_nh8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_addsub_altpriority_encoder_qh8-RTL " "Found design unit 13: altfp_addsub_altpriority_encoder_qh8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_addsub_altpriority_encoder_vh8-RTL " "Found design unit 14: altfp_addsub_altpriority_encoder_vh8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 altfp_addsub_altpriority_encoder_ii9-RTL " "Found design unit 15: altfp_addsub_altpriority_encoder_ii9-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 altfp_addsub_altpriority_encoder_n28-RTL " "Found design unit 16: altfp_addsub_altpriority_encoder_n28-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1345 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 altfp_addsub_altpriority_encoder_q28-RTL " "Found design unit 17: altfp_addsub_altpriority_encoder_q28-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1369 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 altfp_addsub_altpriority_encoder_v28-RTL " "Found design unit 18: altfp_addsub_altpriority_encoder_v28-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 altfp_addsub_altpriority_encoder_i39-RTL " "Found design unit 19: altfp_addsub_altpriority_encoder_i39-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 altfp_addsub_altpriority_encoder_cna-RTL " "Found design unit 20: altfp_addsub_altpriority_encoder_cna-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1555 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 altfp_addsub_altfp_add_sub_j6j-RTL " "Found design unit 21: altfp_addsub_altfp_add_sub_j6j-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1642 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 altfp_addsub-RTL " "Found design unit 22: altfp_addsub-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 5833 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_addsub_altbarrel_shift_35e " "Found entity 1: altfp_addsub_altbarrel_shift_35e" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_addsub_altbarrel_shift_98g " "Found entity 2: altfp_addsub_altbarrel_shift_98g" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_addsub_altpriority_encoder_3e8 " "Found entity 3: altfp_addsub_altpriority_encoder_3e8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_addsub_altpriority_encoder_6e8 " "Found entity 4: altfp_addsub_altpriority_encoder_6e8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_addsub_altpriority_encoder_be8 " "Found entity 5: altfp_addsub_altpriority_encoder_be8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_addsub_altpriority_encoder_3v7 " "Found entity 6: altfp_addsub_altpriority_encoder_3v7" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_addsub_altpriority_encoder_6v7 " "Found entity 7: altfp_addsub_altpriority_encoder_6v7" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_addsub_altpriority_encoder_bv7 " "Found entity 8: altfp_addsub_altpriority_encoder_bv7" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_addsub_altpriority_encoder_uv8 " "Found entity 9: altfp_addsub_altpriority_encoder_uv8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_addsub_altpriority_encoder_ue9 " "Found entity 10: altfp_addsub_altpriority_encoder_ue9" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 960 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_addsub_altpriority_encoder_ou8 " "Found entity 11: altfp_addsub_altpriority_encoder_ou8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_addsub_altpriority_encoder_nh8 " "Found entity 12: altfp_addsub_altpriority_encoder_nh8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_addsub_altpriority_encoder_qh8 " "Found entity 13: altfp_addsub_altpriority_encoder_qh8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_addsub_altpriority_encoder_vh8 " "Found entity 14: altfp_addsub_altpriority_encoder_vh8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_ENTITY_NAME" "15 altfp_addsub_altpriority_encoder_ii9 " "Found entity 15: altfp_addsub_altpriority_encoder_ii9" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_ENTITY_NAME" "16 altfp_addsub_altpriority_encoder_n28 " "Found entity 16: altfp_addsub_altpriority_encoder_n28" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_ENTITY_NAME" "17 altfp_addsub_altpriority_encoder_q28 " "Found entity 17: altfp_addsub_altpriority_encoder_q28" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_ENTITY_NAME" "18 altfp_addsub_altpriority_encoder_v28 " "Found entity 18: altfp_addsub_altpriority_encoder_v28" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_ENTITY_NAME" "19 altfp_addsub_altpriority_encoder_i39 " "Found entity 19: altfp_addsub_altpriority_encoder_i39" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_ENTITY_NAME" "20 altfp_addsub_altpriority_encoder_cna " "Found entity 20: altfp_addsub_altpriority_encoder_cna" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_ENTITY_NAME" "21 altfp_addsub_altfp_add_sub_j6j " "Found entity 21: altfp_addsub_altfp_add_sub_j6j" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""} { "Info" "ISGN_ENTITY_NAME" "22 altfp_addsub " "Found entity 22: altfp_addsub" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 5822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565602287396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfpcompm.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfpcompm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfpcompM_altfp_compare_58b-RTL " "Found design unit 1: altfpcompM_altfp_compare_58b-RTL" {  } { { "altfpcompM.vhd" "" { Text "G:/fpga-brain/altfpcompM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287442 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfpcompm-RTL " "Found design unit 2: altfpcompm-RTL" {  } { { "altfpcompM.vhd" "" { Text "G:/fpga-brain/altfpcompM.vhd" 1021 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287442 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfpcompM_altfp_compare_58b " "Found entity 1: altfpcompM_altfp_compare_58b" {  } { { "altfpcompM.vhd" "" { Text "G:/fpga-brain/altfpcompM.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287442 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfpcompM " "Found entity 2: altfpcompM" {  } { { "altfpcompM.vhd" "" { Text "G:/fpga-brain/altfpcompM.vhd" 1010 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565602287442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram1port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram1port-SYN " "Found design unit 1: ram1port-SYN" {  } { { "ram1port.vhd" "" { Text "G:/fpga-brain/ram1port.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287458 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram1port " "Found entity 1: ram1port" {  } { { "ram1port.vhd" "" { Text "G:/fpga-brain/ram1port.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565602287458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram16-bhv " "Found design unit 1: ram16-bhv" {  } { { "ram16.vhd" "" { Text "G:/fpga-brain/ram16.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287489 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram16 " "Found entity 1: ram16" {  } { { "ram16.vhd" "" { Text "G:/fpga-brain/ram16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602287489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565602287489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpgabrain " "Elaborating entity \"fpgabrain\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "areset fpgabrain.vhdl(179) " "VHDL Signal Declaration warning at fpgabrain.vhdl(179): used implicit default value for signal \"areset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 179 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "locked fpgabrain.vhdl(180) " "Verilog HDL or VHDL warning at fpgabrain.vhdl(180): object \"locked\" assigned a value but never read" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i0 fpgabrain.vhdl(183) " "VHDL Signal Declaration warning at fpgabrain.vhdl(183): used explicit default value for signal \"i0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 183 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i1 fpgabrain.vhdl(184) " "VHDL Signal Declaration warning at fpgabrain.vhdl(184): used explicit default value for signal \"i1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 184 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i2 fpgabrain.vhdl(185) " "VHDL Signal Declaration warning at fpgabrain.vhdl(185): used explicit default value for signal \"i2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 185 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i3 fpgabrain.vhdl(186) " "VHDL Signal Declaration warning at fpgabrain.vhdl(186): used explicit default value for signal \"i3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 186 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i4 fpgabrain.vhdl(187) " "VHDL Signal Declaration warning at fpgabrain.vhdl(187): used explicit default value for signal \"i4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 187 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi0_h0 fpgabrain.vhdl(188) " "VHDL Signal Declaration warning at fpgabrain.vhdl(188): used explicit default value for signal \"wi0_h0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 188 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi0_h1 fpgabrain.vhdl(189) " "VHDL Signal Declaration warning at fpgabrain.vhdl(189): used explicit default value for signal \"wi0_h1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 189 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi0_h2 fpgabrain.vhdl(190) " "VHDL Signal Declaration warning at fpgabrain.vhdl(190): used explicit default value for signal \"wi0_h2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 190 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi0_h3 fpgabrain.vhdl(191) " "VHDL Signal Declaration warning at fpgabrain.vhdl(191): used explicit default value for signal \"wi0_h3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 191 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi0_h4 fpgabrain.vhdl(192) " "VHDL Signal Declaration warning at fpgabrain.vhdl(192): used explicit default value for signal \"wi0_h4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 192 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi1_h0 fpgabrain.vhdl(193) " "VHDL Signal Declaration warning at fpgabrain.vhdl(193): used explicit default value for signal \"wi1_h0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 193 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi1_h1 fpgabrain.vhdl(194) " "VHDL Signal Declaration warning at fpgabrain.vhdl(194): used explicit default value for signal \"wi1_h1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 194 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi1_h2 fpgabrain.vhdl(195) " "VHDL Signal Declaration warning at fpgabrain.vhdl(195): used explicit default value for signal \"wi1_h2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 195 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi1_h3 fpgabrain.vhdl(196) " "VHDL Signal Declaration warning at fpgabrain.vhdl(196): used explicit default value for signal \"wi1_h3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 196 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi1_h4 fpgabrain.vhdl(197) " "VHDL Signal Declaration warning at fpgabrain.vhdl(197): used explicit default value for signal \"wi1_h4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 197 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi2_h0 fpgabrain.vhdl(198) " "VHDL Signal Declaration warning at fpgabrain.vhdl(198): used explicit default value for signal \"wi2_h0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 198 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi2_h1 fpgabrain.vhdl(199) " "VHDL Signal Declaration warning at fpgabrain.vhdl(199): used explicit default value for signal \"wi2_h1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 199 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi2_h2 fpgabrain.vhdl(200) " "VHDL Signal Declaration warning at fpgabrain.vhdl(200): used explicit default value for signal \"wi2_h2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 200 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi2_h3 fpgabrain.vhdl(201) " "VHDL Signal Declaration warning at fpgabrain.vhdl(201): used explicit default value for signal \"wi2_h3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 201 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi2_h4 fpgabrain.vhdl(202) " "VHDL Signal Declaration warning at fpgabrain.vhdl(202): used explicit default value for signal \"wi2_h4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 202 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi3_h0 fpgabrain.vhdl(203) " "VHDL Signal Declaration warning at fpgabrain.vhdl(203): used explicit default value for signal \"wi3_h0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 203 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi3_h1 fpgabrain.vhdl(204) " "VHDL Signal Declaration warning at fpgabrain.vhdl(204): used explicit default value for signal \"wi3_h1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 204 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi3_h2 fpgabrain.vhdl(205) " "VHDL Signal Declaration warning at fpgabrain.vhdl(205): used explicit default value for signal \"wi3_h2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 205 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi3_h3 fpgabrain.vhdl(206) " "VHDL Signal Declaration warning at fpgabrain.vhdl(206): used explicit default value for signal \"wi3_h3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 206 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi3_h4 fpgabrain.vhdl(207) " "VHDL Signal Declaration warning at fpgabrain.vhdl(207): used explicit default value for signal \"wi3_h4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 207 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi4_h0 fpgabrain.vhdl(208) " "VHDL Signal Declaration warning at fpgabrain.vhdl(208): used explicit default value for signal \"wi4_h0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 208 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi4_h1 fpgabrain.vhdl(209) " "VHDL Signal Declaration warning at fpgabrain.vhdl(209): used explicit default value for signal \"wi4_h1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 209 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi4_h2 fpgabrain.vhdl(210) " "VHDL Signal Declaration warning at fpgabrain.vhdl(210): used explicit default value for signal \"wi4_h2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 210 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi4_h3 fpgabrain.vhdl(211) " "VHDL Signal Declaration warning at fpgabrain.vhdl(211): used explicit default value for signal \"wi4_h3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 211 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi4_h4 fpgabrain.vhdl(212) " "VHDL Signal Declaration warning at fpgabrain.vhdl(212): used explicit default value for signal \"wi4_h4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 212 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh0_h5 fpgabrain.vhdl(214) " "VHDL Signal Declaration warning at fpgabrain.vhdl(214): used explicit default value for signal \"wh0_h5\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 214 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh0_h6 fpgabrain.vhdl(215) " "VHDL Signal Declaration warning at fpgabrain.vhdl(215): used explicit default value for signal \"wh0_h6\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 215 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh0_h7 fpgabrain.vhdl(216) " "VHDL Signal Declaration warning at fpgabrain.vhdl(216): used explicit default value for signal \"wh0_h7\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 216 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh0_h8 fpgabrain.vhdl(217) " "VHDL Signal Declaration warning at fpgabrain.vhdl(217): used explicit default value for signal \"wh0_h8\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 217 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh0_h9 fpgabrain.vhdl(218) " "VHDL Signal Declaration warning at fpgabrain.vhdl(218): used explicit default value for signal \"wh0_h9\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 218 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh1_h5 fpgabrain.vhdl(219) " "VHDL Signal Declaration warning at fpgabrain.vhdl(219): used explicit default value for signal \"wh1_h5\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 219 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh1_h6 fpgabrain.vhdl(220) " "VHDL Signal Declaration warning at fpgabrain.vhdl(220): used explicit default value for signal \"wh1_h6\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 220 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh1_h7 fpgabrain.vhdl(221) " "VHDL Signal Declaration warning at fpgabrain.vhdl(221): used explicit default value for signal \"wh1_h7\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 221 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289068 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh1_h8 fpgabrain.vhdl(222) " "VHDL Signal Declaration warning at fpgabrain.vhdl(222): used explicit default value for signal \"wh1_h8\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 222 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh1_h9 fpgabrain.vhdl(223) " "VHDL Signal Declaration warning at fpgabrain.vhdl(223): used explicit default value for signal \"wh1_h9\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 223 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh2_h5 fpgabrain.vhdl(224) " "VHDL Signal Declaration warning at fpgabrain.vhdl(224): used explicit default value for signal \"wh2_h5\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 224 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh2_h6 fpgabrain.vhdl(225) " "VHDL Signal Declaration warning at fpgabrain.vhdl(225): used explicit default value for signal \"wh2_h6\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 225 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh2_h7 fpgabrain.vhdl(226) " "VHDL Signal Declaration warning at fpgabrain.vhdl(226): used explicit default value for signal \"wh2_h7\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 226 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh2_h8 fpgabrain.vhdl(227) " "VHDL Signal Declaration warning at fpgabrain.vhdl(227): used explicit default value for signal \"wh2_h8\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 227 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh2_h9 fpgabrain.vhdl(228) " "VHDL Signal Declaration warning at fpgabrain.vhdl(228): used explicit default value for signal \"wh2_h9\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 228 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh3_h5 fpgabrain.vhdl(229) " "VHDL Signal Declaration warning at fpgabrain.vhdl(229): used explicit default value for signal \"wh3_h5\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 229 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh3_h6 fpgabrain.vhdl(230) " "VHDL Signal Declaration warning at fpgabrain.vhdl(230): used explicit default value for signal \"wh3_h6\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 230 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh3_h7 fpgabrain.vhdl(231) " "VHDL Signal Declaration warning at fpgabrain.vhdl(231): used explicit default value for signal \"wh3_h7\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 231 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh3_h8 fpgabrain.vhdl(232) " "VHDL Signal Declaration warning at fpgabrain.vhdl(232): used explicit default value for signal \"wh3_h8\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 232 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh3_h9 fpgabrain.vhdl(233) " "VHDL Signal Declaration warning at fpgabrain.vhdl(233): used explicit default value for signal \"wh3_h9\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 233 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh4_h5 fpgabrain.vhdl(234) " "VHDL Signal Declaration warning at fpgabrain.vhdl(234): used explicit default value for signal \"wh4_h5\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 234 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh4_h6 fpgabrain.vhdl(235) " "VHDL Signal Declaration warning at fpgabrain.vhdl(235): used explicit default value for signal \"wh4_h6\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 235 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh4_h7 fpgabrain.vhdl(236) " "VHDL Signal Declaration warning at fpgabrain.vhdl(236): used explicit default value for signal \"wh4_h7\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 236 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh4_h8 fpgabrain.vhdl(237) " "VHDL Signal Declaration warning at fpgabrain.vhdl(237): used explicit default value for signal \"wh4_h8\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 237 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh4_h9 fpgabrain.vhdl(238) " "VHDL Signal Declaration warning at fpgabrain.vhdl(238): used explicit default value for signal \"wh4_h9\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 238 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh5_out0 fpgabrain.vhdl(240) " "VHDL Signal Declaration warning at fpgabrain.vhdl(240): used explicit default value for signal \"wh5_out0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 240 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh5_out1 fpgabrain.vhdl(241) " "VHDL Signal Declaration warning at fpgabrain.vhdl(241): used explicit default value for signal \"wh5_out1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 241 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh5_out2 fpgabrain.vhdl(242) " "VHDL Signal Declaration warning at fpgabrain.vhdl(242): used explicit default value for signal \"wh5_out2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 242 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh6_out0 fpgabrain.vhdl(243) " "VHDL Signal Declaration warning at fpgabrain.vhdl(243): used explicit default value for signal \"wh6_out0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 243 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh6_out1 fpgabrain.vhdl(244) " "VHDL Signal Declaration warning at fpgabrain.vhdl(244): used explicit default value for signal \"wh6_out1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 244 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh6_out2 fpgabrain.vhdl(245) " "VHDL Signal Declaration warning at fpgabrain.vhdl(245): used explicit default value for signal \"wh6_out2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 245 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh7_out0 fpgabrain.vhdl(246) " "VHDL Signal Declaration warning at fpgabrain.vhdl(246): used explicit default value for signal \"wh7_out0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 246 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh7_out1 fpgabrain.vhdl(247) " "VHDL Signal Declaration warning at fpgabrain.vhdl(247): used explicit default value for signal \"wh7_out1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 247 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh7_out2 fpgabrain.vhdl(248) " "VHDL Signal Declaration warning at fpgabrain.vhdl(248): used explicit default value for signal \"wh7_out2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 248 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh8_out0 fpgabrain.vhdl(249) " "VHDL Signal Declaration warning at fpgabrain.vhdl(249): used explicit default value for signal \"wh8_out0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 249 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh8_out1 fpgabrain.vhdl(250) " "VHDL Signal Declaration warning at fpgabrain.vhdl(250): used explicit default value for signal \"wh8_out1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 250 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh8_out2 fpgabrain.vhdl(251) " "VHDL Signal Declaration warning at fpgabrain.vhdl(251): used explicit default value for signal \"wh8_out2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 251 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh9_out0 fpgabrain.vhdl(252) " "VHDL Signal Declaration warning at fpgabrain.vhdl(252): used explicit default value for signal \"wh9_out0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 252 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh9_out1 fpgabrain.vhdl(253) " "VHDL Signal Declaration warning at fpgabrain.vhdl(253): used explicit default value for signal \"wh9_out1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 253 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh9_out2 fpgabrain.vhdl(254) " "VHDL Signal Declaration warning at fpgabrain.vhdl(254): used explicit default value for signal \"wh9_out2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 254 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 "|fpgabrain"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:c1 " "Elaborating entity \"pll\" for hierarchy \"pll:c1\"" {  } { { "fpgabrain.vhdl" "c1" { Text "G:/fpga-brain/fpgabrain.vhdl" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565602289083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:c1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:c1\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "G:/fpga-brain/pll.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565602289224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:c1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:c1\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 148 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565602289224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:c1\|altpll:altpll_component " "Instantiated megafunction \"pll:c1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 147 " "Parameter \"clk0_divide_by\" = \"147\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 74 " "Parameter \"clk0_multiply_by\" = \"74\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 56 " "Parameter \"clk1_divide_by\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 149 " "Parameter \"clk1_multiply_by\" = \"149\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565602289224 ""}  } { { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 148 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565602289224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll1 " "Found entity 1: pll_altpll1" {  } { { "db/pll_altpll1.v" "" { Text "G:/fpga-brain/db/pll_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565602289333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565602289333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll1 pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated " "Elaborating entity \"pll_altpll1\" for hierarchy \"pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565602289333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram16 ram16:c2 " "Elaborating entity \"ram16\" for hierarchy \"ram16:c2\"" {  } { { "fpgabrain.vhdl" "c2" { Text "G:/fpga-brain/fpgabrain.vhdl" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565602289379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "net net:c3 " "Elaborating entity \"net\" for hierarchy \"net:c3\"" {  } { { "fpgabrain.vhdl" "c3" { Text "G:/fpga-brain/fpgabrain.vhdl" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565602289457 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_addrCol net.vhd(103) " "VHDL Signal Declaration warning at net.vhd(103): used explicit default value for signal \"s_addrCol\" because signal was never assigned a value" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 103 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289457 "|fpgabrain|net:c3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:c4 " "Elaborating entity \"VGA\" for hierarchy \"VGA:c4\"" {  } { { "fpgabrain.vhdl" "c4" { Text "G:/fpga-brain/fpgabrain.vhdl" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565602289473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC VGA:c4\|SYNC:C1 " "Elaborating entity \"SYNC\" for hierarchy \"VGA:c4\|SYNC:C1\"" {  } { { "VGA.vhd" "C1" { Text "G:/fpga-brain/VGA.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565602289489 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "WW SYNC.vhd(15) " "VHDL Signal Declaration warning at SYNC.vhd(15): used explicit default value for signal \"WW\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289489 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HH SYNC.vhd(16) " "VHDL Signal Declaration warning at SYNC.vhd(16): used explicit default value for signal \"HH\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289489 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HFP SYNC.vhd(17) " "VHDL Signal Declaration warning at SYNC.vhd(17): used explicit default value for signal \"HFP\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289489 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HS SYNC.vhd(18) " "VHDL Signal Declaration warning at SYNC.vhd(18): used explicit default value for signal \"HS\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289489 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HBP SYNC.vhd(19) " "VHDL Signal Declaration warning at SYNC.vhd(19): used explicit default value for signal \"HBP\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289489 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VFP SYNC.vhd(20) " "VHDL Signal Declaration warning at SYNC.vhd(20): used explicit default value for signal \"VFP\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289489 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VS SYNC.vhd(21) " "VHDL Signal Declaration warning at SYNC.vhd(21): used explicit default value for signal \"VS\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289489 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VBP SYNC.vhd(22) " "VHDL Signal Declaration warning at SYNC.vhd(22): used explicit default value for signal \"VBP\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565602289489 "|fpgabrain|VGA:c4|SYNC:C1"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DQ\[0\] " "Inserted always-enabled tri-state buffer between \"DQ\[0\]\" and its non-tri-state driver." {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1565602290317 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DQ\[1\] " "Inserted always-enabled tri-state buffer between \"DQ\[1\]\" and its non-tri-state driver." {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1565602290317 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DQ\[2\] " "Inserted always-enabled tri-state buffer between \"DQ\[2\]\" and its non-tri-state driver." {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1565602290317 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DQ\[3\] " "Inserted always-enabled tri-state buffer between \"DQ\[3\]\" and its non-tri-state driver." {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1565602290317 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DQ\[4\] " "Inserted always-enabled tri-state buffer between \"DQ\[4\]\" and its non-tri-state driver." {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1565602290317 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DQ\[5\] " "Inserted always-enabled tri-state buffer between \"DQ\[5\]\" and its non-tri-state driver." {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1565602290317 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DQ\[6\] " "Inserted always-enabled tri-state buffer between \"DQ\[6\]\" and its non-tri-state driver." {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1565602290317 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DQ\[7\] " "Inserted always-enabled tri-state buffer between \"DQ\[7\]\" and its non-tri-state driver." {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1565602290317 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DQ\[8\] " "Inserted always-enabled tri-state buffer between \"DQ\[8\]\" and its non-tri-state driver." {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1565602290317 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DQ\[9\] " "Inserted always-enabled tri-state buffer between \"DQ\[9\]\" and its non-tri-state driver." {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1565602290317 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DQ\[10\] " "Inserted always-enabled tri-state buffer between \"DQ\[10\]\" and its non-tri-state driver." {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1565602290317 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DQ\[11\] " "Inserted always-enabled tri-state buffer between \"DQ\[11\]\" and its non-tri-state driver." {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1565602290317 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DQ\[12\] " "Inserted always-enabled tri-state buffer between \"DQ\[12\]\" and its non-tri-state driver." {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1565602290317 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DQ\[13\] " "Inserted always-enabled tri-state buffer between \"DQ\[13\]\" and its non-tri-state driver." {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1565602290317 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DQ\[14\] " "Inserted always-enabled tri-state buffer between \"DQ\[14\]\" and its non-tri-state driver." {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1565602290317 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DQ\[15\] " "Inserted always-enabled tri-state buffer between \"DQ\[15\]\" and its non-tri-state driver." {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1565602290317 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1565602290317 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DQ\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DQ\[0\]\" is moved to its source" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1565602290317 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DQ\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DQ\[1\]\" is moved to its source" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1565602290317 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DQ\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DQ\[2\]\" is moved to its source" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1565602290317 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DQ\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DQ\[3\]\" is moved to its source" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1565602290317 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DQ\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DQ\[4\]\" is moved to its source" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1565602290317 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DQ\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DQ\[5\]\" is moved to its source" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1565602290317 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DQ\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DQ\[6\]\" is moved to its source" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1565602290317 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DQ\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DQ\[7\]\" is moved to its source" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1565602290317 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DQ\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DQ\[8\]\" is moved to its source" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1565602290317 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DQ\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DQ\[9\]\" is moved to its source" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1565602290317 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DQ\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DQ\[10\]\" is moved to its source" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1565602290317 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DQ\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DQ\[11\]\" is moved to its source" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1565602290317 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DQ\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DQ\[12\]\" is moved to its source" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1565602290317 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DQ\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DQ\[13\]\" is moved to its source" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1565602290317 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DQ\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DQ\[14\]\" is moved to its source" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1565602290317 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DQ\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DQ\[15\]\" is moved to its source" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1565602290317 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1565602290317 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DQ\[0\]~synth " "Node \"DQ\[0\]~synth\"" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565602290552 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DQ\[1\]~synth " "Node \"DQ\[1\]~synth\"" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565602290552 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DQ\[2\]~synth " "Node \"DQ\[2\]~synth\"" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565602290552 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DQ\[3\]~synth " "Node \"DQ\[3\]~synth\"" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565602290552 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DQ\[4\]~synth " "Node \"DQ\[4\]~synth\"" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565602290552 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DQ\[5\]~synth " "Node \"DQ\[5\]~synth\"" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565602290552 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DQ\[6\]~synth " "Node \"DQ\[6\]~synth\"" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565602290552 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DQ\[7\]~synth " "Node \"DQ\[7\]~synth\"" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565602290552 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DQ\[8\]~synth " "Node \"DQ\[8\]~synth\"" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565602290552 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DQ\[9\]~synth " "Node \"DQ\[9\]~synth\"" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565602290552 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DQ\[10\]~synth " "Node \"DQ\[10\]~synth\"" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565602290552 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DQ\[11\]~synth " "Node \"DQ\[11\]~synth\"" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565602290552 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DQ\[12\]~synth " "Node \"DQ\[12\]~synth\"" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565602290552 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DQ\[13\]~synth " "Node \"DQ\[13\]~synth\"" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565602290552 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DQ\[14\]~synth " "Node \"DQ\[14\]~synth\"" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565602290552 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DQ\[15\]~synth " "Node \"DQ\[15\]~synth\"" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565602290552 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1565602290552 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RA\[11\] GND " "Pin \"RA\[11\]\" is stuck at GND" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565602290567 "|fpgabrain|RA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RA\[12\] GND " "Pin \"RA\[12\]\" is stuck at GND" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565602290567 "|fpgabrain|RA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS GND " "Pin \"CS\" is stuck at GND" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565602290567 "|fpgabrain|CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "BA\[0\] GND " "Pin \"BA\[0\]\" is stuck at GND" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565602290567 "|fpgabrain|BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BA\[1\] GND " "Pin \"BA\[1\]\" is stuck at GND" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565602290567 "|fpgabrain|BA[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1565602290567 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1565602290631 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1565602291661 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565602291661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "414 " "Implemented 414 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1565602291755 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1565602291755 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1565602291755 ""} { "Info" "ICUT_CUT_TM_LCELLS" "368 " "Implemented 368 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1565602291755 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1565602291755 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1565602291755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 122 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 122 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565602291786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 11:31:31 2019 " "Processing ended: Mon Aug 12 11:31:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565602291786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565602291786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565602291786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565602291786 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1565602293396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565602293396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 11:31:32 2019 " "Processing started: Mon Aug 12 11:31:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565602293396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1565602293396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpgabrain -c fpgabrain " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpgabrain -c fpgabrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1565602293396 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1565602293505 ""}
{ "Info" "0" "" "Project  = fpgabrain" {  } {  } 0 0 "Project  = fpgabrain" 0 0 "Fitter" 0 0 1565602293505 ""}
{ "Info" "0" "" "Revision = fpgabrain" {  } {  } 0 0 "Revision = fpgabrain" 0 0 "Fitter" 0 0 1565602293505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1565602293849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1565602293849 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpgabrain EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"fpgabrain\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1565602293865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565602293895 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565602293895 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] 149 296 0 0 " "Implementing clock multiplication of 149, clock division of 296, and phase shift of 0 degrees (0 ps) for pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll1.v" "" { Text "G:/fpga-brain/db/pll_altpll1.v" 50 -1 0 } } { "" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1565602293943 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[1\] 149 56 0 0 " "Implementing clock multiplication of 149, clock division of 56, and phase shift of 0 degrees (0 ps) for pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll1.v" "" { Text "G:/fpga-brain/db/pll_altpll1.v" 50 -1 0 } } { "" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1565602293943 ""}  } { { "db/pll_altpll1.v" "" { Text "G:/fpga-brain/db/pll_altpll1.v" 50 -1 0 } } { "" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1565602293943 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1565602294005 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1565602294005 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1565602294208 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1565602294208 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1565602294208 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1565602294208 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565602294224 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565602294224 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565602294224 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565602294224 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565602294224 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1565602294224 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1565602294224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565602294411 ""}  } { { "db/pll_altpll1.v" "" { Text "G:/fpga-brain/db/pll_altpll1.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565602294411 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565602294411 ""}  } { { "db/pll_altpll1.v" "" { Text "G:/fpga-brain/db/pll_altpll1.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565602294411 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpgabrain.sdc " "Synopsys Design Constraints File file not found: 'fpgabrain.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1565602294521 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1565602294521 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1565602294521 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1565602294521 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1565602294521 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1565602294521 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1565602294521 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1565602294536 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1565602294536 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1565602294536 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565602294536 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565602294536 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1565602294536 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1565602294536 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1565602294536 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1565602294553 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1565602294553 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1565602294553 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1 clk\[1\] CLK_OUT~output " "PLL \"pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"CLK_OUT~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll1.v" "" { Text "G:/fpga-brain/db/pll_altpll1.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 148 0 0 } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 272 0 0 } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 17 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1565602294567 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565602294583 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1565602294599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1565602294943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565602295020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1565602295036 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1565602295802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565602295802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1565602296005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "G:/fpga-brain/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1565602296458 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1565602296458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1565602296849 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1565602296849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565602296864 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1565602296958 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565602296958 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565602297099 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565602297099 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565602297287 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565602297631 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[0\] a permanently enabled " "Pin DQ\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[0\]" } } } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1565602297817 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[1\] a permanently enabled " "Pin DQ\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[1\]" } } } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1565602297817 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[2\] a permanently enabled " "Pin DQ\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[2\]" } } } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1565602297817 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[3\] a permanently enabled " "Pin DQ\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[3\]" } } } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1565602297817 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[4\] a permanently enabled " "Pin DQ\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[4\]" } } } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1565602297817 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[5\] a permanently enabled " "Pin DQ\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[5\]" } } } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1565602297817 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[6\] a permanently enabled " "Pin DQ\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[6\]" } } } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1565602297817 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[7\] a permanently enabled " "Pin DQ\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[7\]" } } } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1565602297817 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[8\] a permanently enabled " "Pin DQ\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[8\]" } } } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1565602297817 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[9\] a permanently enabled " "Pin DQ\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[9\]" } } } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1565602297817 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[10\] a permanently enabled " "Pin DQ\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[10\]" } } } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1565602297817 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[11\] a permanently enabled " "Pin DQ\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[11\]" } } } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1565602297817 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[12\] a permanently enabled " "Pin DQ\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[12\]" } } } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1565602297817 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[13\] a permanently enabled " "Pin DQ\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[13\]" } } } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1565602297817 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[14\] a permanently enabled " "Pin DQ\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[14\]" } } } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1565602297817 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[15\] a permanently enabled " "Pin DQ\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[15\]" } } } } { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/fpga-brain/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1565602297817 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1565602297817 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/fpga-brain/output_files/fpgabrain.fit.smsg " "Generated suppressed messages file G:/fpga-brain/output_files/fpgabrain.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1565602297880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5506 " "Peak virtual memory: 5506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565602298286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 11:31:38 2019 " "Processing ended: Mon Aug 12 11:31:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565602298286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565602298286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565602298286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1565602298286 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1565602299536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565602299536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 11:31:39 2019 " "Processing started: Mon Aug 12 11:31:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565602299536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1565602299536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpgabrain -c fpgabrain " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fpgabrain -c fpgabrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1565602299536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1565602300083 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1565602300302 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1565602300317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565602300504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 11:31:40 2019 " "Processing ended: Mon Aug 12 11:31:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565602300504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565602300504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565602300504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1565602300504 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1565602301271 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1565602302020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565602302020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 11:31:41 2019 " "Processing started: Mon Aug 12 11:31:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565602302020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1565602302020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpgabrain -c fpgabrain " "Command: quartus_sta fpgabrain -c fpgabrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1565602302020 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1565602302131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1565602302708 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1565602302708 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565602302740 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565602302740 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpgabrain.sdc " "Synopsys Design Constraints File file not found: 'fpgabrain.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1565602302880 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1565602302880 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1565602302880 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{c1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 296 -multiply_by 149 -duty_cycle 50.00 -name \{c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{c1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 296 -multiply_by 149 -duty_cycle 50.00 -name \{c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1565602302880 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{c1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 56 -multiply_by 149 -duty_cycle 50.00 -name \{c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{c1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 56 -multiply_by 149 -duty_cycle 50.00 -name \{c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1565602302880 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565602302880 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1565602302880 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1565602302880 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1565602302880 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565602302880 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1565602302880 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1565602302911 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1565602302927 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1565602302927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.086 " "Worst-case setup slack is -2.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602302927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602302927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.086              -5.706 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.086              -5.706 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602302927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.455               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602302927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565602302927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.434 " "Worst-case hold slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602302942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602302942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.434               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602302942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.684               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602302942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565602302942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565602302942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565602302942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.459 " "Worst-case minimum pulse width slack is 3.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602302942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602302942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.459               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.459               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602302942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.934               0.000 CLK  " "    9.934               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602302942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.583               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.583               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602302942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565602302942 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1565602302989 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1565602302989 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1565602303192 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565602303270 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1565602303270 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1565602303270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.854 " "Worst-case setup slack is -1.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.854              -5.090 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.854              -5.090 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.967               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.967               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565602303286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.383 " "Worst-case hold slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.383               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.620               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.620               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565602303286 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565602303286 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565602303301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.434 " "Worst-case minimum pulse width slack is 3.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.434               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.434               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.943               0.000 CLK  " "    9.943               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.579               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.579               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565602303301 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1565602303333 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565602303442 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1565602303442 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1565602303442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.315 " "Worst-case setup slack is -0.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.315              -0.730 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.315              -0.730 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.549               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.549               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565602303458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.179               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.263               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565602303458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565602303473 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565602303473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.532 " "Worst-case minimum pulse width slack is 3.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.532               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.532               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 CLK  " "    9.594               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.663               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.663               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565602303473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565602303473 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1565602303864 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1565602303864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565602303942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 11:31:43 2019 " "Processing ended: Mon Aug 12 11:31:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565602303942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565602303942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565602303942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1565602303942 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1565602305177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565602305192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 11:31:45 2019 " "Processing started: Mon Aug 12 11:31:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565602305192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1565602305192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fpgabrain -c fpgabrain " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fpgabrain -c fpgabrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1565602305192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1565602306162 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpgabrain_8_1200mv_85c_slow.vho G:/fpga-brain/simulation/modelsim/ simulation " "Generated file fpgabrain_8_1200mv_85c_slow.vho in folder \"G:/fpga-brain/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1565602306395 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpgabrain_8_1200mv_0c_slow.vho G:/fpga-brain/simulation/modelsim/ simulation " "Generated file fpgabrain_8_1200mv_0c_slow.vho in folder \"G:/fpga-brain/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1565602306505 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpgabrain_min_1200mv_0c_fast.vho G:/fpga-brain/simulation/modelsim/ simulation " "Generated file fpgabrain_min_1200mv_0c_fast.vho in folder \"G:/fpga-brain/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1565602306630 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpgabrain.vho G:/fpga-brain/simulation/modelsim/ simulation " "Generated file fpgabrain.vho in folder \"G:/fpga-brain/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1565602306739 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpgabrain_8_1200mv_85c_vhd_slow.sdo G:/fpga-brain/simulation/modelsim/ simulation " "Generated file fpgabrain_8_1200mv_85c_vhd_slow.sdo in folder \"G:/fpga-brain/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1565602306801 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpgabrain_8_1200mv_0c_vhd_slow.sdo G:/fpga-brain/simulation/modelsim/ simulation " "Generated file fpgabrain_8_1200mv_0c_vhd_slow.sdo in folder \"G:/fpga-brain/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1565602306849 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpgabrain_min_1200mv_0c_vhd_fast.sdo G:/fpga-brain/simulation/modelsim/ simulation " "Generated file fpgabrain_min_1200mv_0c_vhd_fast.sdo in folder \"G:/fpga-brain/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1565602306895 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpgabrain_vhd.sdo G:/fpga-brain/simulation/modelsim/ simulation " "Generated file fpgabrain_vhd.sdo in folder \"G:/fpga-brain/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1565602306958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565602306989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 11:31:46 2019 " "Processing ended: Mon Aug 12 11:31:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565602306989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565602306989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565602306989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1565602306989 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 135 s " "Quartus Prime Full Compilation was successful. 0 errors, 135 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1565602307880 ""}
