// Seed: 4237162583
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_2 (
    input tri id_0,
    output supply1 id_1,
    input wor id_2,
    output wire id_3
    , id_12,
    input tri id_4,
    input tri id_5,
    input wor id_6,
    output supply0 id_7,
    output supply0 id_8,
    output supply0 id_9,
    input uwire id_10
);
  assign id_12 = -1'b0;
  and primCall (id_1, id_10, id_12, id_2, id_4, id_5, id_6);
  module_0 modCall_1 ();
endmodule
