# Week2: Problem Statements

![image](https://github.com/siri-n-shetty/iverilog/assets/114021638/af381ca7-3a0e-4a7d-8e12-0ce9c2bc51c9)

1. Generate the VVP output and simulation waveform using GTKWave. Verify the output and waveform with the AND gate truth table.

![image](https://github.com/siri-n-shetty/iverilog/assets/114021638/12a40b84-e942-4e83-8ace-a0ffa4967337)

2. Generate the VVP output and simulation waveform using GTKWave. Verify the output and waveform with the OR gate truth table.

![image](https://github.com/siri-n-shetty/iverilog/assets/114021638/ff5836b3-c7c8-4d86-94eb-d25417f767ac)

3. Generate the VVP output and simulation waveform using GTKWave. Verify the output and waveform with the NOT gate truth table.
   
