// Seed: 807715351
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    output reg id_2
);
  always @(posedge id_1 or posedge id_0 - id_1) begin
    id_2 = id_1 ? (1'b0 == 1'h0 || id_0) : 1;
  end
  integer id_3;
  assign id_2 = 1 || 1 > id_3;
  always @(posedge 1'b0 or posedge id_3) begin
    if (id_1 && 1) id_2 <= 1;
  end
endmodule
