#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Apr 21 00:15:19 2025
# Process ID         : 6196
# Current directory  : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_verified
# Command line       : vivado.exe -mode batch -source synth.tcl
# Log file           : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_verified/vivado.log
# Journal file       : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_verified\vivado.jou
# Running On         : wenruoxu
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 9 7950X 16-Core Processor            
# CPU Frequency      : 4491 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 50621 MB
# Swap memory        : 9220 MB
# Total Virtual      : 59841 MB
# Available Virtual  : 19640 MB
#-----------------------------------------------------------
source synth.tcl
# create_project dct_1d_8x1_proj ./dct_1d_8x1_proj -part xc7z020clg484-1 -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_verified/dct_1d_8x1_proj'
# set_property target_language Verilog [current_project]
# add_files -norecurse {../chen_1d_dct.v ../chen_2d_dct.sv}
# update_compile_order -fileset sources_1
# set_property top dct8x8_2d [current_fileset]
# synth_design -top dct8x8_2d -part xc7z020clg484-1
Command: synth_design -top dct8x8_2d -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28188
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1128.578 ; gain = 470.086
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dct8x8_2d' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_dct.sv:25]
INFO: [Synth 8-6157] synthesizing module 'dct8_chen' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_1d_dct.v:27]
	Parameter IN_W bound to: 32 - type: integer 
	Parameter FRAC bound to: 14 - type: integer 
	Parameter CONST_W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dct8_chen' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_1d_dct.v:27]
INFO: [Synth 8-6155] done synthesizing module 'dct8x8_2d' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_dct.sv:25]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1238.273 ; gain = 579.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1238.273 ; gain = 579.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1238.273 ; gain = 579.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1238.273 ; gain = 579.781
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 128   
	   4 Input   33 Bit       Adders := 48    
	   5 Input   33 Bit       Adders := 48    
	   2 Input   33 Bit       Adders := 64    
+---Multipliers : 
	              15x33  Multipliers := 240   
	              14x33  Multipliers := 48    
	              13x33  Multipliers := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1585.848 ; gain = 927.355
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1594.707 ; gain = 936.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1621.102 ; gain = 962.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1785.473 ; gain = 1126.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1793.969 ; gain = 1135.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1808.738 ; gain = 1150.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1808.738 ; gain = 1150.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1808.738 ; gain = 1150.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1808.738 ; gain = 1150.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 | 18672|
|2     |LUT1   |  6128|
|3     |LUT2   | 40384|
|4     |LUT3   | 18512|
|5     |LUT4   | 14896|
|6     |LUT5   | 12784|
|7     |LUT6   | 12240|
|8     |IBUF   |  2048|
|9     |OBUF   |  2048|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+-------+
|      |Instance |Module |Cells  |
+------+---------+-------+-------+
|1     |top      |       | 127712|
+------+---------+-------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1808.738 ; gain = 1150.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1808.738 ; gain = 1150.246
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1808.738 ; gain = 1150.246
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2007.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18672 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dct8x8_2d' is not ideal for floorplanning, since the cellview 'dct8x8_2d' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2159.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 28cb599c
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2159.910 ; gain = 1503.371
# report_timing_summary -file timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
