// Seed: 2205845836
module module_0;
  tri id_1, id_2, id_3, id_4;
  assign module_1.id_0 = 0;
  wire id_5;
  uwire id_6, id_7;
  parameter id_8 = -1;
  if (id_1) always $display(id_6, id_7 + (""));
  wire id_9;
  initial id_6 = id_2;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    output tri0 id_2,
    output supply1 id_3,
    input wor id_4
);
  always id_2 = -1;
  assign id_2 = id_4;
  wor id_6 = id_6;
  assign id_0 = id_6;
  module_0 modCall_1 ();
endmodule
