Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Jun  4 09:22:43 2021
| Host         : MEN-1339-10 running 64-bit major release  (build 9200)
| Command      : report_utilization -file arm_tb_bd_wrapper_utilization_placed.rpt -pb arm_tb_bd_wrapper_utilization_placed.pb
| Design       : arm_tb_bd_wrapper
| Device       : xczu2egsfvc784-1
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   |  456 |     0 |     47232 |  0.97 |
|   LUT as Logic             |  390 |     0 |     47232 |  0.83 |
|   LUT as Memory            |   66 |     0 |     28800 |  0.23 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   66 |     0 |           |       |
| CLB Registers              |  656 |     0 |     94464 |  0.69 |
|   Register as Flip Flop    |  656 |     0 |     94464 |  0.69 |
|   Register as Latch        |    0 |     0 |     94464 |  0.00 |
| CARRY8                     |    0 |     0 |      8820 |  0.00 |
| F7 Muxes                   |    5 |     0 |     35280 |  0.01 |
| F8 Muxes                   |    0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |    0 |     0 |      8820 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 29    |          Yes |         Set |            - |
| 627   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  124 |     0 |      8820 |  1.41 |
|   CLBL                                     |   77 |     0 |           |       |
|   CLBM                                     |   47 |     0 |           |       |
| LUT as Logic                               |  390 |     0 |     47232 |  0.83 |
|   using O5 output only                     |   21 |       |           |       |
|   using O6 output only                     |  235 |       |           |       |
|   using O5 and O6                          |  134 |       |           |       |
| LUT as Memory                              |   66 |     0 |     28800 |  0.23 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |   66 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   58 |       |           |       |
|     using O5 and O6                        |    8 |       |           |       |
| CLB Registers                              |  656 |     0 |     94464 |  0.69 |
|   Register driven from within the CLB      |  350 |       |           |       |
|   Register driven from outside the CLB     |  306 |       |           |       |
|     LUT in front of the register is unused |  271 |       |           |       |
|     LUT in front of the register is used   |   35 |       |           |       |
| Unique Control Sets                        |   38 |       |     17640 |  0.22 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       150 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       150 |  0.00 |
|   RAMB18       |    0 |     0 |       300 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       240 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    9 |     9 |       252 |  3.57 |
| HPIOB_M          |    4 |     4 |        72 |  5.56 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    4 |       |           |       |
| HPIOB_S          |    3 |     3 |        72 |  4.17 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    3 |       |           |       |
| HDIOB_M          |    1 |     1 |        48 |  2.08 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HDIOB_S          |    1 |     1 |        48 |  2.08 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       196 |  0.51 |
|   BUFGCE             |    0 |     0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  627 |            Register |
| LUT3     |  174 |                 CLB |
| LUT6     |  140 |                 CLB |
| LUT5     |   96 |                 CLB |
| LUT4     |   63 |                 CLB |
| SRLC32E  |   49 |                 CLB |
| LUT2     |   40 |                 CLB |
| FDSE     |   29 |            Register |
| SRL16E   |   25 |                 CLB |
| LUT1     |   11 |                 CLB |
| OBUFT    |    9 |                 I/O |
| INBUF    |    9 |                 I/O |
| IBUFCTRL |    9 |              Others |
| MUXF7    |    5 |                 CLB |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------+------+
|            Ref Name           | Used |
+-------------------------------+------+
| arm_tb_bd_zynq_ultra_ps_e_0_5 |    1 |
| arm_tb_bd_rst_ps8_0_99M_0     |    1 |
| arm_tb_bd_axi_gpio_0_1        |    1 |
| arm_tb_bd_auto_pc_0           |    1 |
+-------------------------------+------+


