

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Sat Oct 15 01:04:12 2022

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        mm.prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  3.212 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-------------+-------------+------------+------------+-------------+-------------+---------+
    |      Latency (cycles)     |    Latency (absolute)   |          Interval         | Pipeline|
    |     min     |     max     |     min    |     max    |     min     |     max     |   Type  |
    +-------------+-------------+------------+------------+-------------+-------------+---------+
    |  11836339201|  11836339201|  38.018 sec|  38.018 sec|  11836339202|  11836339202|     none|
    +-------------+-------------+------------+------------+-------------+-------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-------------+-------------+----------+-----------+-----------+------+----------+
        |                   |      Latency (cycles)     | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |     min     |     max     |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-------------+-------------+----------+-----------+-----------+------+----------+
        |- OUTER_LOOP       |  11836339200|  11836339200|  11558925|          -|          -|  1024|        no|
        | + LOAD_LOOP_A     |         1025|         1025|         3|          1|          1|  1024|       yes|
        | + LOAD_LOOP_C     |         1030|         1030|         8|          1|          1|  1024|       yes|
        | + INNER_LOOP      |     11556864|     11556864|     11286|          -|          -|  1024|        no|
        |  ++ LOAD_LOOP_B   |         1025|         1025|         3|          1|          1|  1024|       yes|
        |  ++ COMPUTE_LOOP  |         9228|         9228|        22|          9|          1|  1024|       yes|
        |  ++ STORE_LOOP    |         1025|         1025|         3|          1|          1|  1024|       yes|
        +-------------------+-------------+-------------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 8
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 9, depth = 22
  * Pipeline-4: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 5
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 8, States = { 7 8 9 10 11 12 13 14 }
  Pipeline-2 : II = 1, D = 3, States = { 17 18 19 }
  Pipeline-3 : II = 9, D = 22, States = { 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 }
  Pipeline-4 : II = 1, D = 3, States = { 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 15 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 7 
15 --> 16 
16 --> 17 2 
17 --> 20 18 
18 --> 19 
19 --> 17 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 44 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 22 
44 --> 45 
45 --> 48 46 
46 --> 47 
47 --> 45 
48 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 49 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %beta"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta"   --->   Operation 60 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 61 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%A_buff = alloca i64 1" [mm.cpp:52]   --->   Operation 62 'alloca' 'A_buff' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%B_buff = alloca i64 1" [mm.cpp:52]   --->   Operation 63 'alloca' 'B_buff' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%C_buff = alloca i64 1" [mm.cpp:52]   --->   Operation 64 'alloca' 'C_buff' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 65 [1/1] (0.38ns)   --->   "%br_ln55 = br void" [mm.cpp:55]   --->   Operation 65 'br' 'br_ln55' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%i = phi i11 %add_ln55, void, i11 0, void" [mm.cpp:55]   --->   Operation 66 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.73ns)   --->   "%add_ln55 = add i11 %i, i11 1" [mm.cpp:55]   --->   Operation 67 'add' 'add_ln55' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.61ns)   --->   "%icmp_ln55 = icmp_eq  i11 %i, i11 1024" [mm.cpp:55]   --->   Operation 68 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 69 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %.split12, void" [mm.cpp:55]   --->   Operation 70 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [mm.cpp:51]   --->   Operation 71 'specloopname' 'specloopname_ln51' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%empty_13 = trunc i11 %i" [mm.cpp:55]   --->   Operation 72 'trunc' 'empty_13' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %empty_13, i10 0" [mm.cpp:55]   --->   Operation 73 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.38ns)   --->   "%br_ln6 = br void" [mm.cpp:6]   --->   Operation 74 'br' 'br_ln6' <Predicate = (!icmp_ln55)> <Delay = 0.38>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln67 = ret" [mm.cpp:67]   --->   Operation 75 'ret' 'ret_ln67' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.05>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%j = phi i11 %add_ln6, void %.split, i11 0, void %.split12" [mm.cpp:6]   --->   Operation 76 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.73ns)   --->   "%add_ln6 = add i11 %j, i11 1" [mm.cpp:6]   --->   Operation 77 'add' 'add_ln6' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 78 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.61ns)   --->   "%icmp_ln6 = icmp_eq  i11 %j, i11 1024" [mm.cpp:6]   --->   Operation 79 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 80 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %.split, void %_Z6load_APfS_i.exit.preheader" [mm.cpp:6]   --->   Operation 81 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%j_cast = zext i11 %j" [mm.cpp:6]   --->   Operation 82 'zext' 'j_cast' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.80ns)   --->   "%add_ln8 = add i20 %j_cast, i20 %tmp_1" [mm.cpp:8]   --->   Operation 83 'add' 'add_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i20 %add_ln8" [mm.cpp:8]   --->   Operation 84 'zext' 'zext_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln8" [mm.cpp:8]   --->   Operation 85 'getelementptr' 'A_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (1.24ns)   --->   "%A_load = load i20 %A_addr" [mm.cpp:8]   --->   Operation 86 'load' 'A_load' <Predicate = (!icmp_ln6)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1048576> <RAM>

State 4 <SV = 3> <Delay = 1.24>
ST_4 : Operation 87 [1/2] (1.24ns)   --->   "%A_load = load i20 %A_addr" [mm.cpp:8]   --->   Operation 87 'load' 'A_load' <Predicate = (!icmp_ln6)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1048576> <RAM>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%j_cast1 = zext i11 %j" [mm.cpp:6]   --->   Operation 88 'zext' 'j_cast1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [mm.cpp:5]   --->   Operation 89 'specloopname' 'specloopname_ln5' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln8 = bitcast i32 %A_load" [mm.cpp:8]   --->   Operation 90 'bitcast' 'bitcast_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%A_buff_addr = getelementptr i32 %A_buff, i64 0, i64 %j_cast1" [mm.cpp:8]   --->   Operation 91 'getelementptr' 'A_buff_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.20ns)   --->   "%store_ln8 = store i32 %bitcast_ln8, i10 %A_buff_addr" [mm.cpp:8]   --->   Operation 92 'store' 'store_ln8' <Predicate = (!icmp_ln6)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 93 'br' 'br_ln0' <Predicate = (!icmp_ln6)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.38>
ST_6 : Operation 94 [1/1] (0.38ns)   --->   "%br_ln0 = br void %_Z6load_APfS_i.exit"   --->   Operation 94 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 7 <SV = 4> <Delay = 2.05>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%j_1 = phi i11 %add_ln25, void %.split2, i11 0, void %_Z6load_APfS_i.exit.preheader" [mm.cpp:25]   --->   Operation 95 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.73ns)   --->   "%add_ln25 = add i11 %j_1, i11 1" [mm.cpp:25]   --->   Operation 96 'add' 'add_ln25' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 97 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.61ns)   --->   "%icmp_ln25 = icmp_eq  i11 %j_1, i11 1024" [mm.cpp:25]   --->   Operation 98 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 99 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split2, void %_Z6load_CPfS_if.exit.preheader" [mm.cpp:25]   --->   Operation 100 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%j_1_cast = zext i11 %j_1" [mm.cpp:25]   --->   Operation 101 'zext' 'j_1_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.80ns)   --->   "%add_ln27 = add i20 %j_1_cast, i20 %tmp_1" [mm.cpp:27]   --->   Operation 102 'add' 'add_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i20 %add_ln27" [mm.cpp:27]   --->   Operation 103 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln27" [mm.cpp:27]   --->   Operation 104 'getelementptr' 'C_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 105 [2/2] (1.24ns)   --->   "%C_load = load i20 %C_addr" [mm.cpp:27]   --->   Operation 105 'load' 'C_load' <Predicate = (!icmp_ln25)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1048576> <RAM>

State 8 <SV = 5> <Delay = 1.24>
ST_8 : Operation 106 [1/2] (1.24ns)   --->   "%C_load = load i20 %C_addr" [mm.cpp:27]   --->   Operation 106 'load' 'C_load' <Predicate = (!icmp_ln25)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1048576> <RAM>

State 9 <SV = 6> <Delay = 1.86>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %C_load" [mm.cpp:27]   --->   Operation 107 'bitcast' 'bitcast_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 108 [5/5] (1.86ns)   --->   "%mul1_i = fmul i32 %bitcast_ln27, i32 %beta_read" [mm.cpp:27]   --->   Operation 108 'fmul' 'mul1_i' <Predicate = (!icmp_ln25)> <Delay = 1.86> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 1.86>
ST_10 : Operation 109 [4/5] (1.86ns)   --->   "%mul1_i = fmul i32 %bitcast_ln27, i32 %beta_read" [mm.cpp:27]   --->   Operation 109 'fmul' 'mul1_i' <Predicate = (!icmp_ln25)> <Delay = 1.86> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 1.86>
ST_11 : Operation 110 [3/5] (1.86ns)   --->   "%mul1_i = fmul i32 %bitcast_ln27, i32 %beta_read" [mm.cpp:27]   --->   Operation 110 'fmul' 'mul1_i' <Predicate = (!icmp_ln25)> <Delay = 1.86> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 1.86>
ST_12 : Operation 111 [2/5] (1.86ns)   --->   "%mul1_i = fmul i32 %bitcast_ln27, i32 %beta_read" [mm.cpp:27]   --->   Operation 111 'fmul' 'mul1_i' <Predicate = (!icmp_ln25)> <Delay = 1.86> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 1.86>
ST_13 : Operation 112 [1/5] (1.86ns)   --->   "%mul1_i = fmul i32 %bitcast_ln27, i32 %beta_read" [mm.cpp:27]   --->   Operation 112 'fmul' 'mul1_i' <Predicate = (!icmp_ln25)> <Delay = 1.86> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 1.20>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%j_1_cast2 = zext i11 %j_1" [mm.cpp:25]   --->   Operation 113 'zext' 'j_1_cast2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [mm.cpp:24]   --->   Operation 114 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%C_buff_addr = getelementptr i32 %C_buff, i64 0, i64 %j_1_cast2" [mm.cpp:27]   --->   Operation 115 'getelementptr' 'C_buff_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (1.20ns)   --->   "%store_ln27 = store i32 %mul1_i, i10 %C_buff_addr" [mm.cpp:27]   --->   Operation 116 'store' 'store_ln27' <Predicate = (!icmp_ln25)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z6load_APfS_i.exit"   --->   Operation 117 'br' 'br_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 15 <SV = 5> <Delay = 0.38>
ST_15 : Operation 118 [1/1] (0.38ns)   --->   "%br_ln59 = br void %_Z6load_CPfS_if.exit" [mm.cpp:59]   --->   Operation 118 'br' 'br_ln59' <Predicate = true> <Delay = 0.38>

State 16 <SV = 6> <Delay = 0.73>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%j_2 = phi i11 %add_ln59, void %_Z5storePfS_i.exit, i11 0, void %_Z6load_CPfS_if.exit.preheader" [mm.cpp:59]   --->   Operation 119 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.73ns)   --->   "%add_ln59 = add i11 %j_2, i11 1" [mm.cpp:59]   --->   Operation 120 'add' 'add_ln59' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [1/1] (0.61ns)   --->   "%icmp_ln59 = icmp_eq  i11 %j_2, i11 1024" [mm.cpp:59]   --->   Operation 121 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 122 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %.split10, void" [mm.cpp:59]   --->   Operation 123 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i11 %j_2" [mm.cpp:59]   --->   Operation 124 'zext' 'zext_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i11 %j_2" [mm.cpp:59]   --->   Operation 125 'zext' 'zext_ln59_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [mm.cpp:51]   --->   Operation 126 'specloopname' 'specloopname_ln51' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.38ns)   --->   "%br_ln16 = br void" [mm.cpp:16]   --->   Operation 127 'br' 'br_ln16' <Predicate = (!icmp_ln59)> <Delay = 0.38>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 128 'br' 'br_ln0' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 17 <SV = 7> <Delay = 2.05>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%j_3 = phi i11 %add_ln16, void %.split4, i11 0, void %.split10" [mm.cpp:16]   --->   Operation 129 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (0.73ns)   --->   "%add_ln16 = add i11 %j_3, i11 1" [mm.cpp:16]   --->   Operation 130 'add' 'add_ln16' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 131 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.61ns)   --->   "%icmp_ln16 = icmp_eq  i11 %j_3, i11 1024" [mm.cpp:16]   --->   Operation 132 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 133 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %.split4, void %_Z6load_BPfS_i.exit" [mm.cpp:16]   --->   Operation 134 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i11 %j_3" [mm.cpp:18]   --->   Operation 135 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %trunc_ln18, i10 0" [mm.cpp:18]   --->   Operation 136 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.80ns)   --->   "%add_ln18 = add i20 %shl_ln, i20 %zext_ln59_1" [mm.cpp:18]   --->   Operation 137 'add' 'add_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i20 %add_ln18" [mm.cpp:18]   --->   Operation 138 'zext' 'zext_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln18" [mm.cpp:18]   --->   Operation 139 'getelementptr' 'B_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_17 : Operation 140 [2/2] (1.24ns)   --->   "%B_load = load i20 %B_addr" [mm.cpp:18]   --->   Operation 140 'load' 'B_load' <Predicate = (!icmp_ln16)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1048576> <RAM>

State 18 <SV = 8> <Delay = 1.24>
ST_18 : Operation 141 [1/2] (1.24ns)   --->   "%B_load = load i20 %B_addr" [mm.cpp:18]   --->   Operation 141 'load' 'B_load' <Predicate = (!icmp_ln16)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1048576> <RAM>

State 19 <SV = 9> <Delay = 1.20>
ST_19 : Operation 142 [1/1] (0.00ns)   --->   "%j_3_cast4 = zext i11 %j_3" [mm.cpp:16]   --->   Operation 142 'zext' 'j_3_cast4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [mm.cpp:14]   --->   Operation 143 'specloopname' 'specloopname_ln14' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %B_load" [mm.cpp:18]   --->   Operation 144 'bitcast' 'bitcast_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%B_buff_addr = getelementptr i32 %B_buff, i64 0, i64 %j_3_cast4" [mm.cpp:18]   --->   Operation 145 'getelementptr' 'B_buff_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (1.20ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i10 %B_buff_addr" [mm.cpp:18]   --->   Operation 146 'store' 'store_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 147 'br' 'br_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 20 <SV = 8> <Delay = 1.20>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%C_buff_addr_1 = getelementptr i32 %C_buff, i64 0, i64 %zext_ln59" [mm.cpp:59]   --->   Operation 148 'getelementptr' 'C_buff_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [2/2] (1.20ns)   --->   "%C_buff_load = load i10 %C_buff_addr_1" [mm.cpp:45]   --->   Operation 149 'load' 'C_buff_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 21 <SV = 9> <Delay = 1.20>
ST_21 : Operation 150 [1/2] (1.20ns)   --->   "%C_buff_load = load i10 %C_buff_addr_1" [mm.cpp:45]   --->   Operation 150 'load' 'C_buff_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 151 [1/1] (0.38ns)   --->   "%br_ln43 = br void" [mm.cpp:43]   --->   Operation 151 'br' 'br_ln43' <Predicate = true> <Delay = 0.38>

State 22 <SV = 10> <Delay = 1.20>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%k = phi i11 %add_ln43, void %.split6, i11 0, void %_Z6load_BPfS_i.exit" [mm.cpp:43]   --->   Operation 152 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.61ns)   --->   "%icmp_ln43 = icmp_eq  i11 %k, i11 1024" [mm.cpp:43]   --->   Operation 153 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %.split6, void %_Z7computePfS_S_iif.exit" [mm.cpp:43]   --->   Operation 154 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%k_cast = zext i11 %k" [mm.cpp:43]   --->   Operation 155 'zext' 'k_cast' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%A_buff_addr_1 = getelementptr i32 %A_buff, i64 0, i64 %k_cast" [mm.cpp:45]   --->   Operation 156 'getelementptr' 'A_buff_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_22 : Operation 157 [2/2] (1.20ns)   --->   "%A_buff_load = load i10 %A_buff_addr_1" [mm.cpp:45]   --->   Operation 157 'load' 'A_buff_load' <Predicate = (!icmp_ln43)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%B_buff_addr_1 = getelementptr i32 %B_buff, i64 0, i64 %k_cast" [mm.cpp:45]   --->   Operation 158 'getelementptr' 'B_buff_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_22 : Operation 159 [2/2] (1.20ns)   --->   "%B_buff_load = load i10 %B_buff_addr_1" [mm.cpp:45]   --->   Operation 159 'load' 'B_buff_load' <Predicate = (!icmp_ln43)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 23 <SV = 11> <Delay = 1.20>
ST_23 : Operation 160 [1/2] (1.20ns)   --->   "%A_buff_load = load i10 %A_buff_addr_1" [mm.cpp:45]   --->   Operation 160 'load' 'A_buff_load' <Predicate = (!icmp_ln43)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 161 [1/2] (1.20ns)   --->   "%B_buff_load = load i10 %B_buff_addr_1" [mm.cpp:45]   --->   Operation 161 'load' 'B_buff_load' <Predicate = (!icmp_ln43)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 24 <SV = 12> <Delay = 1.86>
ST_24 : Operation 162 [5/5] (1.86ns)   --->   "%mul_i = fmul i32 %A_buff_load, i32 %alpha_read" [mm.cpp:45]   --->   Operation 162 'fmul' 'mul_i' <Predicate = (!icmp_ln43)> <Delay = 1.86> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 13> <Delay = 1.86>
ST_25 : Operation 163 [4/5] (1.86ns)   --->   "%mul_i = fmul i32 %A_buff_load, i32 %alpha_read" [mm.cpp:45]   --->   Operation 163 'fmul' 'mul_i' <Predicate = (!icmp_ln43)> <Delay = 1.86> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 14> <Delay = 1.86>
ST_26 : Operation 164 [3/5] (1.86ns)   --->   "%mul_i = fmul i32 %A_buff_load, i32 %alpha_read" [mm.cpp:45]   --->   Operation 164 'fmul' 'mul_i' <Predicate = (!icmp_ln43)> <Delay = 1.86> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 15> <Delay = 1.86>
ST_27 : Operation 165 [2/5] (1.86ns)   --->   "%mul_i = fmul i32 %A_buff_load, i32 %alpha_read" [mm.cpp:45]   --->   Operation 165 'fmul' 'mul_i' <Predicate = (!icmp_ln43)> <Delay = 1.86> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 16> <Delay = 1.86>
ST_28 : Operation 166 [1/5] (1.86ns)   --->   "%mul_i = fmul i32 %A_buff_load, i32 %alpha_read" [mm.cpp:45]   --->   Operation 166 'fmul' 'mul_i' <Predicate = (!icmp_ln43)> <Delay = 1.86> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 17> <Delay = 1.86>
ST_29 : Operation 167 [5/5] (1.86ns)   --->   "%mul3_i = fmul i32 %mul_i, i32 %B_buff_load" [mm.cpp:45]   --->   Operation 167 'fmul' 'mul3_i' <Predicate = (!icmp_ln43)> <Delay = 1.86> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 18> <Delay = 1.86>
ST_30 : Operation 168 [1/1] (0.73ns)   --->   "%add_ln43 = add i11 %k, i11 1" [mm.cpp:43]   --->   Operation 168 'add' 'add_ln43' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 169 [4/5] (1.86ns)   --->   "%mul3_i = fmul i32 %mul_i, i32 %B_buff_load" [mm.cpp:45]   --->   Operation 169 'fmul' 'mul3_i' <Predicate = (!icmp_ln43)> <Delay = 1.86> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 19> <Delay = 1.86>
ST_31 : Operation 170 [3/5] (1.86ns)   --->   "%mul3_i = fmul i32 %mul_i, i32 %B_buff_load" [mm.cpp:45]   --->   Operation 170 'fmul' 'mul3_i' <Predicate = (!icmp_ln43)> <Delay = 1.86> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 20> <Delay = 1.86>
ST_32 : Operation 171 [2/5] (1.86ns)   --->   "%mul3_i = fmul i32 %mul_i, i32 %B_buff_load" [mm.cpp:45]   --->   Operation 171 'fmul' 'mul3_i' <Predicate = (!icmp_ln43)> <Delay = 1.86> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 21> <Delay = 1.86>
ST_33 : Operation 172 [1/1] (0.00ns)   --->   "%add2_i = phi i32 %add_i, void %.split6, i32 %C_buff_load, void %_Z6load_BPfS_i.exit" [mm.cpp:45]   --->   Operation 172 'phi' 'add2_i' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 173 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 173 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 174 [1/1] (0.00ns)   --->   "%empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 174 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 175 [1/5] (1.86ns)   --->   "%mul3_i = fmul i32 %mul_i, i32 %B_buff_load" [mm.cpp:45]   --->   Operation 175 'fmul' 'mul3_i' <Predicate = (!icmp_ln43)> <Delay = 1.86> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 22> <Delay = 1.60>
ST_34 : Operation 176 [10/10] (1.60ns)   --->   "%add_i = fadd i32 %add2_i, i32 %mul3_i" [mm.cpp:45]   --->   Operation 176 'fadd' 'add_i' <Predicate = (!icmp_ln43)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 23> <Delay = 3.21>
ST_35 : Operation 177 [9/10] (1.60ns)   --->   "%add_i = fadd i32 %add2_i, i32 %mul3_i" [mm.cpp:45]   --->   Operation 177 'fadd' 'add_i' <Predicate = (!icmp_ln43)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 24> <Delay = 3.21>
ST_36 : Operation 178 [8/10] (1.60ns)   --->   "%add_i = fadd i32 %add2_i, i32 %mul3_i" [mm.cpp:45]   --->   Operation 178 'fadd' 'add_i' <Predicate = (!icmp_ln43)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 25> <Delay = 3.21>
ST_37 : Operation 179 [7/10] (1.60ns)   --->   "%add_i = fadd i32 %add2_i, i32 %mul3_i" [mm.cpp:45]   --->   Operation 179 'fadd' 'add_i' <Predicate = (!icmp_ln43)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 26> <Delay = 3.21>
ST_38 : Operation 180 [6/10] (1.60ns)   --->   "%add_i = fadd i32 %add2_i, i32 %mul3_i" [mm.cpp:45]   --->   Operation 180 'fadd' 'add_i' <Predicate = (!icmp_ln43)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 27> <Delay = 3.21>
ST_39 : Operation 181 [5/10] (1.60ns)   --->   "%add_i = fadd i32 %add2_i, i32 %mul3_i" [mm.cpp:45]   --->   Operation 181 'fadd' 'add_i' <Predicate = (!icmp_ln43)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 28> <Delay = 3.21>
ST_40 : Operation 182 [4/10] (1.60ns)   --->   "%add_i = fadd i32 %add2_i, i32 %mul3_i" [mm.cpp:45]   --->   Operation 182 'fadd' 'add_i' <Predicate = (!icmp_ln43)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 29> <Delay = 3.21>
ST_41 : Operation 183 [3/10] (1.60ns)   --->   "%add_i = fadd i32 %add2_i, i32 %mul3_i" [mm.cpp:45]   --->   Operation 183 'fadd' 'add_i' <Predicate = (!icmp_ln43)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 30> <Delay = 3.21>
ST_42 : Operation 184 [2/10] (1.60ns)   --->   "%add_i = fadd i32 %add2_i, i32 %mul3_i" [mm.cpp:45]   --->   Operation 184 'fadd' 'add_i' <Predicate = (!icmp_ln43)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 31> <Delay = 3.21>
ST_43 : Operation 185 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [mm.cpp:42]   --->   Operation 185 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_43 : Operation 186 [1/10] (1.60ns)   --->   "%add_i = fadd i32 %add2_i, i32 %mul3_i" [mm.cpp:45]   --->   Operation 186 'fadd' 'add_i' <Predicate = (!icmp_ln43)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 187 'br' 'br_ln0' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 44 <SV = 22> <Delay = 1.20>
ST_44 : Operation 188 [1/1] (1.20ns)   --->   "%store_ln45 = store i32 %add2_i, i10 %C_buff_addr_1" [mm.cpp:45]   --->   Operation 188 'store' 'store_ln45' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_44 : Operation 189 [1/1] (0.38ns)   --->   "%br_ln34 = br void" [mm.cpp:34]   --->   Operation 189 'br' 'br_ln34' <Predicate = true> <Delay = 0.38>

State 45 <SV = 23> <Delay = 1.20>
ST_45 : Operation 190 [1/1] (0.00ns)   --->   "%j_4 = phi i11 %add_ln34, void %.split8, i11 0, void %_Z7computePfS_S_iif.exit" [mm.cpp:34]   --->   Operation 190 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 191 [1/1] (0.73ns)   --->   "%add_ln34 = add i11 %j_4, i11 1" [mm.cpp:34]   --->   Operation 191 'add' 'add_ln34' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 192 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 192 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 193 [1/1] (0.61ns)   --->   "%icmp_ln34 = icmp_eq  i11 %j_4, i11 1024" [mm.cpp:34]   --->   Operation 193 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 194 [1/1] (0.00ns)   --->   "%empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 194 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %.split8, void %_Z5storePfS_i.exit" [mm.cpp:34]   --->   Operation 195 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 196 [1/1] (0.00ns)   --->   "%j_4_cast5 = zext i11 %j_4" [mm.cpp:34]   --->   Operation 196 'zext' 'j_4_cast5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_45 : Operation 197 [1/1] (0.00ns)   --->   "%C_buff_addr_2 = getelementptr i32 %C_buff, i64 0, i64 %j_4_cast5" [mm.cpp:36]   --->   Operation 197 'getelementptr' 'C_buff_addr_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_45 : Operation 198 [2/2] (1.20ns)   --->   "%C_buff_load_1 = load i10 %C_buff_addr_2" [mm.cpp:36]   --->   Operation 198 'load' 'C_buff_load_1' <Predicate = (!icmp_ln34)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 46 <SV = 24> <Delay = 1.20>
ST_46 : Operation 199 [1/1] (0.00ns)   --->   "%j_4_cast = zext i11 %j_4" [mm.cpp:34]   --->   Operation 199 'zext' 'j_4_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_46 : Operation 200 [1/2] (1.20ns)   --->   "%C_buff_load_1 = load i10 %C_buff_addr_2" [mm.cpp:36]   --->   Operation 200 'load' 'C_buff_load_1' <Predicate = (!icmp_ln34)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 201 [1/1] (0.80ns)   --->   "%add_ln36 = add i20 %j_4_cast, i20 %tmp_1" [mm.cpp:36]   --->   Operation 201 'add' 'add_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 25> <Delay = 1.24>
ST_47 : Operation 202 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [mm.cpp:33]   --->   Operation 202 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_47 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i20 %add_ln36" [mm.cpp:36]   --->   Operation 203 'zext' 'zext_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_47 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %C_buff_load_1" [mm.cpp:36]   --->   Operation 204 'bitcast' 'bitcast_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_47 : Operation 205 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i32 %C, i64 0, i64 %zext_ln36" [mm.cpp:36]   --->   Operation 205 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_47 : Operation 206 [1/1] (1.24ns)   --->   "%store_ln36 = store i32 %bitcast_ln36, i20 %C_addr_1" [mm.cpp:36]   --->   Operation 206 'store' 'store_ln36' <Predicate = (!icmp_ln34)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1048576> <RAM>
ST_47 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 207 'br' 'br_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 48 <SV = 24> <Delay = 0.00>
ST_48 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z6load_CPfS_if.exit"   --->   Operation 208 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', mm.cpp:55) with incoming values : ('add_ln55', mm.cpp:55) [24]  (0.387 ns)

 <State 2>: 0.735ns
The critical path consists of the following:
	'phi' operation ('i', mm.cpp:55) with incoming values : ('add_ln55', mm.cpp:55) [24]  (0 ns)
	'add' operation ('add_ln55', mm.cpp:55) [25]  (0.735 ns)

 <State 3>: 2.06ns
The critical path consists of the following:
	'phi' operation ('j', mm.cpp:6) with incoming values : ('add_ln6', mm.cpp:6) [35]  (0 ns)
	'add' operation ('add_ln8', mm.cpp:8) [45]  (0.809 ns)
	'getelementptr' operation ('A_addr', mm.cpp:8) [47]  (0 ns)
	'load' operation ('A_load', mm.cpp:8) on array 'A' [48]  (1.25 ns)

 <State 4>: 1.25ns
The critical path consists of the following:
	'load' operation ('A_load', mm.cpp:8) on array 'A' [48]  (1.25 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('A_buff_addr', mm.cpp:8) [50]  (0 ns)
	'store' operation ('store_ln8', mm.cpp:8) of variable 'bitcast_ln8', mm.cpp:8 on array 'A_buff', mm.cpp:52 [51]  (1.2 ns)

 <State 6>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', mm.cpp:25) with incoming values : ('add_ln25', mm.cpp:25) [56]  (0.387 ns)

 <State 7>: 2.06ns
The critical path consists of the following:
	'phi' operation ('j', mm.cpp:25) with incoming values : ('add_ln25', mm.cpp:25) [56]  (0 ns)
	'add' operation ('add_ln27', mm.cpp:27) [66]  (0.809 ns)
	'getelementptr' operation ('C_addr', mm.cpp:27) [68]  (0 ns)
	'load' operation ('C_load', mm.cpp:27) on array 'C' [69]  (1.25 ns)

 <State 8>: 1.25ns
The critical path consists of the following:
	'load' operation ('C_load', mm.cpp:27) on array 'C' [69]  (1.25 ns)

 <State 9>: 1.86ns
The critical path consists of the following:
	'fmul' operation ('mul1_i', mm.cpp:27) [71]  (1.86 ns)

 <State 10>: 1.86ns
The critical path consists of the following:
	'fmul' operation ('mul1_i', mm.cpp:27) [71]  (1.86 ns)

 <State 11>: 1.86ns
The critical path consists of the following:
	'fmul' operation ('mul1_i', mm.cpp:27) [71]  (1.86 ns)

 <State 12>: 1.86ns
The critical path consists of the following:
	'fmul' operation ('mul1_i', mm.cpp:27) [71]  (1.86 ns)

 <State 13>: 1.86ns
The critical path consists of the following:
	'fmul' operation ('mul1_i', mm.cpp:27) [71]  (1.86 ns)

 <State 14>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('C_buff_addr', mm.cpp:27) [72]  (0 ns)
	'store' operation ('store_ln27', mm.cpp:27) of variable 'mul1_i', mm.cpp:27 on array 'C_buff', mm.cpp:52 [73]  (1.2 ns)

 <State 15>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', mm.cpp:59) with incoming values : ('add_ln59', mm.cpp:59) [78]  (0.387 ns)

 <State 16>: 0.735ns
The critical path consists of the following:
	'phi' operation ('j', mm.cpp:59) with incoming values : ('add_ln59', mm.cpp:59) [78]  (0 ns)
	'add' operation ('add_ln59', mm.cpp:59) [79]  (0.735 ns)

 <State 17>: 2.06ns
The critical path consists of the following:
	'phi' operation ('j', mm.cpp:16) with incoming values : ('add_ln16', mm.cpp:16) [89]  (0 ns)
	'add' operation ('add_ln18', mm.cpp:18) [100]  (0.809 ns)
	'getelementptr' operation ('B_addr', mm.cpp:18) [102]  (0 ns)
	'load' operation ('B_load', mm.cpp:18) on array 'B' [103]  (1.25 ns)

 <State 18>: 1.25ns
The critical path consists of the following:
	'load' operation ('B_load', mm.cpp:18) on array 'B' [103]  (1.25 ns)

 <State 19>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('B_buff_addr', mm.cpp:18) [105]  (0 ns)
	'store' operation ('store_ln18', mm.cpp:18) of variable 'bitcast_ln18', mm.cpp:18 on array 'B_buff', mm.cpp:52 [106]  (1.2 ns)

 <State 20>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('C_buff_addr_1', mm.cpp:59) [109]  (0 ns)
	'load' operation ('C_buff_load', mm.cpp:45) on array 'C_buff', mm.cpp:52 [110]  (1.2 ns)

 <State 21>: 1.2ns
The critical path consists of the following:
	'load' operation ('C_buff_load', mm.cpp:45) on array 'C_buff', mm.cpp:52 [110]  (1.2 ns)

 <State 22>: 1.2ns
The critical path consists of the following:
	'phi' operation ('k', mm.cpp:43) with incoming values : ('add_ln43', mm.cpp:43) [113]  (0 ns)
	'getelementptr' operation ('A_buff_addr_1', mm.cpp:45) [123]  (0 ns)
	'load' operation ('A_buff_load', mm.cpp:45) on array 'A_buff', mm.cpp:52 [124]  (1.2 ns)

 <State 23>: 1.2ns
The critical path consists of the following:
	'load' operation ('A_buff_load', mm.cpp:45) on array 'A_buff', mm.cpp:52 [124]  (1.2 ns)

 <State 24>: 1.86ns
The critical path consists of the following:
	'fmul' operation ('mul_i', mm.cpp:45) [125]  (1.86 ns)

 <State 25>: 1.86ns
The critical path consists of the following:
	'fmul' operation ('mul_i', mm.cpp:45) [125]  (1.86 ns)

 <State 26>: 1.86ns
The critical path consists of the following:
	'fmul' operation ('mul_i', mm.cpp:45) [125]  (1.86 ns)

 <State 27>: 1.86ns
The critical path consists of the following:
	'fmul' operation ('mul_i', mm.cpp:45) [125]  (1.86 ns)

 <State 28>: 1.86ns
The critical path consists of the following:
	'fmul' operation ('mul_i', mm.cpp:45) [125]  (1.86 ns)

 <State 29>: 1.86ns
The critical path consists of the following:
	'fmul' operation ('mul3_i', mm.cpp:45) [128]  (1.86 ns)

 <State 30>: 1.86ns
The critical path consists of the following:
	'fmul' operation ('mul3_i', mm.cpp:45) [128]  (1.86 ns)

 <State 31>: 1.86ns
The critical path consists of the following:
	'fmul' operation ('mul3_i', mm.cpp:45) [128]  (1.86 ns)

 <State 32>: 1.86ns
The critical path consists of the following:
	'fmul' operation ('mul3_i', mm.cpp:45) [128]  (1.86 ns)

 <State 33>: 1.86ns
The critical path consists of the following:
	'fmul' operation ('mul3_i', mm.cpp:45) [128]  (1.86 ns)

 <State 34>: 1.61ns
The critical path consists of the following:
	'fadd' operation ('add_i', mm.cpp:45) [129]  (1.61 ns)

 <State 35>: 3.21ns
The critical path consists of the following:
	'fadd' operation ('add_i', mm.cpp:45) [129]  (1.61 ns)
	'phi' operation ('add2_i', mm.cpp:45) with incoming values : ('C_buff_load', mm.cpp:45) ('add_i', mm.cpp:45) [114]  (0 ns)
	'fadd' operation ('add_i', mm.cpp:45) [129]  (1.61 ns)

 <State 36>: 3.21ns
The critical path consists of the following:
	'fadd' operation ('add_i', mm.cpp:45) [129]  (1.61 ns)
	'phi' operation ('add2_i', mm.cpp:45) with incoming values : ('C_buff_load', mm.cpp:45) ('add_i', mm.cpp:45) [114]  (0 ns)
	'fadd' operation ('add_i', mm.cpp:45) [129]  (1.61 ns)

 <State 37>: 3.21ns
The critical path consists of the following:
	'fadd' operation ('add_i', mm.cpp:45) [129]  (1.61 ns)
	'phi' operation ('add2_i', mm.cpp:45) with incoming values : ('C_buff_load', mm.cpp:45) ('add_i', mm.cpp:45) [114]  (0 ns)
	'fadd' operation ('add_i', mm.cpp:45) [129]  (1.61 ns)

 <State 38>: 3.21ns
The critical path consists of the following:
	'fadd' operation ('add_i', mm.cpp:45) [129]  (1.61 ns)
	'phi' operation ('add2_i', mm.cpp:45) with incoming values : ('C_buff_load', mm.cpp:45) ('add_i', mm.cpp:45) [114]  (0 ns)
	'fadd' operation ('add_i', mm.cpp:45) [129]  (1.61 ns)

 <State 39>: 3.21ns
The critical path consists of the following:
	'fadd' operation ('add_i', mm.cpp:45) [129]  (1.61 ns)
	'phi' operation ('add2_i', mm.cpp:45) with incoming values : ('C_buff_load', mm.cpp:45) ('add_i', mm.cpp:45) [114]  (0 ns)
	'fadd' operation ('add_i', mm.cpp:45) [129]  (1.61 ns)

 <State 40>: 3.21ns
The critical path consists of the following:
	'fadd' operation ('add_i', mm.cpp:45) [129]  (1.61 ns)
	'phi' operation ('add2_i', mm.cpp:45) with incoming values : ('C_buff_load', mm.cpp:45) ('add_i', mm.cpp:45) [114]  (0 ns)
	'fadd' operation ('add_i', mm.cpp:45) [129]  (1.61 ns)

 <State 41>: 3.21ns
The critical path consists of the following:
	'fadd' operation ('add_i', mm.cpp:45) [129]  (1.61 ns)
	'phi' operation ('add2_i', mm.cpp:45) with incoming values : ('C_buff_load', mm.cpp:45) ('add_i', mm.cpp:45) [114]  (0 ns)
	'fadd' operation ('add_i', mm.cpp:45) [129]  (1.61 ns)

 <State 42>: 3.21ns
The critical path consists of the following:
	'fadd' operation ('add_i', mm.cpp:45) [129]  (1.61 ns)
	'phi' operation ('add2_i', mm.cpp:45) with incoming values : ('C_buff_load', mm.cpp:45) ('add_i', mm.cpp:45) [114]  (0 ns)
	'fadd' operation ('add_i', mm.cpp:45) [129]  (1.61 ns)

 <State 43>: 3.21ns
The critical path consists of the following:
	'fadd' operation ('add_i', mm.cpp:45) [129]  (1.61 ns)
	'phi' operation ('add2_i', mm.cpp:45) with incoming values : ('C_buff_load', mm.cpp:45) ('add_i', mm.cpp:45) [114]  (0 ns)
	'fadd' operation ('add_i', mm.cpp:45) [129]  (1.61 ns)

 <State 44>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln45', mm.cpp:45) of variable 'add2_i', mm.cpp:45 on array 'C_buff', mm.cpp:52 [132]  (1.2 ns)

 <State 45>: 1.2ns
The critical path consists of the following:
	'phi' operation ('j', mm.cpp:34) with incoming values : ('add_ln34', mm.cpp:34) [135]  (0 ns)
	'getelementptr' operation ('C_buff_addr_2', mm.cpp:36) [145]  (0 ns)
	'load' operation ('C_buff_load_1', mm.cpp:36) on array 'C_buff', mm.cpp:52 [146]  (1.2 ns)

 <State 46>: 1.2ns
The critical path consists of the following:
	'load' operation ('C_buff_load_1', mm.cpp:36) on array 'C_buff', mm.cpp:52 [146]  (1.2 ns)

 <State 47>: 1.25ns
The critical path consists of the following:
	'getelementptr' operation ('C_addr_1', mm.cpp:36) [150]  (0 ns)
	'store' operation ('store_ln36', mm.cpp:36) of variable 'bitcast_ln36', mm.cpp:36 on array 'C' [151]  (1.25 ns)

 <State 48>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
