
---------- Begin Simulation Statistics ----------
simSeconds                                   0.049455                       # Number of seconds simulated (Second)
simTicks                                  49455442000                       # Number of ticks simulated (Tick)
finalTick                                 49455442000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    320.90                       # Real time elapsed on the host (Second)
hostTickRate                                154116317                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                    100570339                       # Number of instructions simulated (Count)
simOps                                      100841916                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   313404                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     314250                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         98910886                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       101649435                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      421                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      101388393                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   5937                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               807939                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            654657                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 137                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            98763566                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.026577                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.550563                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  56618683     57.33%     57.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  14893763     15.08%     72.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  11631717     11.78%     84.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   7115636      7.20%     91.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3897305      3.95%     95.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2351805      2.38%     97.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1570836      1.59%     99.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    359541      0.36%     99.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    324280      0.33%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              98763566                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   99874      0.26%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                4745501     12.49%     12.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                32976042     86.83%     99.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 120067      0.32%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     14      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  23387      0.06%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14944      0.04%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          922      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      65751991     64.85%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      4795299      4.73%     69.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       4797346      4.73%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      3555050      3.51%     77.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     77.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      7109480      7.01%     84.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          125      0.00%     84.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     84.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      3555057      3.51%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     88.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      8053630      7.94%     96.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3769491      3.72%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      101388393                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.025048                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            37979829                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.374597                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                303042632                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                84227184                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        83101538                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 36483486                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                18230703                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        18177926                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   121065304                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    18301996                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         101348981                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       8039542                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     39412                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                             1201974                       # Number of nop insts executed (Count)
system.cpu.numRefs                           11807461                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       11990497                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3767919                       # Number of stores executed (Count)
system.cpu.numRate                           1.024649                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1517                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          147320                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   100570339                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     100841916                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.983500                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.983500                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.016777                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.016777                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  126345285                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  54463969                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   32397102                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                    49572039                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   49570788                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  40220608                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      221                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        8044711                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3781015                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2836725                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2840749                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                12146175                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          12071289                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             19244                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              3922642                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 7964                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 3919635                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999233                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17634                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 46                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6809                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1338                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5471                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          688                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          787667                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             284                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             19142                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     98646177                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.034395                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.520982                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        81289820     82.41%     82.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3279361      3.32%     85.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          436436      0.44%     86.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           42002      0.04%     86.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          322348      0.33%     86.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         2863371      2.90%     89.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          567204      0.57%     90.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           13699      0.01%     90.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         9831936      9.97%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     98646177                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            101767514                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              102039091                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    11655517                       # Number of memory references committed (Count)
system.cpu.commit.loads                       7918533                       # Number of loads committed (Count)
system.cpu.commit.amos                            110                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         118                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   11922741                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         18146703                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    78489837                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11042                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          133      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     66610301     65.28%     65.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      4791717      4.70%     69.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      4787211      4.69%     74.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     74.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     74.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     74.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     74.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     74.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     74.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     74.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      3548523      3.48%     78.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      7097047      6.96%     85.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           93      0.00%     85.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     85.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      3548547      3.48%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      7918533      7.76%     96.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3736984      3.66%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    102039091                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       9831936                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       10437795                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          10437795                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      10437795                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         10437795                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1273675                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1273675                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1273675                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1273675                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  49674862484                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  49674862484                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  49674862484                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  49674862484                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     11711470                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      11711470                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     11711470                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     11711470                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.108754                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.108754                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.108754                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.108754                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 39001.207124                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 39001.207124                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 39001.207124                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 39001.207124                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        94981                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         1166                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2094                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            9                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      45.358644                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   129.555556                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1107635                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1107635                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        52345                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         52345                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        52345                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        52345                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1221330                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1221330                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1221330                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1221330                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  45054786695                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  45054786695                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  45054786695                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  45054786695                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.104285                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.104285                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.104285                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.104285                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 36889.936950                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 36889.936950                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 36889.936950                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 36889.936950                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1220312                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      6706636                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         6706636                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1267945                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1267945                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  49341330500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  49341330500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      7974581                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      7974581                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.158998                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.158998                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 38914.409142                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 38914.409142                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        48875                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        48875                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1219070                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1219070                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  44921456500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  44921456500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.152869                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.152869                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 36848.955761                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 36848.955761                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          104                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             104                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       385000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       385000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          110                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          110                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.054545                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.054545                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 64166.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 64166.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       379000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       379000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.054545                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.054545                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 63166.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 63166.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3731159                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3731159                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5599                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5599                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    329357076                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    329357076                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3736758                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3736758                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001498                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001498                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 58824.267905                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 58824.267905                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3470                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3470                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2129                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2129                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    129286287                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    129286287                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000570                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000570                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 60726.297323                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60726.297323                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  49455442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.246896                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             11659235                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1221336                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               9.546296                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1023.246896                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999265                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999265                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           90                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          522                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          410                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           48067656                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          48067656                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49455442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3629171                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              81888115                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   7107480                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               6118363                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  20437                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              3889509                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   867                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              103054262                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3014                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            9136509                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      103001589                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    12146175                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            3938607                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      89599792                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   42564                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  784                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5126                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   9085358                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  6852                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           98763566                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.046753                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.519422                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 82731886     83.77%     83.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    59385      0.06%     83.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1233730      1.25%     85.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   107161      0.11%     85.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2949995      2.99%     88.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   147538      0.15%     88.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  2119271      2.15%     90.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    37364      0.04%     90.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  9377236      9.49%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             98763566                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.122799                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.041357                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        9082641                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           9082641                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       9082641                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          9082641                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2717                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2717                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2717                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2717                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    183280497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    183280497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    183280497                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    183280497                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      9085358                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       9085358                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      9085358                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      9085358                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000299                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000299                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000299                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000299                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 67456.936695                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 67456.936695                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 67456.936695                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 67456.936695                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          894                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           16                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      55.875000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1864                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1864                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          596                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           596                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          596                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          596                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2121                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2121                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2121                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2121                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    144810999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    144810999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    144810999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    144810999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000233                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000233                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000233                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000233                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 68274.869873                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 68274.869873                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 68274.869873                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 68274.869873                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1864                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      9082641                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         9082641                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2717                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2717                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    183280497                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    183280497                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      9085358                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      9085358                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000299                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000299                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 67456.936695                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 67456.936695                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          596                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          596                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2121                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2121                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    144810999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    144810999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000233                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000233                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 68274.869873                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 68274.869873                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  49455442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.921944                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              9084761                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2120                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            4285.264623                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.921944                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999695                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999695                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           78                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          106                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           72                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           36343552                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          36343552                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49455442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     20437                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1221793                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   338342                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              102851830                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1979                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  8044711                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3781015                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   415                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    195286                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    26025                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             93                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          11556                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        10080                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                21636                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                101290432                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               101279464                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  72642265                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 121399307                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.023947                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.598375                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       24426                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  126178                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   39                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  93                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  44031                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9281                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   2002                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            7918533                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             15.117589                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            42.146718                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                6658836     84.09%     84.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2853      0.04%     84.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               781830      9.87%     94.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1114      0.01%     94.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  847      0.01%     94.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  270      0.00%     94.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  167      0.00%     94.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  149      0.00%     94.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  151      0.00%     94.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  373      0.00%     94.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                698      0.01%     94.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1281      0.02%     94.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2074      0.03%     94.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4458      0.06%     94.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             377642      4.77%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1462      0.02%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               2870      0.04%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              31864      0.40%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                816      0.01%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2024      0.03%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              10642      0.13%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1272      0.02%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               1367      0.02%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                302      0.00%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                627      0.01%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               2742      0.03%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               4948      0.06%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1334      0.02%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               2445      0.03%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1259      0.02%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            19816      0.25%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1035                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              7918533                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  49455442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  49455442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  49455442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  49455442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  49455442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  20437                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  5626065                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                72503521                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          38788                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  10920704                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               9654051                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              102963025                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               5022321                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                3046193                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 102730                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  34062                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           130917156                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   233862331                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                126906487                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 17785129                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             129914056                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1003100                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     390                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  98                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  30160966                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        191625152                       # The number of ROB reads (Count)
system.cpu.rob.writes                       205771771                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                100570339                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  100841916                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    57                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    421                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 777773                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    778194                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   421                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                777773                       # number of overall hits (Count)
system.l2.overallHits::total                   778194                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1700                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               443417                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  445117                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1700                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              443417                       # number of overall misses (Count)
system.l2.overallMisses::total                 445117                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       137071000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     35051202000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        35188273000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      137071000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    35051202000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       35188273000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2121                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1221190                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1223311                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2121                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1221190                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1223311                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.801509                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.363102                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.363863                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.801509                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.363102                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.363863                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst        80630                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 79047.943584                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    79053.985806                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst        80630                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 79047.943584                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   79053.985806                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               402299                       # number of writebacks (Count)
system.l2.writebacks::total                    402299                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1700                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           443417                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              445117                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1700                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          443417                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             445117                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    120081000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  30617032000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    30737113000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    120081000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  30617032000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   30737113000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.801509                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.363102                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.363863                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.801509                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.363102                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.363863                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70635.882353                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 69047.943584                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 69054.008272                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70635.882353                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 69047.943584                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 69054.008272                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         441717                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          190                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            190                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          145                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             145                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          146                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           146                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.993151                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.993151                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          145                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          145                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2751000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2751000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.993151                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.993151                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18972.413793                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18972.413793                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             421                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                421                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1700                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1700                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    137071000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    137071000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2121                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2121                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.801509                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.801509                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst        80630                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total        80630                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1700                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1700                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    120081000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    120081000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.801509                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.801509                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70635.882353                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70635.882353                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                637                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   637                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1483                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1483                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    119006500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      119006500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2120                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2120                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.699528                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.699528                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80247.134187                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80247.134187                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1483                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1483                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    104176500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    104176500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.699528                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.699528                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70247.134187                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70247.134187                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         777136                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            777136                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       441934                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          441934                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  34932195500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  34932195500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data      1219070                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1219070                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.362517                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.362517                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 79043.919454                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 79043.919454                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       441934                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       441934                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  30512855500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  30512855500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.362517                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.362517                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 69043.919454                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 69043.919454                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1863                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1863                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1863                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1863                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1107635                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1107635                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1107635                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1107635                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  49455442000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4087.962162                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      2445296                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     445814                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       5.485014                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      26.267641                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        43.488987                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4018.205535                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.006413                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.010617                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.981007                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.998038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  216                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1178                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  175                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  854                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 1673                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   20010870                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  20010870                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49455442000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    402298.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1699.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    443401.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000165340500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        24340                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        24341                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1278184                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             378371                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      445116                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     402298                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    445116                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   402298                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     16                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.42                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                445116                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               402298                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  430560                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   13056                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1075                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     379                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   5189                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   6316                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  24202                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  24365                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  24352                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  24511                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  24410                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  24569                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  24501                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  24410                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  24644                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  24457                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  24395                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  24493                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  24393                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  24358                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  24372                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  24341                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        24341                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      18.286019                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     17.602249                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     25.556467                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127         24308     99.86%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           21      0.09%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            9      0.04%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            2      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         24341                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        24340                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.526910                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.501890                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.932660                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            17917     73.61%     73.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17             1157      4.75%     78.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             4144     17.03%     95.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             1108      4.55%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               14      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         24340                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                28487424                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             25747072                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              576022028.07124841                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              520611503.17896259                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   49455417500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      58360.40                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       108736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     28377664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     25745472                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2198666.023447935004                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 573802656.540810942650                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 520579150.824291467667                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1699                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       443417                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       402298                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     50111250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  12395078500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1208312535000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29494.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     27953.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   3003526.08                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       108736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     28378688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       28487424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       108736                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       108736                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     25747072                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     25747072                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1699                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       443417                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          445116                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       402298                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         402298                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        2198666                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      573823362                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         576022028                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2198666                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2198666                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    520611503                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        520611503                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    520611503                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2198666                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     573823362                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1096633531                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               445100                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              402273                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        28518                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        28197                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        27456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        27492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        27327                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        27442                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        27140                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        27631                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        27193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        27376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        28274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        27718                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        28474                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        28275                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        28374                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        28213                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        25881                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        25496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        25376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        24348                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        24641                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        24732                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        24575                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        24872                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        24462                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        24811                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        25192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        25676                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        25359                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        25584                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        25705                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        25563                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              4099564750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            2225500000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        12445189750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9210.44                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27960.44                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              389585                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             348878                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            87.53                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           86.73                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       108897                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   497.994251                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   351.515565                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   349.956606                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        13161     12.09%     12.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        20841     19.14%     31.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        14256     13.09%     44.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        10053      9.23%     53.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        10017      9.20%     62.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         7938      7.29%     70.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         6555      6.02%     76.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         5256      4.83%     80.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        20820     19.12%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       108897                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              28486400                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           25745472                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              576.001323                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              520.579151                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    8.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.50                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               4.07                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               87.15                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  49455442000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       386723820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       205522020                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     1579389420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1043587620                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3903578640.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  19293427260                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   2743793280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   29156022060                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   589.541229                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   6944172500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1651260000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40860009500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       390879300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       207734505                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     1598624580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1056251340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3903578640.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  19312307370                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   2727894240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   29197269975                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   590.375271                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   6904406000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1651260000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40899776000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  49455442000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              443633                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        402298                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             38790                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1483                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1483                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         443633                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            145                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      1331465                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1331465                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     54234496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 54234496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             445261                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   445261    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               445261                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  49455442000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          2630959000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         2352451500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         886349                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       441088                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            1221190                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1509934                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1864                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           152095                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2120                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2120                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2121                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1219070                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           146                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          146                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6105                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3662984                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                3669089                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       254976                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    149044800                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               149299776                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          441717                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  25747136                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1665174                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000492                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.022172                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1664355     99.95%     99.95% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     819      0.05%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1665174                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  49455442000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2332315500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3181497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1831858000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       2445633                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1222176                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             818                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          818                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
