# THIS FILE IS AUTOMATICALLY GENERATED
# Project: D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\TP1_MESURE_FREQ.cydsn\TP1_MESURE_FREQ.cyprj
# Date: Tue, 15 Feb 2022 10:43:57 GMT
#set_units -time ns
create_clock -name {timer_clock_12MHz(routed)} -period 83.333333333333329 -waveform {0 41.6666666666667} [list [get_pins {ClockBlock/dclk_0}]]
create_clock -name {CyILO} -period 10000 -waveform {0 5000} [list [get_pins {ClockBlock/ilo}] [get_pins {ClockBlock/clk_100k}] [get_pins {ClockBlock/clk_1k}] [get_pins {ClockBlock/clk_32k}]]
create_clock -name {CyIMO} -period 41.666666666666664 -waveform {0 20.8333333333333} [list [get_pins {ClockBlock/imo}]]
create_clock -name {CyPLL_OUT} -period 41.666666666666664 -waveform {0 20.8333333333333} [list [get_pins {ClockBlock/pllout}]]
create_clock -name {CyMASTER_CLK} -period 41.666666666666664 -waveform {0 20.8333333333333} [list [get_pins {ClockBlock/clk_sync}]]
create_generated_clock -name {CyBUS_CLK} -source [get_pins {ClockBlock/clk_sync}] -edges {1 2 3} [list [get_pins {ClockBlock/clk_bus_glb}]]
create_generated_clock -name {timer_clock_12MHz} -source [get_pins {ClockBlock/clk_sync}] -edges {1 3 5} [list [get_pins {ClockBlock/dclk_glb_0}]]
create_generated_clock -name {PWM_clock_15kHz} -source [get_pins {ClockBlock/clk_sync}] -edges {1 1601 3199} -nominal_period 66666.666666666657 [list [get_pins {ClockBlock/dclk_glb_1}]]


# Component constraints for D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\TP1_MESURE_FREQ.cydsn\TopDesign\TopDesign.cysch
# Project: D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\TP1_MESURE_FREQ.cydsn\TP1_MESURE_FREQ.cyprj
# Date: Tue, 15 Feb 2022 10:43:52 GMT
