<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Feb 26 21:30:18 2023" VIVADOVERSION="2022.1">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="Transmit_Chain_inst_0" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="31" NAME="M_AXIS_tdata" RIGHT="0" SIGIS="undef" SIGNAME="real_time_sampler_0_m_axis_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="real_time_sampler_0" PORT="m_axis_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIS_tlast" SIGIS="undef" SIGNAME="real_time_sampler_0_m_axis_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="real_time_sampler_0" PORT="m_axis_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIS_tvalid" SIGIS="undef" SIGNAME="real_time_sampler_0_m_axis_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="real_time_sampler_0" PORT="m_axis_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXIS_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_1_s_axis_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_1" PORT="s_axis_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIS_tlast" SIGIS="undef" SIGNAME="axis_data_fifo_1_s_axis_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_1" PORT="s_axis_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXIS_tready" SIGIS="undef" SIGNAME="axis_data_fifo_1_s_axis_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_1" PORT="s_axis_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIS_tvalid" SIGIS="undef" SIGNAME="axis_data_fifo_1_s_axis_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_1" PORT="s_axis_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="13" NAME="S_BRAM_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="S_BRAM_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_BRAM_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S_BRAM_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S_BRAM_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_BRAM_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_BRAM_AXI_arready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_BRAM_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_BRAM_AXI_arvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="13" NAME="S_BRAM_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="S_BRAM_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_BRAM_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S_BRAM_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S_BRAM_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_BRAM_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_BRAM_AXI_awready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_BRAM_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_BRAM_AXI_awvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_BRAM_AXI_bready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_BRAM_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_BRAM_AXI_bvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="S_BRAM_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_BRAM_AXI_rlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_BRAM_AXI_rready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_BRAM_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_BRAM_AXI_rvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_BRAM_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_BRAM_AXI_wlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_BRAM_AXI_wready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_BRAM_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_BRAM_AXI_wvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axis_data_fifo_0" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="axis_data_fifo_1" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="conj_0" PORT="axis_aclk"/>
        <CONNECTION INSTANCE="fft_config_0" PORT="axis_aclk"/>
        <CONNECTION INSTANCE="ifft" PORT="aclk"/>
        <CONNECTION INSTANCE="mux_0" PORT="axis_aclk"/>
        <CONNECTION INSTANCE="playback_ctrl_0" PORT="axis_aclk"/>
        <CONNECTION INSTANCE="real_time_sampler_0" PORT="axis_aclk"/>
        <CONNECTION INSTANCE="tlast_gen_0" PORT="axis_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axis_data_fifo_0" PORT="s_axis_aresetn"/>
        <CONNECTION INSTANCE="axis_data_fifo_1" PORT="s_axis_aresetn"/>
        <CONNECTION INSTANCE="conj_0" PORT="axis_aresetn"/>
        <CONNECTION INSTANCE="fft_config_0" PORT="axis_aresetn"/>
        <CONNECTION INSTANCE="ifft" PORT="aresetn"/>
        <CONNECTION INSTANCE="mux_0" PORT="axis_aresetn"/>
        <CONNECTION INSTANCE="playback_ctrl_0" PORT="axis_aresetn"/>
        <CONNECTION INSTANCE="real_time_sampler_0" PORT="axis_aresetn"/>
        <CONNECTION INSTANCE="tlast_gen_0" PORT="axis_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="playback_en" SIGIS="undef" SIGNAME="External_Ports_playback_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mux_0" PORT="i_select"/>
        <CONNECTION INSTANCE="playback_ctrl_0" PORT="playback_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="config_start_0" SIGIS="undef" SIGNAME="External_Ports_config_start_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fft_config_0" PORT="config_start"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="continuous_0" SIGIS="undef" SIGNAME="External_Ports_continuous_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="playback_ctrl_0" PORT="continuous"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="cp_len_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_cp_len_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fft_config_0" PORT="cp_len"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dl_en_0" SIGIS="undef" SIGNAME="External_Ports_dl_en_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="real_time_sampler_0" PORT="dl_en"/>
        <CONNECTION INSTANCE="tlast_gen_0" PORT="dl_en"/>
        <CONNECTION INSTANCE="tlast_gen_0" PORT="i_start"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="26" NAME="fs_cycles_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_fs_cycles_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="playback_ctrl_0" PORT="fs_cycles"/>
        <CONNECTION INSTANCE="real_time_sampler_0" PORT="fs_cycles"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_negative_freq_0" SIGIS="undef" SIGNAME="External_Ports_i_negative_freq_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="conj_0" PORT="i_negative_freq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="inv_0" SIGIS="undef" SIGNAME="External_Ports_inv_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fft_config_0" PORT="inv"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="nfft_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_nfft_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fft_config_0" PORT="nfft"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="nfft_scaled_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_nfft_scaled_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="playback_ctrl_0" PORT="nfft_scaled"/>
        <CONNECTION INSTANCE="tlast_gen_0" PORT="nfft_scaled"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="symbols_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_symbols_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="playback_ctrl_0" PORT="symbols"/>
        <CONNECTION INSTANCE="tlast_gen_0" PORT="symbols"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXIS_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_1_s_axis_tkeep">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_1" PORT="s_axis_tkeep"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="real_time_sampler_0_m_axis" NAME="M_AXIS" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_tdata"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="M_AXIS_tlast"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXIS" NAME="S_AXIS" TYPE="SLAVE">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_tdata"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="S_AXIS_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="S_AXIS_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_tvalid"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="S_AXIS_tkeep"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_BRAM_AXI" DATAWIDTH="32" NAME="S_BRAM_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="14"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_BRAM_AXI_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="S_BRAM_AXI_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S_BRAM_AXI_arcache"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="S_BRAM_AXI_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S_BRAM_AXI_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_BRAM_AXI_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_BRAM_AXI_arready"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S_BRAM_AXI_arsize"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_BRAM_AXI_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_BRAM_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="S_BRAM_AXI_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S_BRAM_AXI_awcache"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="S_BRAM_AXI_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S_BRAM_AXI_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_BRAM_AXI_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_BRAM_AXI_awready"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S_BRAM_AXI_awsize"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_BRAM_AXI_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_BRAM_AXI_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_BRAM_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_BRAM_AXI_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_BRAM_AXI_rdata"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="S_BRAM_AXI_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_BRAM_AXI_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_BRAM_AXI_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_BRAM_AXI_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_BRAM_AXI_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="S_BRAM_AXI_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_BRAM_AXI_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_BRAM_AXI_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_BRAM_AXI_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x00003FFF" INSTANCE="axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_BRAM_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="6" FULLNAME="/axi_bram_ctrl_0" HWVERSION="4.1" INSTANCE="axi_bram_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_1;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="4096"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Transmit_Chain_inst_0_axi_bram_ctrl_0_0"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="4096"/>
        <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x00003FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_BRAM_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="rst"/>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="clk" SIGNAME="axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="playback_mem" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="playback_mem" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="playback_mem" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="playback_mem" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="playback_mem" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="playback_mem" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_BRAM_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="14"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="16384"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="bram_addr_a"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="bram_clk_a"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="bram_wrdata_a"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="bram_rddata_a"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="bram_en_a"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="bram_rst_a"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/axis_data_fifo_0" HWVERSION="2.0" INSTANCE="axis_data_fifo_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000010011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="16384"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825241648"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="16384"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="Component_Name" VALUE="Transmit_Chain_inst_0_axis_data_fifo_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="axis_data_fifo_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conj_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="axis_data_fifo_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conj_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conj_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="axis_data_fifo_0_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conj_0" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="axis_data_fifo_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="real_time_sampler_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="axis_data_fifo_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="real_time_sampler_0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="real_time_sampler_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="axis_data_fifo_0_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="real_time_sampler_0" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="conj_0_m_axis" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_data_fifo_0_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/axis_data_fifo_1" HWVERSION="2.0" INSTANCE="axis_data_fifo_1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000011011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825241648"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="Component_Name" VALUE="Transmit_Chain_inst_0_axis_data_fifo_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="axis_data_fifo_1_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_AXIS_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="axis_data_fifo_1_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_AXIS_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_1_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_AXIS_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_1_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_AXIS_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="axis_data_fifo_1_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="S_AXIS_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="axis_data_fifo_1_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tlast_gen_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="axis_data_fifo_1_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tlast_gen_0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_1_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tlast_gen_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="axis_data_fifo_1_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tlast_gen_0" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXIS" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_data_fifo_1_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/conj_0" HWVERSION="1.0" INSTANCE="conj_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="conj" VLNV="xilinx.com:module_ref:conj:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Transmit_Chain_inst_0_conj_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="axis_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="conj_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ifft" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="conj_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ifft" PORT="m_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="conj_0_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ifft" PORT="m_axis_data_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="conj_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ifft" PORT="m_axis_data_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="axis_data_fifo_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="axis_data_fifo_0_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_0" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="axis_data_fifo_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_negative_freq" SIGIS="undef" SIGNAME="External_Ports_i_negative_freq_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_negative_freq_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="conj_0_m_axis" NAME="m_axis" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ifft_M_AXIS_DATA" NAME="s_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/fft_config_0" HWVERSION="1.0" INSTANCE="fft_config_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fft_config" VLNV="xilinx.com:module_ref:fft_config:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Transmit_Chain_inst_0_fft_config_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="axis_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="config_start" SIGIS="undef" SIGNAME="External_Ports_config_start_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="config_start_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="nfft" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_nfft_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="nfft_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="cp_len" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_cp_len_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cp_len_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inv" SIGIS="undef" SIGNAME="External_Ports_inv_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="inv_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="fft_config_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ifft" PORT="s_axis_config_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="fft_config_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ifft" PORT="s_axis_config_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="fft_config_0_m_axis" NAME="m_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/ifft" HWVERSION="9.1" INSTANCE="ifft" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xfft" VLNV="xilinx.com:ip:xfft:9.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xfft;v=v9_1;d=pg109-xfft.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_PART" VALUE="xc7z020clg400-1"/>
        <PARAMETER NAME="C_S_AXIS_CONFIG_TDATA_WIDTH" VALUE="40"/>
        <PARAMETER NAME="C_S_AXIS_DATA_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_DATA_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_STATUS_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_THROTTLE_SCHEME" VALUE="1"/>
        <PARAMETER NAME="C_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_NFFT_MAX" VALUE="12"/>
        <PARAMETER NAME="C_ARCH" VALUE="3"/>
        <PARAMETER NAME="C_HAS_NFFT" VALUE="1"/>
        <PARAMETER NAME="C_USE_FLT_PT" VALUE="0"/>
        <PARAMETER NAME="C_INPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_TWIDDLE_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_HAS_SCALING" VALUE="1"/>
        <PARAMETER NAME="C_HAS_BFP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ROUNDING" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_OVFLO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_NATURAL_INPUT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_NATURAL_OUTPUT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CYCLIC_PREFIX" VALUE="1"/>
        <PARAMETER NAME="C_HAS_XK_INDEX" VALUE="0"/>
        <PARAMETER NAME="C_DATA_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_TWIDDLE_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_BRAM_STAGES" VALUE="5"/>
        <PARAMETER NAME="C_REORDER_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_USE_HYBRID_RAM" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_CMPY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_BFLY_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Transmit_Chain_inst_0_ifft_0"/>
        <PARAMETER NAME="channels" VALUE="1"/>
        <PARAMETER NAME="transform_length" VALUE="4096"/>
        <PARAMETER NAME="target_clock_frequency" VALUE="100"/>
        <PARAMETER NAME="implementation_options" VALUE="automatically_select"/>
        <PARAMETER NAME="target_data_throughput" VALUE="50"/>
        <PARAMETER NAME="run_time_configurable_transform_length" VALUE="true"/>
        <PARAMETER NAME="data_format" VALUE="fixed_point"/>
        <PARAMETER NAME="input_width" VALUE="16"/>
        <PARAMETER NAME="phase_factor_width" VALUE="16"/>
        <PARAMETER NAME="scaling_options" VALUE="scaled"/>
        <PARAMETER NAME="rounding_modes" VALUE="truncation"/>
        <PARAMETER NAME="aclken" VALUE="false"/>
        <PARAMETER NAME="aresetn" VALUE="true"/>
        <PARAMETER NAME="ovflo" VALUE="false"/>
        <PARAMETER NAME="xk_index" VALUE="false"/>
        <PARAMETER NAME="throttle_scheme" VALUE="nonrealtime"/>
        <PARAMETER NAME="output_ordering" VALUE="natural_order"/>
        <PARAMETER NAME="cyclic_prefix_insertion" VALUE="true"/>
        <PARAMETER NAME="memory_options_data" VALUE="block_ram"/>
        <PARAMETER NAME="memory_options_phase_factors" VALUE="block_ram"/>
        <PARAMETER NAME="memory_options_reorder" VALUE="block_ram"/>
        <PARAMETER NAME="number_of_stages_using_block_ram_for_data_and_phase_factors" VALUE="5"/>
        <PARAMETER NAME="memory_options_hybrid" VALUE="false"/>
        <PARAMETER NAME="complex_mult_type" VALUE="use_mults_resources"/>
        <PARAMETER NAME="butterfly_type" VALUE="use_luts"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="s_axis_config_tdata" RIGHT="0" SIGIS="undef" SIGNAME="fft_config_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fft_config_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_config_tvalid" SIGIS="undef" SIGNAME="fft_config_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fft_config_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_config_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ifft_s_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tvalid" SIGIS="undef" SIGNAME="ifft_s_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_data_tready" SIGIS="undef" SIGNAME="ifft_s_axis_data_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tlast" SIGIS="undef" SIGNAME="ifft_s_axis_data_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="conj_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conj_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef" SIGNAME="conj_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conj_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_data_tready" SIGIS="undef" SIGNAME="conj_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conj_0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tlast" SIGIS="undef" SIGNAME="conj_0_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conj_0" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_frame_started" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="event_tlast_unexpected" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="event_tlast_missing" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="event_status_channel_halt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="event_data_in_channel_halt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="event_data_out_channel_halt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mux_0_m_axis" NAME="S_AXIS_DATA" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_data_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_data_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ifft_M_AXIS_DATA" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value -1} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value -1} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_data_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_data_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="fft_config_0_m_axis" NAME="S_AXIS_CONFIG" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_config_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_config_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_config_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_0" HWVERSION="1.0" INSTANCE="mux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="g_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="Transmit_Chain_inst_0_mux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="axis_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="mux_0_s_axis0_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tlast_gen_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis0_tvalid" SIGIS="undef" SIGNAME="mux_0_s_axis0_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tlast_gen_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis0_tlast" SIGIS="undef" SIGNAME="mux_0_s_axis0_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tlast_gen_0" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis0_tready" SIGIS="undef" SIGNAME="mux_0_s_axis0_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tlast_gen_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis1_tdata" RIGHT="0" SIGIS="undef" SIGNAME="mux_0_s_axis1_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="playback_ctrl_0" PORT="M_AXIS_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis1_tvalid" SIGIS="undef" SIGNAME="mux_0_s_axis1_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="playback_ctrl_0" PORT="M_AXIS_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis1_tlast" SIGIS="undef" SIGNAME="mux_0_s_axis1_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="playback_ctrl_0" PORT="M_AXIS_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis1_tready" SIGIS="undef" SIGNAME="mux_0_s_axis1_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="playback_ctrl_0" PORT="M_AXIS_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ifft_s_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ifft" PORT="s_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="ifft_s_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ifft" PORT="s_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="ifft_s_axis_data_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ifft" PORT="s_axis_data_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="ifft_s_axis_data_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ifft" PORT="s_axis_data_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_select" SIGIS="undef" SIGNAME="External_Ports_playback_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="playback_en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mux_0_m_axis" NAME="m_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="tlast_gen_0_m_axis" NAME="s_axis0" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis0_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis0_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="playback_ctrl_0_M_AXIS" NAME="s_axis1" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis1_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis1_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis1_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis1_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/playback_ctrl_0" HWVERSION="1.0" INSTANCE="playback_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="playback_ctrl" VLNV="xilinx.com:module_ref:playback_ctrl:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="g_CLOCK_CYCLES" VALUE="4"/>
        <PARAMETER NAME="g_SYMBOL_LENGTH" VALUE="1280"/>
        <PARAMETER NAME="g_NUM_SYMBOLS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="Transmit_Chain_inst_0_playback_ctrl_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="axis_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="playback_en" SIGIS="undef" SIGNAME="External_Ports_playback_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="playback_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="26" NAME="fs_cycles" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_fs_cycles_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fs_cycles_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="symbols" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_symbols_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="symbols_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="nfft_scaled" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_nfft_scaled_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="nfft_scaled_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="continuous" SIGIS="undef" SIGNAME="External_Ports_continuous_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="continuous_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BRAM_PORT_addr" RIGHT="0" SIGIS="undef" SIGNAME="playback_ctrl_0_BRAM_PORT_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="playback_mem" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_PORT_clk" SIGIS="clk" SIGNAME="playback_ctrl_0_BRAM_PORT_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="playback_mem" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BRAM_PORT_din" RIGHT="0" SIGIS="undef" SIGNAME="playback_ctrl_0_BRAM_PORT_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="playback_mem" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BRAM_PORT_dout" RIGHT="0" SIGIS="undef" SIGNAME="playback_ctrl_0_BRAM_PORT_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="playback_mem" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_PORT_en" SIGIS="undef" SIGNAME="playback_ctrl_0_BRAM_PORT_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="playback_mem" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_PORT_rst" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="BRAM_PORT_we" RIGHT="0" SIGIS="undef" SIGNAME="playback_ctrl_0_BRAM_PORT_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="playback_mem" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXIS_tdata" RIGHT="0" SIGIS="undef" SIGNAME="mux_0_s_axis1_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="s_axis1_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXIS_tvalid" SIGIS="undef" SIGNAME="mux_0_s_axis1_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="s_axis1_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXIS_tlast" SIGIS="undef" SIGNAME="mux_0_s_axis1_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="s_axis1_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXIS_tready" SIGIS="undef" SIGNAME="mux_0_s_axis1_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="s_axis1_tready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="playback_ctrl_0_BRAM_PORT" NAME="BRAM_PORT" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_PORT_en"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_PORT_dout"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_PORT_din"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_PORT_we"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_PORT_addr"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_PORT_clk"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_PORT_rst"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="playback_ctrl_0_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="M_AXIS_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="M_AXIS_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/playback_mem" HWVERSION="8.4" INSTANCE="playback_mem" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="Transmit_Chain_inst_0_playback_mem_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="4096"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="4096"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="4096"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="4096"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="4"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     20.285598 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="Transmit_Chain_inst_0_playback_mem_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="4096"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../../../../../../../modules/sim/coe_samples.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="true"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="playback_ctrl_0_BRAM_PORT_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="playback_ctrl_0" PORT="BRAM_PORT_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="playback_ctrl_0_BRAM_PORT_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="playback_ctrl_0" PORT="BRAM_PORT_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="playback_ctrl_0_BRAM_PORT_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="playback_ctrl_0" PORT="BRAM_PORT_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="playback_ctrl_0_BRAM_PORT_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="playback_ctrl_0" PORT="BRAM_PORT_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="playback_ctrl_0_BRAM_PORT_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="playback_ctrl_0" PORT="BRAM_PORT_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="playback_ctrl_0_BRAM_PORT_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="playback_ctrl_0" PORT="BRAM_PORT_dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="16384"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="playback_ctrl_0_BRAM_PORT" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="enb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/real_time_sampler_0" HWVERSION="1.0" INSTANCE="real_time_sampler_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="real_time_sampler" VLNV="xilinx.com:module_ref:real_time_sampler:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Transmit_Chain_inst_0_real_time_sampler_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="axis_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="axis_data_fifo_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="axis_data_fifo_0_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_0" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="axis_data_fifo_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="real_time_sampler_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="M_AXIS_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="real_time_sampler_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="M_AXIS_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="real_time_sampler_0_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Transmit_Chain_inst_0_imp" PORT="M_AXIS_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl_en" SIGIS="undef" SIGNAME="External_Ports_dl_en_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dl_en_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="26" NAME="fs_cycles" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_fs_cycles_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fs_cycles_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="real_time_sampler_0_m_axis" NAME="m_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_data_fifo_0_M_AXIS" NAME="s_axis" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tlast_gen_0" HWVERSION="1.0" INSTANCE="tlast_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="tlast_gen" VLNV="xilinx.com:module_ref:tlast_gen:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Transmit_Chain_inst_0_tlast_gen_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="axis_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_start" SIGIS="undef" SIGNAME="External_Ports_dl_en_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dl_en_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="nfft_scaled" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_nfft_scaled_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="nfft_scaled_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="symbols" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_symbols_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="symbols_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl_en" SIGIS="undef" SIGNAME="External_Ports_dl_en_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dl_en_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_1_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_1" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="axis_data_fifo_1_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_1" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="axis_data_fifo_1_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_1" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="axis_data_fifo_1_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_1" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="mux_0_s_axis0_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="s_axis0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="mux_0_s_axis0_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="s_axis0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="mux_0_s_axis0_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="s_axis0_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="mux_0_s_axis0_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="s_axis0_tready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="tlast_gen_0_m_axis" NAME="m_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_data_fifo_1_M_AXIS" NAME="s_axis" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
