<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="239" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/University Program/Clock,Project,Library/University Program,Library" />
 <window width="1616" height="877" x="-8" y="-8" />
 <hdlexample language="VERILOG" />
 <generation
   greybox="0"
   simulation="NONE"
   mixed_lang_simulation="1"
   synthesis="VERILOG" />
</preferences>
