<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_PC_0_0_synth_1" LaunchDir="C:/.Xilinx/CPU/CPU.runs/design_1_PC_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_InsMemory_0_0_synth_1" LaunchDir="C:/.Xilinx/CPU/CPU.runs/design_1_InsMemory_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ControlUnit_0_0_synth_1" LaunchDir="C:/.Xilinx/CPU/CPU.runs/design_1_ControlUnit_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RegisterFile_0_1_synth_1" LaunchDir="C:/.Xilinx/CPU/CPU.runs/design_1_RegisterFile_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_DataMem_0_0_synth_1" LaunchDir="C:/.Xilinx/CPU/CPU.runs/design_1_DataMem_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ALU_0_0_synth_1" LaunchDir="C:/.Xilinx/CPU/CPU.runs/design_1_ALU_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_SignZeroExtend_0_0_synth_1" LaunchDir="C:/.Xilinx/CPU/CPU.runs/design_1_SignZeroExtend_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_MuxForReadData1_0_0_synth_1" LaunchDir="C:/.Xilinx/CPU/CPU.runs/design_1_MuxForReadData1_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_MuxForReadData2_0_0_synth_1" LaunchDir="C:/.Xilinx/CPU/CPU.runs/design_1_MuxForReadData2_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_MuxForWriteData_0_0_synth_1" LaunchDir="C:/.Xilinx/CPU/CPU.runs/design_1_MuxForWriteData_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_MuxForWriteReg_0_1_synth_1" LaunchDir="C:/.Xilinx/CPU/CPU.runs/design_1_MuxForWriteReg_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>

