

================================================================
== Vitis HLS Report for 'v_csc_core_Pipeline_VITIS_LOOP_136_2'
================================================================
* Date:           Mon May  6 14:33:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.74 ns|  4.300 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     4101|  13.474 ns|  27.628 us|    2|  4101|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_136_2  |        0|     4099|         6|          1|          1|  0 ~ 4095|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     3|       -|       -|    -|
|Expression       |        -|     -|       0|    1077|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     6|       0|      36|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     479|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     9|     479|    1199|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_12ns_16s_28_1_1_U93  |mul_12ns_16s_28_1_1  |        0|   1|  0|   6|    0|
    |mul_12ns_16s_28_1_1_U95  |mul_12ns_16s_28_1_1  |        0|   1|  0|   6|    0|
    |mul_12ns_16s_28_1_1_U97  |mul_12ns_16s_28_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_12ns_28_1_1_U92  |mul_16s_12ns_28_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_12ns_28_1_1_U94  |mul_16s_12ns_28_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_12ns_28_1_1_U96  |mul_16s_12ns_28_1_1  |        0|   1|  0|   6|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   6|  0|  36|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_12ns_16s_26s_29_4_1_U98   |mac_muladd_12ns_16s_26s_29_4_1  |  i0 * i1 + i2|
    |mac_muladd_12ns_16s_26s_29_4_1_U99   |mac_muladd_12ns_16s_26s_29_4_1  |  i0 * i1 + i2|
    |mac_muladd_12ns_16s_26s_29_4_1_U100  |mac_muladd_12ns_16s_26s_29_4_1  |  i0 * i1 + i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln192_2_fu_714_p2      |         +|   0|  0|  37|          30|          30|
    |add_ln192_3_fu_858_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln192_4_fu_690_p2      |         +|   0|  0|  35|          28|          28|
    |add_ln192_fu_694_p2        |         +|   0|  0|  36|          29|          29|
    |add_ln194_2_fu_760_p2      |         +|   0|  0|  37|          30|          30|
    |add_ln194_3_fu_862_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln194_4_fu_736_p2      |         +|   0|  0|  35|          28|          28|
    |add_ln194_fu_740_p2        |         +|   0|  0|  36|          29|          29|
    |add_ln196_2_fu_806_p2      |         +|   0|  0|  37|          30|          30|
    |add_ln196_3_fu_866_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln196_4_fu_782_p2      |         +|   0|  0|  35|          28|          28|
    |add_ln196_fu_786_p2        |         +|   0|  0|  36|          29|          29|
    |x_3_fu_435_p2              |         +|   0|  0|  20|          13|           1|
    |and_ln149_fu_399_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln150_fu_417_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln136_fu_359_p2       |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln148_1_fu_375_p2     |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln148_fu_369_p2       |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln149_1_fu_393_p2     |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln149_fu_387_p2       |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln198_1_fu_828_p2     |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln198_fu_822_p2       |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln199_1_fu_840_p2     |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln199_fu_834_p2       |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln200_1_fu_852_p2     |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln200_fu_846_p2       |      icmp|   0|  0|  25|          18|          18|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |or_ln148_fu_381_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln150_1_fu_423_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln150_2_fu_429_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln150_fu_405_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln192_fu_600_p2         |        or|   0|  0|  26|          26|          12|
    |or_ln194_fu_622_p2         |        or|   0|  0|  26|          26|          12|
    |or_ln196_fu_644_p2         |        or|   0|  0|  26|          26|          12|
    |coef11_fu_501_p3           |    select|   0|  0|  16|           1|          16|
    |coef12_fu_506_p3           |    select|   0|  0|  16|           1|          16|
    |coef13_fu_460_p3           |    select|   0|  0|  16|           1|          16|
    |coef21_fu_511_p3           |    select|   0|  0|  16|           1|          16|
    |coef22_fu_516_p3           |    select|   0|  0|  16|           1|          16|
    |coef23_fu_465_p3           |    select|   0|  0|  16|           1|          16|
    |coef31_fu_521_p3           |    select|   0|  0|  16|           1|          16|
    |coef32_fu_526_p3           |    select|   0|  0|  16|           1|          16|
    |coef33_fu_470_p3           |    select|   0|  0|  16|           1|          16|
    |max_val_fu_666_p3          |    select|   0|  0|  12|           1|          12|
    |min_val_fu_671_p3          |    select|   0|  0|  12|           1|          12|
    |select_ln150_11_fu_531_p3  |    select|   0|  0|  14|           1|          14|
    |select_ln150_12_fu_544_p3  |    select|   0|  0|  14|           1|          14|
    |select_ln150_13_fu_557_p3  |    select|   0|  0|  14|           1|          14|
    |select_ln198_1_fu_886_p3   |    select|   0|  0|  12|           1|          12|
    |select_ln198_fu_880_p3     |    select|   0|  0|  12|           1|          12|
    |select_ln199_1_fu_930_p3   |    select|   0|  0|  12|           1|          12|
    |select_ln199_fu_924_p3     |    select|   0|  0|  12|           1|          12|
    |select_ln200_1_fu_918_p3   |    select|   0|  0|  12|           1|          12|
    |select_ln200_fu_912_p3     |    select|   0|  0|  12|           1|          12|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln150_fu_411_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1077|         638|         848|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_x_2     |   9|          2|   13|         26|
    |stream_csc_blk_n         |   9|          2|    1|          2|
    |stream_in_blk_n          |   9|          2|    1|          2|
    |x_fu_136                 |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   30|         60|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |Gpix_reg_1151                     |  12|   0|   12|          0|
    |Gpix_reg_1151_pp0_iter2_reg       |  12|   0|   12|          0|
    |Rpix_reg_1146                     |  12|   0|   12|          0|
    |Rpix_reg_1146_pp0_iter2_reg       |  12|   0|   12|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |icmp_ln198_1_reg_1278             |   1|   0|    1|          0|
    |icmp_ln198_reg_1273               |   1|   0|    1|          0|
    |icmp_ln199_1_reg_1288             |   1|   0|    1|          0|
    |icmp_ln199_reg_1283               |   1|   0|    1|          0|
    |icmp_ln200_1_reg_1298             |   1|   0|    1|          0|
    |icmp_ln200_reg_1293               |   1|   0|    1|          0|
    |max_val_reg_1229                  |  12|   0|   12|          0|
    |min_val_reg_1236                  |  12|   0|   12|          0|
    |mul_ln192_1_reg_1189              |  28|   0|   28|          0|
    |mul_ln192_reg_1183                |  28|   0|   28|          0|
    |mul_ln194_1_reg_1206              |  28|   0|   28|          0|
    |mul_ln194_reg_1200                |  28|   0|   28|          0|
    |mul_ln196_1_reg_1223              |  28|   0|   28|          0|
    |mul_ln196_reg_1217                |  28|   0|   28|          0|
    |or_ln150_2_reg_1128               |   1|   0|    1|          0|
    |trunc_ln192_1_reg_1248            |  24|   0|   24|          0|
    |trunc_ln192_reg_1243              |  24|   0|   24|          0|
    |trunc_ln194_1_reg_1258            |  24|   0|   24|          0|
    |trunc_ln194_reg_1253              |  24|   0|   24|          0|
    |trunc_ln196_1_reg_1268            |  24|   0|   24|          0|
    |trunc_ln196_reg_1263              |  24|   0|   24|          0|
    |x_fu_136                          |  13|   0|   13|          0|
    |or_ln150_2_reg_1128               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 479|  32|  416|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  v_csc_core_Pipeline_VITIS_LOOP_136_2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  v_csc_core_Pipeline_VITIS_LOOP_136_2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  v_csc_core_Pipeline_VITIS_LOOP_136_2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  v_csc_core_Pipeline_VITIS_LOOP_136_2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  v_csc_core_Pipeline_VITIS_LOOP_136_2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  v_csc_core_Pipeline_VITIS_LOOP_136_2|  return value|
|stream_in_dout             |   in|   36|     ap_fifo|                             stream_in|       pointer|
|stream_in_num_data_valid   |   in|    5|     ap_fifo|                             stream_in|       pointer|
|stream_in_fifo_cap         |   in|    5|     ap_fifo|                             stream_in|       pointer|
|stream_in_empty_n          |   in|    1|     ap_fifo|                             stream_in|       pointer|
|stream_in_read             |  out|    1|     ap_fifo|                             stream_in|       pointer|
|stream_csc_din             |  out|   36|     ap_fifo|                            stream_csc|       pointer|
|stream_csc_num_data_valid  |   in|    5|     ap_fifo|                            stream_csc|       pointer|
|stream_csc_fifo_cap        |   in|    5|     ap_fifo|                            stream_csc|       pointer|
|stream_csc_full_n          |   in|    1|     ap_fifo|                            stream_csc|       pointer|
|stream_csc_write           |  out|    1|     ap_fifo|                            stream_csc|       pointer|
|add_ln134                  |   in|   13|     ap_none|                             add_ln134|        scalar|
|ColStart_read              |   in|   16|     ap_none|                         ColStart_read|        scalar|
|ColEnd_read                |   in|   16|     ap_none|                           ColEnd_read|        scalar|
|cmp20_not                  |   in|    1|     ap_none|                             cmp20_not|        scalar|
|cmp17_not                  |   in|    1|     ap_none|                             cmp17_not|        scalar|
|K11_read                   |   in|   16|     ap_none|                              K11_read|        scalar|
|K11_2_read                 |   in|   16|     ap_none|                            K11_2_read|        scalar|
|K12_read                   |   in|   16|     ap_none|                              K12_read|        scalar|
|K12_2_read                 |   in|   16|     ap_none|                            K12_2_read|        scalar|
|K13_read                   |   in|   16|     ap_none|                              K13_read|        scalar|
|K13_2_read                 |   in|   16|     ap_none|                            K13_2_read|        scalar|
|K21_read                   |   in|   16|     ap_none|                              K21_read|        scalar|
|K21_2_read                 |   in|   16|     ap_none|                            K21_2_read|        scalar|
|K22_read                   |   in|   16|     ap_none|                              K22_read|        scalar|
|K22_2_read                 |   in|   16|     ap_none|                            K22_2_read|        scalar|
|K23_read                   |   in|   16|     ap_none|                              K23_read|        scalar|
|K23_2_read                 |   in|   16|     ap_none|                            K23_2_read|        scalar|
|K31_read                   |   in|   16|     ap_none|                              K31_read|        scalar|
|K31_2_read                 |   in|   16|     ap_none|                            K31_2_read|        scalar|
|K32_read                   |   in|   16|     ap_none|                              K32_read|        scalar|
|K32_2_read                 |   in|   16|     ap_none|                            K32_2_read|        scalar|
|K33_read                   |   in|   16|     ap_none|                              K33_read|        scalar|
|K33_2_read                 |   in|   16|     ap_none|                            K33_2_read|        scalar|
|ClipMax_read               |   in|   12|     ap_none|                          ClipMax_read|        scalar|
|ClipMax_2_read             |   in|   12|     ap_none|                        ClipMax_2_read|        scalar|
|ClampMin_read              |   in|   12|     ap_none|                         ClampMin_read|        scalar|
|ClampMin_2_read            |   in|   12|     ap_none|                       ClampMin_2_read|        scalar|
|BOffset_read               |   in|   14|     ap_none|                          BOffset_read|        scalar|
|BOffset_2_read             |   in|   14|     ap_none|                        BOffset_2_read|        scalar|
|GOffset_read               |   in|   14|     ap_none|                          GOffset_read|        scalar|
|GOffset_2_read             |   in|   14|     ap_none|                        GOffset_2_read|        scalar|
|ROffset_read               |   in|   14|     ap_none|                          ROffset_read|        scalar|
|ROffset_2_read             |   in|   14|     ap_none|                        ROffset_2_read|        scalar|
+---------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.12>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 9 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i36 %stream_in, void @empty_30, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i36 %stream_csc, void @empty_30, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ROffset_2_read_1 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %ROffset_2_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 12 'read' 'ROffset_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ROffset_read_1 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %ROffset_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 13 'read' 'ROffset_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%GOffset_2_read_1 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %GOffset_2_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 14 'read' 'GOffset_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%GOffset_read_1 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %GOffset_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 15 'read' 'GOffset_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%BOffset_2_read_1 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %BOffset_2_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 16 'read' 'BOffset_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%BOffset_read_1 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %BOffset_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 17 'read' 'BOffset_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ClampMin_2_read_1 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %ClampMin_2_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 18 'read' 'ClampMin_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ClampMin_read_1 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %ClampMin_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 19 'read' 'ClampMin_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ClipMax_2_read_1 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %ClipMax_2_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 20 'read' 'ClipMax_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ClipMax_read_1 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %ClipMax_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 21 'read' 'ClipMax_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%K33_2_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K33_2_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 22 'read' 'K33_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%K33_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K33_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 23 'read' 'K33_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%K32_2_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K32_2_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 24 'read' 'K32_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%K32_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K32_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 25 'read' 'K32_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%K31_2_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K31_2_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 26 'read' 'K31_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%K31_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K31_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 27 'read' 'K31_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%K23_2_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K23_2_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 28 'read' 'K23_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%K23_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K23_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 29 'read' 'K23_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%K22_2_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K22_2_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 30 'read' 'K22_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%K22_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K22_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 31 'read' 'K22_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%K21_2_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K21_2_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 32 'read' 'K21_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%K21_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K21_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 33 'read' 'K21_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%K13_2_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K13_2_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 34 'read' 'K13_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%K13_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K13_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 35 'read' 'K13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%K12_2_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K12_2_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 36 'read' 'K12_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%K12_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K12_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 37 'read' 'K12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%K11_2_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K11_2_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 38 'read' 'K11_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%K11_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K11_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 39 'read' 'K11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%cmp17_not_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_not" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 40 'read' 'cmp17_not_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%cmp20_not_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp20_not" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 41 'read' 'cmp20_not_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ColEnd_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ColEnd_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 42 'read' 'ColEnd_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%ColStart_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ColStart_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 43 'read' 'ColStart_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add_ln134_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %add_ln134" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91]   --->   Operation 44 'read' 'add_ln134_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.84ns)   --->   "%store_ln105 = store i13 1, i13 %x" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 45 'store' 'store_ln105' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_142_3"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%x_2 = load i13 %x" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:136]   --->   Operation 47 'load' 'x_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4095, i64 0"   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.32ns)   --->   "%icmp_ln136 = icmp_eq  i13 %x_2, i13 %add_ln134_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:136]   --->   Operation 49 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.32> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %VITIS_LOOP_142_3.split_ifconv, void %for.inc201.loopexit.exitStub" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:136]   --->   Operation 50 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i13 %x_2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:136]   --->   Operation 51 'zext' 'zext_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.30ns)   --->   "%icmp_ln148 = icmp_ne  i16 %zext_ln136, i16 %ColStart_read_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:148]   --->   Operation 52 'icmp' 'icmp_ln148' <Predicate = (!icmp_ln136)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.30ns)   --->   "%icmp_ln148_1 = icmp_eq  i16 %zext_ln136, i16 %ColEnd_read_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:148]   --->   Operation 53 'icmp' 'icmp_ln148_1' <Predicate = (!icmp_ln136)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln150_1)   --->   "%or_ln148 = or i1 %icmp_ln148, i1 %icmp_ln148_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:148]   --->   Operation 54 'or' 'or_ln148' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.30ns)   --->   "%icmp_ln149 = icmp_sgt  i16 %zext_ln136, i16 %ColStart_read_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 55 'icmp' 'icmp_ln149' <Predicate = (!icmp_ln136)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.30ns)   --->   "%icmp_ln149_1 = icmp_slt  i16 %zext_ln136, i16 %ColEnd_read_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 56 'icmp' 'icmp_ln149_1' <Predicate = (!icmp_ln136)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln150_1)   --->   "%and_ln149 = and i1 %icmp_ln149_1, i1 %icmp_ln149" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149]   --->   Operation 57 'and' 'and_ln149' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln150_1)   --->   "%or_ln150 = or i1 %and_ln149, i1 %icmp_ln148_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150]   --->   Operation 58 'or' 'or_ln150' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln150_1)   --->   "%xor_ln150 = xor i1 %or_ln150, i1 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150]   --->   Operation 59 'xor' 'xor_ln150' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln150_1)   --->   "%and_ln150 = and i1 %or_ln148, i1 %xor_ln150" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150]   --->   Operation 60 'and' 'and_ln150' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln150_1 = or i1 %cmp20_not_read, i1 %and_ln150" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150]   --->   Operation 61 'or' 'or_ln150_1' <Predicate = (!icmp_ln136)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln150_2 = or i1 %or_ln150_1, i1 %cmp17_not_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150]   --->   Operation 62 'or' 'or_ln150_2' <Predicate = (!icmp_ln136)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.32ns)   --->   "%x_3 = add i13 %x_2, i13 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:136]   --->   Operation 63 'add' 'x_3' <Predicate = (!icmp_ln136)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.84ns)   --->   "%store_ln105 = store i13 %x_3, i13 %x" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 64 'store' 'store_ln105' <Predicate = (!icmp_ln136)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 2.87>
ST_2 : Operation 65 [1/1] (1.95ns)   --->   "%stream_in_read = read i36 @_ssdm_op_Read.ap_fifo.volatile.i36P0A, i36 %stream_in" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:140]   --->   Operation 65 'read' 'stream_in_read' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 36> <Depth = 16> <FIFO>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%Rpix = trunc i36 %stream_in_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:140]   --->   Operation 66 'trunc' 'Rpix' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%Gpix = partselect i12 @_ssdm_op_PartSelect.i12.i36.i32.i32, i36 %stream_in_read, i32 12, i32 23" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:140]   --->   Operation 67 'partselect' 'Gpix' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.47ns)   --->   "%coef13 = select i1 %or_ln150_2, i16 %K13_read_1, i16 %K13_2_read_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150]   --->   Operation 68 'select' 'coef13' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.47ns)   --->   "%coef23 = select i1 %or_ln150_2, i16 %K23_read_1, i16 %K23_2_read_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150]   --->   Operation 69 'select' 'coef23' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.47ns)   --->   "%coef33 = select i1 %or_ln150_2, i16 %K33_read_1, i16 %K33_2_read_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150]   --->   Operation 70 'select' 'coef33' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i16 %coef33" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:108]   --->   Operation 71 'sext' 'sext_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln108_3 = sext i16 %coef23" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:108]   --->   Operation 72 'sext' 'sext_ln108_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln108_6 = sext i16 %coef13" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:108]   --->   Operation 73 'sext' 'sext_ln108_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = partselect i12 @_ssdm_op_PartSelect.i12.i36.i32.i32, i36 %stream_in_read, i32 24, i32 35" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:106]   --->   Operation 74 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln106_2 = zext i12 %tmp" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:106]   --->   Operation 75 'zext' 'zext_ln106_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [3/3] (0.92ns) (grouped into DSP with root node add_ln192_1)   --->   "%mul_ln192_2 = mul i28 %zext_ln106_2, i28 %sext_ln108_6" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192]   --->   Operation 76 'mul' 'mul_ln192_2' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [3/3] (0.92ns) (grouped into DSP with root node add_ln194_1)   --->   "%mul_ln194_2 = mul i28 %zext_ln106_2, i28 %sext_ln108_3" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194]   --->   Operation 77 'mul' 'mul_ln194_2' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [3/3] (0.92ns) (grouped into DSP with root node add_ln196_1)   --->   "%mul_ln196_2 = mul i28 %zext_ln106_2, i28 %sext_ln108" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196]   --->   Operation 78 'mul' 'mul_ln196_2' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.92>
ST_3 : Operation 79 [2/3] (0.92ns) (grouped into DSP with root node add_ln192_1)   --->   "%mul_ln192_2 = mul i28 %zext_ln106_2, i28 %sext_ln108_6" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192]   --->   Operation 79 'mul' 'mul_ln192_2' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [2/3] (0.92ns) (grouped into DSP with root node add_ln194_1)   --->   "%mul_ln194_2 = mul i28 %zext_ln106_2, i28 %sext_ln108_3" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194]   --->   Operation 80 'mul' 'mul_ln194_2' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [2/3] (0.92ns) (grouped into DSP with root node add_ln196_1)   --->   "%mul_ln196_2 = mul i28 %zext_ln106_2, i28 %sext_ln108" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196]   --->   Operation 81 'mul' 'mul_ln196_2' <Predicate = true> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.19>
ST_4 : Operation 82 [1/1] (0.47ns)   --->   "%coef11 = select i1 %or_ln150_2, i16 %K11_read_1, i16 %K11_2_read_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150]   --->   Operation 82 'select' 'coef11' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.47ns)   --->   "%coef12 = select i1 %or_ln150_2, i16 %K12_read_1, i16 %K12_2_read_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150]   --->   Operation 83 'select' 'coef12' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.47ns)   --->   "%coef21 = select i1 %or_ln150_2, i16 %K21_read_1, i16 %K21_2_read_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150]   --->   Operation 84 'select' 'coef21' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.47ns)   --->   "%coef22 = select i1 %or_ln150_2, i16 %K22_read_1, i16 %K22_2_read_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150]   --->   Operation 85 'select' 'coef22' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.47ns)   --->   "%coef31 = select i1 %or_ln150_2, i16 %K31_read_1, i16 %K31_2_read_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150]   --->   Operation 86 'select' 'coef31' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.47ns)   --->   "%coef32 = select i1 %or_ln150_2, i16 %K32_read_1, i16 %K32_2_read_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150]   --->   Operation 87 'select' 'coef32' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.65ns)   --->   "%select_ln150_11 = select i1 %or_ln150_2, i14 %BOffset_read_1, i14 %BOffset_2_read_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150]   --->   Operation 88 'select' 'select_ln150_11' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%offsetB = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i14.i12, i14 %select_ln150_11, i12 0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:109]   --->   Operation 89 'bitconcatenate' 'offsetB' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.65ns)   --->   "%select_ln150_12 = select i1 %or_ln150_2, i14 %GOffset_read_1, i14 %GOffset_2_read_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150]   --->   Operation 90 'select' 'select_ln150_12' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%offsetG = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i14.i12, i14 %select_ln150_12, i12 0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:109]   --->   Operation 91 'bitconcatenate' 'offsetG' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.65ns)   --->   "%select_ln150_13 = select i1 %or_ln150_2, i14 %ROffset_read_1, i14 %ROffset_2_read_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150]   --->   Operation 92 'select' 'select_ln150_13' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%offsetR = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i14.i12, i14 %select_ln150_13, i12 0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:109]   --->   Operation 93 'bitconcatenate' 'offsetR' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln108_1 = sext i16 %coef32" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:108]   --->   Operation 94 'sext' 'sext_ln108_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln108_2 = sext i16 %coef31" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:108]   --->   Operation 95 'sext' 'sext_ln108_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln108_4 = sext i16 %coef22" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:108]   --->   Operation 96 'sext' 'sext_ln108_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln108_5 = sext i16 %coef21" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:108]   --->   Operation 97 'sext' 'sext_ln108_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln108_7 = sext i16 %coef12" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:108]   --->   Operation 98 'sext' 'sext_ln108_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln108_8 = sext i16 %coef11" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:108]   --->   Operation 99 'sext' 'sext_ln108_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i12 %Rpix" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:106]   --->   Operation 100 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i12 %Gpix" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:106]   --->   Operation 101 'zext' 'zext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln192 = or i26 %offsetR, i26 2048" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192]   --->   Operation 102 'or' 'or_ln192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln192 = sext i26 %or_ln192" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192]   --->   Operation 103 'sext' 'sext_ln192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (3.72ns)   --->   "%mul_ln192 = mul i28 %sext_ln108_8, i28 %zext_ln106" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192]   --->   Operation 104 'mul' 'mul_ln192' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (3.72ns)   --->   "%mul_ln192_1 = mul i28 %zext_ln106_1, i28 %sext_ln108_7" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192]   --->   Operation 105 'mul' 'mul_ln192_1' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/3] (0.00ns) (grouped into DSP with root node add_ln192_1)   --->   "%mul_ln192_2 = mul i28 %zext_ln106_2, i28 %sext_ln108_6" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192]   --->   Operation 106 'mul' 'mul_ln192_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into DSP with root node add_ln192_1)   --->   "%sext_ln192_3 = sext i28 %mul_ln192_2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192]   --->   Operation 107 'sext' 'sext_ln192_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln192_1 = add i29 %sext_ln192_3, i29 %sext_ln192" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192]   --->   Operation 108 'add' 'add_ln192_1' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%or_ln194 = or i26 %offsetG, i26 2048" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194]   --->   Operation 109 'or' 'or_ln194' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln194 = sext i26 %or_ln194" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194]   --->   Operation 110 'sext' 'sext_ln194' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (3.72ns)   --->   "%mul_ln194 = mul i28 %sext_ln108_5, i28 %zext_ln106" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194]   --->   Operation 111 'mul' 'mul_ln194' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (3.72ns)   --->   "%mul_ln194_1 = mul i28 %zext_ln106_1, i28 %sext_ln108_4" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194]   --->   Operation 112 'mul' 'mul_ln194_1' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/3] (0.00ns) (grouped into DSP with root node add_ln194_1)   --->   "%mul_ln194_2 = mul i28 %zext_ln106_2, i28 %sext_ln108_3" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194]   --->   Operation 113 'mul' 'mul_ln194_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into DSP with root node add_ln194_1)   --->   "%sext_ln194_3 = sext i28 %mul_ln194_2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194]   --->   Operation 114 'sext' 'sext_ln194_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln194_1 = add i29 %sext_ln194_3, i29 %sext_ln194" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194]   --->   Operation 115 'add' 'add_ln194_1' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%or_ln196 = or i26 %offsetB, i26 2048" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196]   --->   Operation 116 'or' 'or_ln196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln196 = sext i26 %or_ln196" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196]   --->   Operation 117 'sext' 'sext_ln196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (3.72ns)   --->   "%mul_ln196 = mul i28 %sext_ln108_2, i28 %zext_ln106" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196]   --->   Operation 118 'mul' 'mul_ln196' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (3.72ns)   --->   "%mul_ln196_1 = mul i28 %zext_ln106_1, i28 %sext_ln108_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196]   --->   Operation 119 'mul' 'mul_ln196_1' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/3] (0.00ns) (grouped into DSP with root node add_ln196_1)   --->   "%mul_ln196_2 = mul i28 %zext_ln106_2, i28 %sext_ln108" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196]   --->   Operation 120 'mul' 'mul_ln196_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into DSP with root node add_ln196_1)   --->   "%sext_ln196_3 = sext i28 %mul_ln196_2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196]   --->   Operation 121 'sext' 'sext_ln196_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln196_1 = add i29 %sext_ln196_3, i29 %sext_ln196" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196]   --->   Operation 122 'add' 'add_ln196_1' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.30>
ST_5 : Operation 123 [1/1] (0.60ns)   --->   "%max_val = select i1 %or_ln150_2, i12 %ClipMax_read_1, i12 %ClipMax_2_read_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150]   --->   Operation 123 'select' 'max_val' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.60ns)   --->   "%min_val = select i1 %or_ln150_2, i12 %ClampMin_read_1, i12 %ClampMin_2_read_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150]   --->   Operation 124 'select' 'min_val' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i12 %min_val" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:110]   --->   Operation 125 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i12 %max_val" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:110]   --->   Operation 126 'zext' 'zext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln192_1 = sext i28 %mul_ln192" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192]   --->   Operation 127 'sext' 'sext_ln192_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln192_2 = sext i28 %mul_ln192_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192]   --->   Operation 128 'sext' 'sext_ln192_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (1.46ns)   --->   "%add_ln192_4 = add i28 %mul_ln192_1, i28 %mul_ln192" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192]   --->   Operation 129 'add' 'add_ln192_4' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.46ns)   --->   "%add_ln192 = add i29 %sext_ln192_2, i29 %sext_ln192_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192]   --->   Operation 130 'add' 'add_ln192' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln192 = trunc i28 %add_ln192_4" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192]   --->   Operation 131 'trunc' 'trunc_ln192' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln192_4 = sext i29 %add_ln192" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192]   --->   Operation 132 'sext' 'sext_ln192_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln192_1 = add i29 %sext_ln192_3, i29 %sext_ln192" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192]   --->   Operation 133 'add' 'add_ln192_1' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln192_1 = trunc i29 %add_ln192_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192]   --->   Operation 134 'trunc' 'trunc_ln192_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln192_5 = sext i29 %add_ln192_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192]   --->   Operation 135 'sext' 'sext_ln192_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (1.47ns)   --->   "%add_ln192_2 = add i30 %sext_ln192_5, i30 %sext_ln192_4" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192]   --->   Operation 136 'add' 'add_ln192_2' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%Rres = partselect i18 @_ssdm_op_PartSelect.i18.i30.i32.i32, i30 %add_ln192_2, i32 12, i32 29" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:193]   --->   Operation 137 'partselect' 'Rres' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln194_1 = sext i28 %mul_ln194" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194]   --->   Operation 138 'sext' 'sext_ln194_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln194_2 = sext i28 %mul_ln194_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194]   --->   Operation 139 'sext' 'sext_ln194_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (1.46ns)   --->   "%add_ln194_4 = add i28 %mul_ln194_1, i28 %mul_ln194" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194]   --->   Operation 140 'add' 'add_ln194_4' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (1.46ns)   --->   "%add_ln194 = add i29 %sext_ln194_2, i29 %sext_ln194_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194]   --->   Operation 141 'add' 'add_ln194' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i28 %add_ln194_4" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194]   --->   Operation 142 'trunc' 'trunc_ln194' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln194_4 = sext i29 %add_ln194" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194]   --->   Operation 143 'sext' 'sext_ln194_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln194_1 = add i29 %sext_ln194_3, i29 %sext_ln194" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194]   --->   Operation 144 'add' 'add_ln194_1' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln194_1 = trunc i29 %add_ln194_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194]   --->   Operation 145 'trunc' 'trunc_ln194_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln194_5 = sext i29 %add_ln194_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194]   --->   Operation 146 'sext' 'sext_ln194_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (1.47ns)   --->   "%add_ln194_2 = add i30 %sext_ln194_5, i30 %sext_ln194_4" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194]   --->   Operation 147 'add' 'add_ln194_2' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%Gres = partselect i18 @_ssdm_op_PartSelect.i18.i30.i32.i32, i30 %add_ln194_2, i32 12, i32 29" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:195]   --->   Operation 148 'partselect' 'Gres' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln196_1 = sext i28 %mul_ln196" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196]   --->   Operation 149 'sext' 'sext_ln196_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln196_2 = sext i28 %mul_ln196_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196]   --->   Operation 150 'sext' 'sext_ln196_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (1.46ns)   --->   "%add_ln196_4 = add i28 %mul_ln196_1, i28 %mul_ln196" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196]   --->   Operation 151 'add' 'add_ln196_4' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (1.46ns)   --->   "%add_ln196 = add i29 %sext_ln196_2, i29 %sext_ln196_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196]   --->   Operation 152 'add' 'add_ln196' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i28 %add_ln196_4" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196]   --->   Operation 153 'trunc' 'trunc_ln196' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln196_4 = sext i29 %add_ln196" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196]   --->   Operation 154 'sext' 'sext_ln196_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln196_1 = add i29 %sext_ln196_3, i29 %sext_ln196" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196]   --->   Operation 155 'add' 'add_ln196_1' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln196_1 = trunc i29 %add_ln196_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196]   --->   Operation 156 'trunc' 'trunc_ln196_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln196_5 = sext i29 %add_ln196_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196]   --->   Operation 157 'sext' 'sext_ln196_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (1.47ns)   --->   "%add_ln196_2 = add i30 %sext_ln196_5, i30 %sext_ln196_4" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196]   --->   Operation 158 'add' 'add_ln196_2' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%Bres = partselect i18 @_ssdm_op_PartSelect.i18.i30.i32.i32, i30 %add_ln196_2, i32 12, i32 29" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:197]   --->   Operation 159 'partselect' 'Bres' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (1.33ns)   --->   "%icmp_ln198 = icmp_slt  i18 %Rres, i18 %zext_ln110" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:198]   --->   Operation 160 'icmp' 'icmp_ln198' <Predicate = true> <Delay = 1.33> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (1.33ns)   --->   "%icmp_ln198_1 = icmp_sgt  i18 %Rres, i18 %zext_ln110_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:198]   --->   Operation 161 'icmp' 'icmp_ln198_1' <Predicate = true> <Delay = 1.33> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (1.33ns)   --->   "%icmp_ln199 = icmp_slt  i18 %Gres, i18 %zext_ln110" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:199]   --->   Operation 162 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 1.33> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (1.33ns)   --->   "%icmp_ln199_1 = icmp_sgt  i18 %Gres, i18 %zext_ln110_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:199]   --->   Operation 163 'icmp' 'icmp_ln199_1' <Predicate = true> <Delay = 1.33> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (1.33ns)   --->   "%icmp_ln200 = icmp_slt  i18 %Bres, i18 %zext_ln110" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:200]   --->   Operation 164 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 1.33> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (1.33ns)   --->   "%icmp_ln200_1 = icmp_sgt  i18 %Bres, i18 %zext_ln110_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:200]   --->   Operation 165 'icmp' 'icmp_ln200_1' <Predicate = true> <Delay = 1.33> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 183 'ret' 'ret_ln0' <Predicate = (icmp_ln136)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.97>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:139]   --->   Operation 166 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:136]   --->   Operation 167 'specloopname' 'specloopname_ln136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (1.41ns)   --->   "%add_ln192_3 = add i24 %trunc_ln192_1, i24 %trunc_ln192" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192]   --->   Operation 168 'add' 'add_ln192_3' <Predicate = (!icmp_ln198_1 & !icmp_ln198)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (1.41ns)   --->   "%add_ln194_3 = add i24 %trunc_ln194_1, i24 %trunc_ln194" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194]   --->   Operation 169 'add' 'add_ln194_3' <Predicate = (!icmp_ln199_1 & !icmp_ln199)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (1.41ns)   --->   "%add_ln196_3 = add i24 %trunc_ln196_1, i24 %trunc_ln196" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196]   --->   Operation 170 'add' 'add_ln196_3' <Predicate = (!icmp_ln200_1 & !icmp_ln200)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln198_1)   --->   "%trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %add_ln192_3, i32 12, i32 23" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:198]   --->   Operation 171 'partselect' 'trunc_ln' <Predicate = (!icmp_ln198_1 & !icmp_ln198)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln198_1)   --->   "%select_ln198 = select i1 %icmp_ln198_1, i12 %max_val, i12 %trunc_ln" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:198]   --->   Operation 172 'select' 'select_ln198' <Predicate = (!icmp_ln198)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.60ns) (out node of the LUT)   --->   "%select_ln198_1 = select i1 %icmp_ln198, i12 %min_val, i12 %select_ln198" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:198]   --->   Operation 173 'select' 'select_ln198_1' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_1)   --->   "%trunc_ln1 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %add_ln194_3, i32 12, i32 23" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:199]   --->   Operation 174 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln199_1 & !icmp_ln199)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln200_1)   --->   "%trunc_ln2 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %add_ln196_3, i32 12, i32 23" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:200]   --->   Operation 175 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln200_1 & !icmp_ln200)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln200_1)   --->   "%select_ln200 = select i1 %icmp_ln200_1, i12 %max_val, i12 %trunc_ln2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:200]   --->   Operation 176 'select' 'select_ln200' <Predicate = (!icmp_ln200)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 177 [1/1] (0.60ns) (out node of the LUT)   --->   "%select_ln200_1 = select i1 %icmp_ln200, i12 %min_val, i12 %select_ln200" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:200]   --->   Operation 177 'select' 'select_ln200_1' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_1)   --->   "%select_ln199 = select i1 %icmp_ln199_1, i12 %max_val, i12 %trunc_ln1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:199]   --->   Operation 178 'select' 'select_ln199' <Predicate = (!icmp_ln199)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.60ns) (out node of the LUT)   --->   "%select_ln199_1 = select i1 %icmp_ln199, i12 %min_val, i12 %select_ln199" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:199]   --->   Operation 179 'select' 'select_ln199_1' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i12.i12.i12, i12 %select_ln200_1, i12 %select_ln199_1, i12 %select_ln198_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:205]   --->   Operation 180 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (1.95ns)   --->   "%write_ln205 = write void @_ssdm_op_Write.ap_fifo.volatile.i36P0A, i36 %stream_csc, i36 %p_0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:205]   --->   Operation 181 'write' 'write_ln205' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 36> <Depth = 16> <FIFO>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln136 = br void %VITIS_LOOP_142_3" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:136]   --->   Operation 182 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln134]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ColStart_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ColEnd_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp20_not]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_not]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K11_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K11_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K12_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K12_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K13_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K13_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K21_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K21_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K22_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K22_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K23_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K23_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K31_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K31_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K32_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K32_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K33_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K33_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClipMax_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClipMax_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClampMin_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClampMin_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ BOffset_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ BOffset_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GOffset_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GOffset_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ROffset_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ROffset_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_csc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                     (alloca           ) [ 0100000]
specinterface_ln0     (specinterface    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
ROffset_2_read_1      (read             ) [ 0111100]
ROffset_read_1        (read             ) [ 0111100]
GOffset_2_read_1      (read             ) [ 0111100]
GOffset_read_1        (read             ) [ 0111100]
BOffset_2_read_1      (read             ) [ 0111100]
BOffset_read_1        (read             ) [ 0111100]
ClampMin_2_read_1     (read             ) [ 0111110]
ClampMin_read_1       (read             ) [ 0111110]
ClipMax_2_read_1      (read             ) [ 0111110]
ClipMax_read_1        (read             ) [ 0111110]
K33_2_read_1          (read             ) [ 0110000]
K33_read_1            (read             ) [ 0110000]
K32_2_read_1          (read             ) [ 0111100]
K32_read_1            (read             ) [ 0111100]
K31_2_read_1          (read             ) [ 0111100]
K31_read_1            (read             ) [ 0111100]
K23_2_read_1          (read             ) [ 0110000]
K23_read_1            (read             ) [ 0110000]
K22_2_read_1          (read             ) [ 0111100]
K22_read_1            (read             ) [ 0111100]
K21_2_read_1          (read             ) [ 0111100]
K21_read_1            (read             ) [ 0111100]
K13_2_read_1          (read             ) [ 0110000]
K13_read_1            (read             ) [ 0110000]
K12_2_read_1          (read             ) [ 0111100]
K12_read_1            (read             ) [ 0111100]
K11_2_read_1          (read             ) [ 0111100]
K11_read_1            (read             ) [ 0111100]
cmp17_not_read        (read             ) [ 0000000]
cmp20_not_read        (read             ) [ 0000000]
ColEnd_read_1         (read             ) [ 0000000]
ColStart_read_1       (read             ) [ 0000000]
add_ln134_read        (read             ) [ 0000000]
store_ln105           (store            ) [ 0000000]
br_ln0                (br               ) [ 0000000]
x_2                   (load             ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
icmp_ln136            (icmp             ) [ 0111110]
br_ln136              (br               ) [ 0000000]
zext_ln136            (zext             ) [ 0000000]
icmp_ln148            (icmp             ) [ 0000000]
icmp_ln148_1          (icmp             ) [ 0000000]
or_ln148              (or               ) [ 0000000]
icmp_ln149            (icmp             ) [ 0000000]
icmp_ln149_1          (icmp             ) [ 0000000]
and_ln149             (and              ) [ 0000000]
or_ln150              (or               ) [ 0000000]
xor_ln150             (xor              ) [ 0000000]
and_ln150             (and              ) [ 0000000]
or_ln150_1            (or               ) [ 0000000]
or_ln150_2            (or               ) [ 0111110]
x_3                   (add              ) [ 0000000]
store_ln105           (store            ) [ 0000000]
stream_in_read        (read             ) [ 0000000]
Rpix                  (trunc            ) [ 0101100]
Gpix                  (partselect       ) [ 0101100]
coef13                (select           ) [ 0000000]
coef23                (select           ) [ 0000000]
coef33                (select           ) [ 0000000]
sext_ln108            (sext             ) [ 0101100]
sext_ln108_3          (sext             ) [ 0101100]
sext_ln108_6          (sext             ) [ 0101100]
tmp                   (partselect       ) [ 0000000]
zext_ln106_2          (zext             ) [ 0101100]
coef11                (select           ) [ 0000000]
coef12                (select           ) [ 0000000]
coef21                (select           ) [ 0000000]
coef22                (select           ) [ 0000000]
coef31                (select           ) [ 0000000]
coef32                (select           ) [ 0000000]
select_ln150_11       (select           ) [ 0000000]
offsetB               (bitconcatenate   ) [ 0000000]
select_ln150_12       (select           ) [ 0000000]
offsetG               (bitconcatenate   ) [ 0000000]
select_ln150_13       (select           ) [ 0000000]
offsetR               (bitconcatenate   ) [ 0000000]
sext_ln108_1          (sext             ) [ 0000000]
sext_ln108_2          (sext             ) [ 0000000]
sext_ln108_4          (sext             ) [ 0000000]
sext_ln108_5          (sext             ) [ 0000000]
sext_ln108_7          (sext             ) [ 0000000]
sext_ln108_8          (sext             ) [ 0000000]
zext_ln106            (zext             ) [ 0000000]
zext_ln106_1          (zext             ) [ 0000000]
or_ln192              (or               ) [ 0000000]
sext_ln192            (sext             ) [ 0100010]
mul_ln192             (mul              ) [ 0100010]
mul_ln192_1           (mul              ) [ 0100010]
mul_ln192_2           (mul              ) [ 0000000]
sext_ln192_3          (sext             ) [ 0100010]
or_ln194              (or               ) [ 0000000]
sext_ln194            (sext             ) [ 0100010]
mul_ln194             (mul              ) [ 0100010]
mul_ln194_1           (mul              ) [ 0100010]
mul_ln194_2           (mul              ) [ 0000000]
sext_ln194_3          (sext             ) [ 0100010]
or_ln196              (or               ) [ 0000000]
sext_ln196            (sext             ) [ 0100010]
mul_ln196             (mul              ) [ 0100010]
mul_ln196_1           (mul              ) [ 0100010]
mul_ln196_2           (mul              ) [ 0000000]
sext_ln196_3          (sext             ) [ 0100010]
max_val               (select           ) [ 0100001]
min_val               (select           ) [ 0100001]
zext_ln110            (zext             ) [ 0000000]
zext_ln110_1          (zext             ) [ 0000000]
sext_ln192_1          (sext             ) [ 0000000]
sext_ln192_2          (sext             ) [ 0000000]
add_ln192_4           (add              ) [ 0000000]
add_ln192             (add              ) [ 0000000]
trunc_ln192           (trunc            ) [ 0100001]
sext_ln192_4          (sext             ) [ 0000000]
add_ln192_1           (add              ) [ 0000000]
trunc_ln192_1         (trunc            ) [ 0100001]
sext_ln192_5          (sext             ) [ 0000000]
add_ln192_2           (add              ) [ 0000000]
Rres                  (partselect       ) [ 0000000]
sext_ln194_1          (sext             ) [ 0000000]
sext_ln194_2          (sext             ) [ 0000000]
add_ln194_4           (add              ) [ 0000000]
add_ln194             (add              ) [ 0000000]
trunc_ln194           (trunc            ) [ 0100001]
sext_ln194_4          (sext             ) [ 0000000]
add_ln194_1           (add              ) [ 0000000]
trunc_ln194_1         (trunc            ) [ 0100001]
sext_ln194_5          (sext             ) [ 0000000]
add_ln194_2           (add              ) [ 0000000]
Gres                  (partselect       ) [ 0000000]
sext_ln196_1          (sext             ) [ 0000000]
sext_ln196_2          (sext             ) [ 0000000]
add_ln196_4           (add              ) [ 0000000]
add_ln196             (add              ) [ 0000000]
trunc_ln196           (trunc            ) [ 0100001]
sext_ln196_4          (sext             ) [ 0000000]
add_ln196_1           (add              ) [ 0000000]
trunc_ln196_1         (trunc            ) [ 0100001]
sext_ln196_5          (sext             ) [ 0000000]
add_ln196_2           (add              ) [ 0000000]
Bres                  (partselect       ) [ 0000000]
icmp_ln198            (icmp             ) [ 0100001]
icmp_ln198_1          (icmp             ) [ 0100001]
icmp_ln199            (icmp             ) [ 0100001]
icmp_ln199_1          (icmp             ) [ 0100001]
icmp_ln200            (icmp             ) [ 0100001]
icmp_ln200_1          (icmp             ) [ 0100001]
specpipeline_ln139    (specpipeline     ) [ 0000000]
specloopname_ln136    (specloopname     ) [ 0000000]
add_ln192_3           (add              ) [ 0000000]
add_ln194_3           (add              ) [ 0000000]
add_ln196_3           (add              ) [ 0000000]
trunc_ln              (partselect       ) [ 0000000]
select_ln198          (select           ) [ 0000000]
select_ln198_1        (select           ) [ 0000000]
trunc_ln1             (partselect       ) [ 0000000]
trunc_ln2             (partselect       ) [ 0000000]
select_ln200          (select           ) [ 0000000]
select_ln200_1        (select           ) [ 0000000]
select_ln199          (select           ) [ 0000000]
select_ln199_1        (select           ) [ 0000000]
p_0                   (bitconcatenate   ) [ 0000000]
write_ln205           (write            ) [ 0000000]
br_ln136              (br               ) [ 0000000]
ret_ln0               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln134">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln134"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ColStart_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ColStart_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ColEnd_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ColEnd_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cmp20_not">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp20_not"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cmp17_not">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_not"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="K11_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K11_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="K11_2_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K11_2_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="K12_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K12_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="K12_2_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K12_2_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="K13_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K13_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="K13_2_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K13_2_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="K21_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K21_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="K21_2_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K21_2_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="K22_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K22_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="K22_2_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K22_2_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="K23_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K23_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="K23_2_read">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K23_2_read"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="K31_read">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K31_read"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="K31_2_read">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K31_2_read"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="K32_read">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K32_read"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="K32_2_read">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K32_2_read"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="K33_read">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K33_read"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="K33_2_read">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K33_2_read"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="ClipMax_read">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClipMax_read"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="ClipMax_2_read">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClipMax_2_read"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="ClampMin_read">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClampMin_read"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="ClampMin_2_read">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClampMin_2_read"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="BOffset_read">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BOffset_read"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="BOffset_2_read">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BOffset_2_read"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="GOffset_read">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GOffset_read"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="GOffset_2_read">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GOffset_2_read"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="ROffset_read">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROffset_read"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="ROffset_2_read">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROffset_2_read"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="stream_csc">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_csc"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i36P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i14.i12"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i12.i12.i12"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i36P0A"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="x_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="ROffset_2_read_1_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="14" slack="0"/>
<pin id="142" dir="0" index="1" bw="14" slack="0"/>
<pin id="143" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ROffset_2_read_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="ROffset_read_1_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="14" slack="0"/>
<pin id="148" dir="0" index="1" bw="14" slack="0"/>
<pin id="149" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ROffset_read_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="GOffset_2_read_1_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="14" slack="0"/>
<pin id="154" dir="0" index="1" bw="14" slack="0"/>
<pin id="155" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="GOffset_2_read_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="GOffset_read_1_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="14" slack="0"/>
<pin id="160" dir="0" index="1" bw="14" slack="0"/>
<pin id="161" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="GOffset_read_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="BOffset_2_read_1_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="14" slack="0"/>
<pin id="166" dir="0" index="1" bw="14" slack="0"/>
<pin id="167" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="BOffset_2_read_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="BOffset_read_1_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="14" slack="0"/>
<pin id="172" dir="0" index="1" bw="14" slack="0"/>
<pin id="173" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="BOffset_read_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="ClampMin_2_read_1_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="0"/>
<pin id="178" dir="0" index="1" bw="12" slack="0"/>
<pin id="179" dir="1" index="2" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ClampMin_2_read_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="ClampMin_read_1_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="12" slack="0"/>
<pin id="184" dir="0" index="1" bw="12" slack="0"/>
<pin id="185" dir="1" index="2" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ClampMin_read_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="ClipMax_2_read_1_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="0" index="1" bw="12" slack="0"/>
<pin id="191" dir="1" index="2" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ClipMax_2_read_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="ClipMax_read_1_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="0" index="1" bw="12" slack="0"/>
<pin id="197" dir="1" index="2" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ClipMax_read_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="K33_2_read_1_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K33_2_read_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="K33_read_1_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K33_read_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="K32_2_read_1_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K32_2_read_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="K32_read_1_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K32_read_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="K31_2_read_1_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K31_2_read_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="K31_read_1_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K31_read_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="K23_2_read_1_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K23_2_read_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="K23_read_1_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K23_read_1/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="K22_2_read_1_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K22_2_read_1/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="K22_read_1_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K22_read_1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="K21_2_read_1_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K21_2_read_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="K21_read_1_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K21_read_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="K13_2_read_1_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K13_2_read_1/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="K13_read_1_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K13_read_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="K12_2_read_1_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K12_2_read_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="K12_read_1_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K12_read_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="K11_2_read_1_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K11_2_read_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="K11_read_1_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K11_read_1/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="cmp17_not_read_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_not_read/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="cmp20_not_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp20_not_read/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="ColEnd_read_1_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ColEnd_read_1/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="ColStart_read_1_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="0"/>
<pin id="329" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ColStart_read_1/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln134_read_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="13" slack="0"/>
<pin id="334" dir="0" index="1" bw="13" slack="0"/>
<pin id="335" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln134_read/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="stream_in_read_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="36" slack="0"/>
<pin id="340" dir="0" index="1" bw="36" slack="0"/>
<pin id="341" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stream_in_read/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="write_ln205_write_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="36" slack="0"/>
<pin id="347" dir="0" index="2" bw="36" slack="0"/>
<pin id="348" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln205/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln105_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="13" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="x_2_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="13" slack="0"/>
<pin id="358" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln136_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="13" slack="0"/>
<pin id="361" dir="0" index="1" bw="13" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln136_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="13" slack="0"/>
<pin id="367" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_ln148_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="0" index="1" bw="16" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln148_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="16" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148_1/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="or_ln148_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln149_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="0" index="1" bw="16" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln149/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln149_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="0" index="1" bw="16" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln149_1/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="and_ln149_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln149/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="or_ln150_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln150/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="xor_ln150_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln150/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="and_ln150_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln150/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="or_ln150_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln150_1/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="or_ln150_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln150_2/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="x_3_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="13" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_3/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln105_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="13" slack="0"/>
<pin id="443" dir="0" index="1" bw="13" slack="0"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="Rpix_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="36" slack="0"/>
<pin id="448" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Rpix/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="Gpix_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="12" slack="0"/>
<pin id="452" dir="0" index="1" bw="36" slack="0"/>
<pin id="453" dir="0" index="2" bw="5" slack="0"/>
<pin id="454" dir="0" index="3" bw="6" slack="0"/>
<pin id="455" dir="1" index="4" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Gpix/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="coef13_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="0" index="1" bw="16" slack="1"/>
<pin id="463" dir="0" index="2" bw="16" slack="1"/>
<pin id="464" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="coef13/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="coef23_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="0" index="1" bw="16" slack="1"/>
<pin id="468" dir="0" index="2" bw="16" slack="1"/>
<pin id="469" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="coef23/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="coef33_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="0" index="1" bw="16" slack="1"/>
<pin id="473" dir="0" index="2" bw="16" slack="1"/>
<pin id="474" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="coef33/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sext_ln108_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="0"/>
<pin id="477" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sext_ln108_3_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="0"/>
<pin id="481" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_3/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_ln108_6_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="0"/>
<pin id="485" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_6/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="12" slack="0"/>
<pin id="489" dir="0" index="1" bw="36" slack="0"/>
<pin id="490" dir="0" index="2" bw="6" slack="0"/>
<pin id="491" dir="0" index="3" bw="7" slack="0"/>
<pin id="492" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln106_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="12" slack="0"/>
<pin id="499" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_2/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="coef11_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="3"/>
<pin id="503" dir="0" index="1" bw="16" slack="3"/>
<pin id="504" dir="0" index="2" bw="16" slack="3"/>
<pin id="505" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="coef11/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="coef12_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="3"/>
<pin id="508" dir="0" index="1" bw="16" slack="3"/>
<pin id="509" dir="0" index="2" bw="16" slack="3"/>
<pin id="510" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="coef12/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="coef21_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="3"/>
<pin id="513" dir="0" index="1" bw="16" slack="3"/>
<pin id="514" dir="0" index="2" bw="16" slack="3"/>
<pin id="515" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="coef21/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="coef22_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="3"/>
<pin id="518" dir="0" index="1" bw="16" slack="3"/>
<pin id="519" dir="0" index="2" bw="16" slack="3"/>
<pin id="520" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="coef22/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="coef31_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="3"/>
<pin id="523" dir="0" index="1" bw="16" slack="3"/>
<pin id="524" dir="0" index="2" bw="16" slack="3"/>
<pin id="525" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="coef31/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="coef32_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="3"/>
<pin id="528" dir="0" index="1" bw="16" slack="3"/>
<pin id="529" dir="0" index="2" bw="16" slack="3"/>
<pin id="530" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="coef32/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="select_ln150_11_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="3"/>
<pin id="533" dir="0" index="1" bw="14" slack="3"/>
<pin id="534" dir="0" index="2" bw="14" slack="3"/>
<pin id="535" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln150_11/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="offsetB_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="26" slack="0"/>
<pin id="538" dir="0" index="1" bw="14" slack="0"/>
<pin id="539" dir="0" index="2" bw="1" slack="0"/>
<pin id="540" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="offsetB/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="select_ln150_12_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="3"/>
<pin id="546" dir="0" index="1" bw="14" slack="3"/>
<pin id="547" dir="0" index="2" bw="14" slack="3"/>
<pin id="548" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln150_12/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="offsetG_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="26" slack="0"/>
<pin id="551" dir="0" index="1" bw="14" slack="0"/>
<pin id="552" dir="0" index="2" bw="1" slack="0"/>
<pin id="553" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="offsetG/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="select_ln150_13_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="3"/>
<pin id="559" dir="0" index="1" bw="14" slack="3"/>
<pin id="560" dir="0" index="2" bw="14" slack="3"/>
<pin id="561" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln150_13/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="offsetR_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="26" slack="0"/>
<pin id="564" dir="0" index="1" bw="14" slack="0"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="offsetR/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="sext_ln108_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="0"/>
<pin id="572" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_1/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sext_ln108_2_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="0"/>
<pin id="576" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_2/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="sext_ln108_4_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="16" slack="0"/>
<pin id="580" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_4/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="sext_ln108_5_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="0"/>
<pin id="584" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_5/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="sext_ln108_7_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="16" slack="0"/>
<pin id="588" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_7/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sext_ln108_8_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="0"/>
<pin id="592" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_8/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln106_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="12" slack="2"/>
<pin id="596" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln106_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="12" slack="2"/>
<pin id="599" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_1/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="or_ln192_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="26" slack="0"/>
<pin id="602" dir="0" index="1" bw="26" slack="0"/>
<pin id="603" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln192/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="sext_ln192_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="26" slack="0"/>
<pin id="608" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln192/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="mul_ln192_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="16" slack="0"/>
<pin id="612" dir="0" index="1" bw="12" slack="0"/>
<pin id="613" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln192/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="mul_ln192_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="12" slack="0"/>
<pin id="618" dir="0" index="1" bw="16" slack="0"/>
<pin id="619" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln192_1/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="or_ln194_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="26" slack="0"/>
<pin id="624" dir="0" index="1" bw="26" slack="0"/>
<pin id="625" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="sext_ln194_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="26" slack="0"/>
<pin id="630" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln194/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="mul_ln194_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="0"/>
<pin id="634" dir="0" index="1" bw="12" slack="0"/>
<pin id="635" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln194/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="mul_ln194_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="12" slack="0"/>
<pin id="640" dir="0" index="1" bw="16" slack="0"/>
<pin id="641" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln194_1/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="or_ln196_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="26" slack="0"/>
<pin id="646" dir="0" index="1" bw="26" slack="0"/>
<pin id="647" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln196/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="sext_ln196_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="26" slack="0"/>
<pin id="652" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln196/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="mul_ln196_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="0"/>
<pin id="656" dir="0" index="1" bw="12" slack="0"/>
<pin id="657" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln196/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="mul_ln196_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="12" slack="0"/>
<pin id="662" dir="0" index="1" bw="16" slack="0"/>
<pin id="663" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln196_1/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="max_val_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="4"/>
<pin id="668" dir="0" index="1" bw="12" slack="4"/>
<pin id="669" dir="0" index="2" bw="12" slack="4"/>
<pin id="670" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val/5 "/>
</bind>
</comp>

<comp id="671" class="1004" name="min_val_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="4"/>
<pin id="673" dir="0" index="1" bw="12" slack="4"/>
<pin id="674" dir="0" index="2" bw="12" slack="4"/>
<pin id="675" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_val/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln110_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="12" slack="0"/>
<pin id="678" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln110_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="12" slack="0"/>
<pin id="682" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_1/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="sext_ln192_1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="28" slack="1"/>
<pin id="686" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln192_1/5 "/>
</bind>
</comp>

<comp id="687" class="1004" name="sext_ln192_2_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="28" slack="1"/>
<pin id="689" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln192_2/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln192_4_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="28" slack="1"/>
<pin id="692" dir="0" index="1" bw="28" slack="1"/>
<pin id="693" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln192_4/5 "/>
</bind>
</comp>

<comp id="694" class="1004" name="add_ln192_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="28" slack="0"/>
<pin id="696" dir="0" index="1" bw="28" slack="0"/>
<pin id="697" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln192/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="trunc_ln192_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="28" slack="0"/>
<pin id="702" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln192/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="sext_ln192_4_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="29" slack="0"/>
<pin id="706" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln192_4/5 "/>
</bind>
</comp>

<comp id="708" class="1004" name="trunc_ln192_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="29" slack="0"/>
<pin id="710" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln192_1/5 "/>
</bind>
</comp>

<comp id="711" class="1004" name="sext_ln192_5_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="29" slack="0"/>
<pin id="713" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln192_5/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="add_ln192_2_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="29" slack="0"/>
<pin id="716" dir="0" index="1" bw="29" slack="0"/>
<pin id="717" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln192_2/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="Rres_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="18" slack="0"/>
<pin id="722" dir="0" index="1" bw="30" slack="0"/>
<pin id="723" dir="0" index="2" bw="5" slack="0"/>
<pin id="724" dir="0" index="3" bw="6" slack="0"/>
<pin id="725" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Rres/5 "/>
</bind>
</comp>

<comp id="730" class="1004" name="sext_ln194_1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="28" slack="1"/>
<pin id="732" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln194_1/5 "/>
</bind>
</comp>

<comp id="733" class="1004" name="sext_ln194_2_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="28" slack="1"/>
<pin id="735" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln194_2/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="add_ln194_4_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="28" slack="1"/>
<pin id="738" dir="0" index="1" bw="28" slack="1"/>
<pin id="739" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_4/5 "/>
</bind>
</comp>

<comp id="740" class="1004" name="add_ln194_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="28" slack="0"/>
<pin id="742" dir="0" index="1" bw="28" slack="0"/>
<pin id="743" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194/5 "/>
</bind>
</comp>

<comp id="746" class="1004" name="trunc_ln194_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="28" slack="0"/>
<pin id="748" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln194/5 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sext_ln194_4_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="29" slack="0"/>
<pin id="752" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln194_4/5 "/>
</bind>
</comp>

<comp id="754" class="1004" name="trunc_ln194_1_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="29" slack="0"/>
<pin id="756" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln194_1/5 "/>
</bind>
</comp>

<comp id="757" class="1004" name="sext_ln194_5_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="29" slack="0"/>
<pin id="759" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln194_5/5 "/>
</bind>
</comp>

<comp id="760" class="1004" name="add_ln194_2_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="29" slack="0"/>
<pin id="762" dir="0" index="1" bw="29" slack="0"/>
<pin id="763" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_2/5 "/>
</bind>
</comp>

<comp id="766" class="1004" name="Gres_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="18" slack="0"/>
<pin id="768" dir="0" index="1" bw="30" slack="0"/>
<pin id="769" dir="0" index="2" bw="5" slack="0"/>
<pin id="770" dir="0" index="3" bw="6" slack="0"/>
<pin id="771" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Gres/5 "/>
</bind>
</comp>

<comp id="776" class="1004" name="sext_ln196_1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="28" slack="1"/>
<pin id="778" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln196_1/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="sext_ln196_2_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="28" slack="1"/>
<pin id="781" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln196_2/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="add_ln196_4_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="28" slack="1"/>
<pin id="784" dir="0" index="1" bw="28" slack="1"/>
<pin id="785" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln196_4/5 "/>
</bind>
</comp>

<comp id="786" class="1004" name="add_ln196_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="28" slack="0"/>
<pin id="788" dir="0" index="1" bw="28" slack="0"/>
<pin id="789" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln196/5 "/>
</bind>
</comp>

<comp id="792" class="1004" name="trunc_ln196_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="28" slack="0"/>
<pin id="794" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln196/5 "/>
</bind>
</comp>

<comp id="796" class="1004" name="sext_ln196_4_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="29" slack="0"/>
<pin id="798" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln196_4/5 "/>
</bind>
</comp>

<comp id="800" class="1004" name="trunc_ln196_1_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="29" slack="0"/>
<pin id="802" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln196_1/5 "/>
</bind>
</comp>

<comp id="803" class="1004" name="sext_ln196_5_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="29" slack="0"/>
<pin id="805" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln196_5/5 "/>
</bind>
</comp>

<comp id="806" class="1004" name="add_ln196_2_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="29" slack="0"/>
<pin id="808" dir="0" index="1" bw="29" slack="0"/>
<pin id="809" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln196_2/5 "/>
</bind>
</comp>

<comp id="812" class="1004" name="Bres_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="18" slack="0"/>
<pin id="814" dir="0" index="1" bw="30" slack="0"/>
<pin id="815" dir="0" index="2" bw="5" slack="0"/>
<pin id="816" dir="0" index="3" bw="6" slack="0"/>
<pin id="817" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Bres/5 "/>
</bind>
</comp>

<comp id="822" class="1004" name="icmp_ln198_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="18" slack="0"/>
<pin id="824" dir="0" index="1" bw="18" slack="0"/>
<pin id="825" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln198/5 "/>
</bind>
</comp>

<comp id="828" class="1004" name="icmp_ln198_1_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="18" slack="0"/>
<pin id="830" dir="0" index="1" bw="18" slack="0"/>
<pin id="831" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln198_1/5 "/>
</bind>
</comp>

<comp id="834" class="1004" name="icmp_ln199_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="18" slack="0"/>
<pin id="836" dir="0" index="1" bw="18" slack="0"/>
<pin id="837" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln199/5 "/>
</bind>
</comp>

<comp id="840" class="1004" name="icmp_ln199_1_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="18" slack="0"/>
<pin id="842" dir="0" index="1" bw="18" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln199_1/5 "/>
</bind>
</comp>

<comp id="846" class="1004" name="icmp_ln200_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="18" slack="0"/>
<pin id="848" dir="0" index="1" bw="18" slack="0"/>
<pin id="849" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln200/5 "/>
</bind>
</comp>

<comp id="852" class="1004" name="icmp_ln200_1_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="18" slack="0"/>
<pin id="854" dir="0" index="1" bw="18" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln200_1/5 "/>
</bind>
</comp>

<comp id="858" class="1004" name="add_ln192_3_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="24" slack="1"/>
<pin id="860" dir="0" index="1" bw="24" slack="1"/>
<pin id="861" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln192_3/6 "/>
</bind>
</comp>

<comp id="862" class="1004" name="add_ln194_3_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="24" slack="1"/>
<pin id="864" dir="0" index="1" bw="24" slack="1"/>
<pin id="865" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_3/6 "/>
</bind>
</comp>

<comp id="866" class="1004" name="add_ln196_3_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="24" slack="1"/>
<pin id="868" dir="0" index="1" bw="24" slack="1"/>
<pin id="869" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln196_3/6 "/>
</bind>
</comp>

<comp id="870" class="1004" name="trunc_ln_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="12" slack="0"/>
<pin id="872" dir="0" index="1" bw="24" slack="0"/>
<pin id="873" dir="0" index="2" bw="5" slack="0"/>
<pin id="874" dir="0" index="3" bw="6" slack="0"/>
<pin id="875" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="880" class="1004" name="select_ln198_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="1"/>
<pin id="882" dir="0" index="1" bw="12" slack="1"/>
<pin id="883" dir="0" index="2" bw="12" slack="0"/>
<pin id="884" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln198/6 "/>
</bind>
</comp>

<comp id="886" class="1004" name="select_ln198_1_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="1"/>
<pin id="888" dir="0" index="1" bw="12" slack="1"/>
<pin id="889" dir="0" index="2" bw="12" slack="0"/>
<pin id="890" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln198_1/6 "/>
</bind>
</comp>

<comp id="892" class="1004" name="trunc_ln1_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="12" slack="0"/>
<pin id="894" dir="0" index="1" bw="24" slack="0"/>
<pin id="895" dir="0" index="2" bw="5" slack="0"/>
<pin id="896" dir="0" index="3" bw="6" slack="0"/>
<pin id="897" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/6 "/>
</bind>
</comp>

<comp id="902" class="1004" name="trunc_ln2_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="12" slack="0"/>
<pin id="904" dir="0" index="1" bw="24" slack="0"/>
<pin id="905" dir="0" index="2" bw="5" slack="0"/>
<pin id="906" dir="0" index="3" bw="6" slack="0"/>
<pin id="907" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/6 "/>
</bind>
</comp>

<comp id="912" class="1004" name="select_ln200_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="1"/>
<pin id="914" dir="0" index="1" bw="12" slack="1"/>
<pin id="915" dir="0" index="2" bw="12" slack="0"/>
<pin id="916" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln200/6 "/>
</bind>
</comp>

<comp id="918" class="1004" name="select_ln200_1_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="1"/>
<pin id="920" dir="0" index="1" bw="12" slack="1"/>
<pin id="921" dir="0" index="2" bw="12" slack="0"/>
<pin id="922" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln200_1/6 "/>
</bind>
</comp>

<comp id="924" class="1004" name="select_ln199_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="1"/>
<pin id="926" dir="0" index="1" bw="12" slack="1"/>
<pin id="927" dir="0" index="2" bw="12" slack="0"/>
<pin id="928" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln199/6 "/>
</bind>
</comp>

<comp id="930" class="1004" name="select_ln199_1_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="1"/>
<pin id="932" dir="0" index="1" bw="12" slack="1"/>
<pin id="933" dir="0" index="2" bw="12" slack="0"/>
<pin id="934" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln199_1/6 "/>
</bind>
</comp>

<comp id="936" class="1004" name="p_0_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="36" slack="0"/>
<pin id="938" dir="0" index="1" bw="12" slack="0"/>
<pin id="939" dir="0" index="2" bw="12" slack="0"/>
<pin id="940" dir="0" index="3" bw="12" slack="0"/>
<pin id="941" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/6 "/>
</bind>
</comp>

<comp id="947" class="1007" name="grp_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="12" slack="0"/>
<pin id="949" dir="0" index="1" bw="16" slack="0"/>
<pin id="950" dir="0" index="2" bw="26" slack="0"/>
<pin id="951" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln192_2/2 sext_ln192_3/4 add_ln192_1/4 "/>
</bind>
</comp>

<comp id="957" class="1007" name="grp_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="12" slack="0"/>
<pin id="959" dir="0" index="1" bw="16" slack="0"/>
<pin id="960" dir="0" index="2" bw="26" slack="0"/>
<pin id="961" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln194_2/2 sext_ln194_3/4 add_ln194_1/4 "/>
</bind>
</comp>

<comp id="967" class="1007" name="grp_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="12" slack="0"/>
<pin id="969" dir="0" index="1" bw="16" slack="0"/>
<pin id="970" dir="0" index="2" bw="26" slack="0"/>
<pin id="971" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln196_2/2 sext_ln196_3/4 add_ln196_1/4 "/>
</bind>
</comp>

<comp id="977" class="1005" name="x_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="13" slack="0"/>
<pin id="979" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="984" class="1005" name="ROffset_2_read_1_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="14" slack="3"/>
<pin id="986" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="ROffset_2_read_1 "/>
</bind>
</comp>

<comp id="989" class="1005" name="ROffset_read_1_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="14" slack="3"/>
<pin id="991" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="ROffset_read_1 "/>
</bind>
</comp>

<comp id="994" class="1005" name="GOffset_2_read_1_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="14" slack="3"/>
<pin id="996" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="GOffset_2_read_1 "/>
</bind>
</comp>

<comp id="999" class="1005" name="GOffset_read_1_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="14" slack="3"/>
<pin id="1001" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="GOffset_read_1 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="BOffset_2_read_1_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="14" slack="3"/>
<pin id="1006" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="BOffset_2_read_1 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="BOffset_read_1_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="14" slack="3"/>
<pin id="1011" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="BOffset_read_1 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="ClampMin_2_read_1_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="12" slack="4"/>
<pin id="1016" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="ClampMin_2_read_1 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="ClampMin_read_1_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="12" slack="4"/>
<pin id="1021" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="ClampMin_read_1 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="ClipMax_2_read_1_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="12" slack="4"/>
<pin id="1026" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="ClipMax_2_read_1 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="ClipMax_read_1_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="12" slack="4"/>
<pin id="1031" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="ClipMax_read_1 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="K33_2_read_1_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="16" slack="1"/>
<pin id="1036" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K33_2_read_1 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="K33_read_1_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="16" slack="1"/>
<pin id="1041" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K33_read_1 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="K32_2_read_1_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="16" slack="3"/>
<pin id="1046" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="K32_2_read_1 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="K32_read_1_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="16" slack="3"/>
<pin id="1051" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="K32_read_1 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="K31_2_read_1_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="16" slack="3"/>
<pin id="1056" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="K31_2_read_1 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="K31_read_1_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="16" slack="3"/>
<pin id="1061" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="K31_read_1 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="K23_2_read_1_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="16" slack="1"/>
<pin id="1066" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K23_2_read_1 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="K23_read_1_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="16" slack="1"/>
<pin id="1071" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K23_read_1 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="K22_2_read_1_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="16" slack="3"/>
<pin id="1076" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="K22_2_read_1 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="K22_read_1_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="16" slack="3"/>
<pin id="1081" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="K22_read_1 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="K21_2_read_1_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="16" slack="3"/>
<pin id="1086" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="K21_2_read_1 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="K21_read_1_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="16" slack="3"/>
<pin id="1091" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="K21_read_1 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="K13_2_read_1_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="16" slack="1"/>
<pin id="1096" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K13_2_read_1 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="K13_read_1_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="16" slack="1"/>
<pin id="1101" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K13_read_1 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="K12_2_read_1_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="16" slack="3"/>
<pin id="1106" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="K12_2_read_1 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="K12_read_1_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="16" slack="3"/>
<pin id="1111" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="K12_read_1 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="K11_2_read_1_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="16" slack="3"/>
<pin id="1116" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="K11_2_read_1 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="K11_read_1_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="16" slack="3"/>
<pin id="1121" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="K11_read_1 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="icmp_ln136_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="4"/>
<pin id="1126" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln136 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="or_ln150_2_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="1"/>
<pin id="1130" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln150_2 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="Rpix_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="12" slack="2"/>
<pin id="1148" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="Rpix "/>
</bind>
</comp>

<comp id="1151" class="1005" name="Gpix_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="12" slack="2"/>
<pin id="1153" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="Gpix "/>
</bind>
</comp>

<comp id="1156" class="1005" name="sext_ln108_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="28" slack="1"/>
<pin id="1158" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln108 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="sext_ln108_3_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="28" slack="1"/>
<pin id="1163" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln108_3 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="sext_ln108_6_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="28" slack="1"/>
<pin id="1168" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln108_6 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="zext_ln106_2_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="28" slack="1"/>
<pin id="1173" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln106_2 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="sext_ln192_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="29" slack="1"/>
<pin id="1180" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln192 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="mul_ln192_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="28" slack="1"/>
<pin id="1185" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln192 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="mul_ln192_1_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="28" slack="1"/>
<pin id="1191" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln192_1 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="sext_ln194_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="29" slack="1"/>
<pin id="1197" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln194 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="mul_ln194_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="28" slack="1"/>
<pin id="1202" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln194 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="mul_ln194_1_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="28" slack="1"/>
<pin id="1208" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln194_1 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="sext_ln196_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="29" slack="1"/>
<pin id="1214" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln196 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="mul_ln196_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="28" slack="1"/>
<pin id="1219" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln196 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="mul_ln196_1_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="28" slack="1"/>
<pin id="1225" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln196_1 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="max_val_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="12" slack="1"/>
<pin id="1231" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="max_val "/>
</bind>
</comp>

<comp id="1236" class="1005" name="min_val_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="12" slack="1"/>
<pin id="1238" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="min_val "/>
</bind>
</comp>

<comp id="1243" class="1005" name="trunc_ln192_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="24" slack="1"/>
<pin id="1245" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln192 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="trunc_ln192_1_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="24" slack="1"/>
<pin id="1250" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln192_1 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="trunc_ln194_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="24" slack="1"/>
<pin id="1255" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln194 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="trunc_ln194_1_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="24" slack="1"/>
<pin id="1260" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln194_1 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="trunc_ln196_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="24" slack="1"/>
<pin id="1265" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln196 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="trunc_ln196_1_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="24" slack="1"/>
<pin id="1270" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln196_1 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="icmp_ln198_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="1" slack="1"/>
<pin id="1275" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln198 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="icmp_ln198_1_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="1"/>
<pin id="1280" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln198_1 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="icmp_ln199_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="1" slack="1"/>
<pin id="1285" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln199 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="icmp_ln199_1_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="1"/>
<pin id="1290" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln199_1 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="icmp_ln200_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="1" slack="1"/>
<pin id="1295" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln200 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="icmp_ln200_1_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="1" slack="1"/>
<pin id="1300" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln200_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="70" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="82" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="66" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="82" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="64" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="82" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="62" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="82" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="60" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="82" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="58" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="82" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="56" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="84" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="54" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="84" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="52" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="84" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="84" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="86" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="46" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="86" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="86" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="86" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="86" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="86" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="86" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="34" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="86" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="32" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="86" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="86" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="86" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="86" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="86" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="22" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="86" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="20" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="86" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="86" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="16" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="86" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="14" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="86" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="12" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="88" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="10" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="88" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="8" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="86" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="6" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="86" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="4" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="90" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="0" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="102" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="2" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="134" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="68" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="92" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="332" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="356" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="326" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="365" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="320" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="369" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="375" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="365" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="326" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="365" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="320" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="387" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="375" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="100" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="381" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="411" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="314" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="417" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="308" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="356" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="92" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="338" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="456"><net_src comp="104" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="338" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="106" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="108" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="478"><net_src comp="470" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="465" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="460" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="493"><net_src comp="104" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="338" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="110" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="496"><net_src comp="112" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="500"><net_src comp="487" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="541"><net_src comp="114" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="531" pin="3"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="116" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="554"><net_src comp="114" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="544" pin="3"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="116" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="567"><net_src comp="114" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="557" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="116" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="573"><net_src comp="526" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="521" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="516" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="511" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="506" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="501" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="604"><net_src comp="562" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="118" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="609"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="590" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="594" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="597" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="586" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="549" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="118" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="582" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="594" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="597" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="578" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="536" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="118" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="574" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="594" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="597" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="570" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="679"><net_src comp="671" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="666" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="698"><net_src comp="687" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="684" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="690" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="694" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="718"><net_src comp="711" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="704" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="726"><net_src comp="120" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="714" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="728"><net_src comp="106" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="729"><net_src comp="122" pin="0"/><net_sink comp="720" pin=3"/></net>

<net id="744"><net_src comp="733" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="730" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="749"><net_src comp="736" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="753"><net_src comp="740" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="764"><net_src comp="757" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="750" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="772"><net_src comp="120" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="760" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="774"><net_src comp="106" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="775"><net_src comp="122" pin="0"/><net_sink comp="766" pin=3"/></net>

<net id="790"><net_src comp="779" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="776" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="795"><net_src comp="782" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="786" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="810"><net_src comp="803" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="796" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="818"><net_src comp="120" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="806" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="820"><net_src comp="106" pin="0"/><net_sink comp="812" pin=2"/></net>

<net id="821"><net_src comp="122" pin="0"/><net_sink comp="812" pin=3"/></net>

<net id="826"><net_src comp="720" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="676" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="832"><net_src comp="720" pin="4"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="680" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="838"><net_src comp="766" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="676" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="844"><net_src comp="766" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="680" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="812" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="676" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="812" pin="4"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="680" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="876"><net_src comp="130" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="858" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="878"><net_src comp="106" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="879"><net_src comp="108" pin="0"/><net_sink comp="870" pin=3"/></net>

<net id="885"><net_src comp="870" pin="4"/><net_sink comp="880" pin=2"/></net>

<net id="891"><net_src comp="880" pin="3"/><net_sink comp="886" pin=2"/></net>

<net id="898"><net_src comp="130" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="862" pin="2"/><net_sink comp="892" pin=1"/></net>

<net id="900"><net_src comp="106" pin="0"/><net_sink comp="892" pin=2"/></net>

<net id="901"><net_src comp="108" pin="0"/><net_sink comp="892" pin=3"/></net>

<net id="908"><net_src comp="130" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="866" pin="2"/><net_sink comp="902" pin=1"/></net>

<net id="910"><net_src comp="106" pin="0"/><net_sink comp="902" pin=2"/></net>

<net id="911"><net_src comp="108" pin="0"/><net_sink comp="902" pin=3"/></net>

<net id="917"><net_src comp="902" pin="4"/><net_sink comp="912" pin=2"/></net>

<net id="923"><net_src comp="912" pin="3"/><net_sink comp="918" pin=2"/></net>

<net id="929"><net_src comp="892" pin="4"/><net_sink comp="924" pin=2"/></net>

<net id="935"><net_src comp="924" pin="3"/><net_sink comp="930" pin=2"/></net>

<net id="942"><net_src comp="132" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="918" pin="3"/><net_sink comp="936" pin=1"/></net>

<net id="944"><net_src comp="930" pin="3"/><net_sink comp="936" pin=2"/></net>

<net id="945"><net_src comp="886" pin="3"/><net_sink comp="936" pin=3"/></net>

<net id="946"><net_src comp="936" pin="4"/><net_sink comp="344" pin=2"/></net>

<net id="952"><net_src comp="497" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="953"><net_src comp="483" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="954"><net_src comp="606" pin="1"/><net_sink comp="947" pin=2"/></net>

<net id="955"><net_src comp="947" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="956"><net_src comp="947" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="962"><net_src comp="497" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="479" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="964"><net_src comp="628" pin="1"/><net_sink comp="957" pin=2"/></net>

<net id="965"><net_src comp="957" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="966"><net_src comp="957" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="972"><net_src comp="497" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="973"><net_src comp="475" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="974"><net_src comp="650" pin="1"/><net_sink comp="967" pin=2"/></net>

<net id="975"><net_src comp="967" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="976"><net_src comp="967" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="980"><net_src comp="136" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="982"><net_src comp="977" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="983"><net_src comp="977" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="987"><net_src comp="140" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="992"><net_src comp="146" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="997"><net_src comp="152" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="1002"><net_src comp="158" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1007"><net_src comp="164" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="1012"><net_src comp="170" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="1017"><net_src comp="176" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="671" pin=2"/></net>

<net id="1022"><net_src comp="182" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="1027"><net_src comp="188" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="1032"><net_src comp="194" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="1037"><net_src comp="200" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="1042"><net_src comp="206" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="1047"><net_src comp="212" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="1052"><net_src comp="218" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="1057"><net_src comp="224" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="1062"><net_src comp="230" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="1067"><net_src comp="236" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="1072"><net_src comp="242" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="1077"><net_src comp="248" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="1082"><net_src comp="254" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="1087"><net_src comp="260" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="1092"><net_src comp="266" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="1097"><net_src comp="272" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="1102"><net_src comp="278" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="1107"><net_src comp="284" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="1112"><net_src comp="290" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="1117"><net_src comp="296" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="1122"><net_src comp="302" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="1127"><net_src comp="359" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1131"><net_src comp="429" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1133"><net_src comp="1128" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="1134"><net_src comp="1128" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1135"><net_src comp="1128" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1136"><net_src comp="1128" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1137"><net_src comp="1128" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="1138"><net_src comp="1128" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1139"><net_src comp="1128" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="1140"><net_src comp="1128" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1141"><net_src comp="1128" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="1142"><net_src comp="1128" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1143"><net_src comp="1128" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="1144"><net_src comp="1128" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1145"><net_src comp="1128" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1149"><net_src comp="446" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="1154"><net_src comp="450" pin="4"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="1159"><net_src comp="475" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="1164"><net_src comp="479" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="1169"><net_src comp="483" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="1174"><net_src comp="497" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="1176"><net_src comp="1171" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1177"><net_src comp="1171" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1181"><net_src comp="606" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="1186"><net_src comp="610" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="1188"><net_src comp="1183" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="1192"><net_src comp="616" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="1194"><net_src comp="1189" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1198"><net_src comp="628" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="1203"><net_src comp="632" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1205"><net_src comp="1200" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1209"><net_src comp="638" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1211"><net_src comp="1206" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1215"><net_src comp="650" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="1220"><net_src comp="654" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1222"><net_src comp="1217" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="1226"><net_src comp="660" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1228"><net_src comp="1223" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1232"><net_src comp="666" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="1234"><net_src comp="1229" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1235"><net_src comp="1229" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="1239"><net_src comp="671" pin="3"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1241"><net_src comp="1236" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="1242"><net_src comp="1236" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="1246"><net_src comp="700" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="1251"><net_src comp="708" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1256"><net_src comp="746" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="1261"><net_src comp="754" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1266"><net_src comp="792" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="1271"><net_src comp="800" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1276"><net_src comp="822" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1281"><net_src comp="828" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1286"><net_src comp="834" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1291"><net_src comp="840" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1296"><net_src comp="846" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1301"><net_src comp="852" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="912" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_in | {}
	Port: stream_csc | {6 }
 - Input state : 
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : add_ln134 | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : stream_in | {2 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : ColStart_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : ColEnd_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : cmp20_not | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : cmp17_not | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : K11_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : K11_2_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : K12_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : K12_2_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : K13_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : K13_2_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : K21_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : K21_2_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : K22_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : K22_2_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : K23_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : K23_2_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : K31_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : K31_2_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : K32_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : K32_2_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : K33_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : K33_2_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : ClipMax_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : ClipMax_2_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : ClampMin_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : ClampMin_2_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : BOffset_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : BOffset_2_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : GOffset_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : GOffset_2_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : ROffset_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : ROffset_2_read | {1 }
	Port: v_csc_core_Pipeline_VITIS_LOOP_136_2 : stream_csc | {}
  - Chain level:
	State 1
		store_ln105 : 1
		x_2 : 1
		icmp_ln136 : 2
		br_ln136 : 3
		zext_ln136 : 2
		icmp_ln148 : 3
		icmp_ln148_1 : 3
		or_ln148 : 4
		icmp_ln149 : 3
		icmp_ln149_1 : 3
		and_ln149 : 4
		or_ln150 : 4
		xor_ln150 : 4
		and_ln150 : 4
		or_ln150_1 : 4
		or_ln150_2 : 4
		x_3 : 2
		store_ln105 : 3
	State 2
		sext_ln108 : 1
		sext_ln108_3 : 1
		sext_ln108_6 : 1
		zext_ln106_2 : 1
		mul_ln192_2 : 2
		mul_ln194_2 : 2
		mul_ln196_2 : 2
	State 3
	State 4
		offsetB : 1
		offsetG : 1
		offsetR : 1
		sext_ln108_1 : 1
		sext_ln108_2 : 1
		sext_ln108_4 : 1
		sext_ln108_5 : 1
		sext_ln108_7 : 1
		sext_ln108_8 : 1
		or_ln192 : 2
		sext_ln192 : 2
		mul_ln192 : 2
		mul_ln192_1 : 2
		sext_ln192_3 : 1
		add_ln192_1 : 3
		or_ln194 : 2
		sext_ln194 : 2
		mul_ln194 : 2
		mul_ln194_1 : 2
		sext_ln194_3 : 1
		add_ln194_1 : 3
		or_ln196 : 2
		sext_ln196 : 2
		mul_ln196 : 2
		mul_ln196_1 : 2
		sext_ln196_3 : 1
		add_ln196_1 : 3
	State 5
		zext_ln110 : 1
		zext_ln110_1 : 1
		add_ln192 : 1
		trunc_ln192 : 1
		sext_ln192_4 : 2
		trunc_ln192_1 : 1
		sext_ln192_5 : 1
		add_ln192_2 : 3
		Rres : 4
		add_ln194 : 1
		trunc_ln194 : 1
		sext_ln194_4 : 2
		trunc_ln194_1 : 1
		sext_ln194_5 : 1
		add_ln194_2 : 3
		Gres : 4
		add_ln196 : 1
		trunc_ln196 : 1
		sext_ln196_4 : 2
		trunc_ln196_1 : 1
		sext_ln196_5 : 1
		add_ln196_2 : 3
		Bres : 4
		icmp_ln198 : 5
		icmp_ln198_1 : 5
		icmp_ln199 : 5
		icmp_ln199_1 : 5
		icmp_ln200 : 5
		icmp_ln200_1 : 5
	State 6
		trunc_ln : 1
		select_ln198 : 2
		select_ln198_1 : 3
		trunc_ln1 : 1
		trunc_ln2 : 1
		select_ln200 : 2
		select_ln200_1 : 3
		select_ln199 : 2
		select_ln199_1 : 3
		p_0 : 4
		write_ln205 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           x_3_fu_435          |    0    |    0    |    20   |
|          |       add_ln192_4_fu_690      |    0    |    0    |    35   |
|          |        add_ln192_fu_694       |    0    |    0    |    35   |
|          |       add_ln192_2_fu_714      |    0    |    0    |    36   |
|          |       add_ln194_4_fu_736      |    0    |    0    |    35   |
|          |        add_ln194_fu_740       |    0    |    0    |    35   |
|    add   |       add_ln194_2_fu_760      |    0    |    0    |    36   |
|          |       add_ln196_4_fu_782      |    0    |    0    |    35   |
|          |        add_ln196_fu_786       |    0    |    0    |    35   |
|          |       add_ln196_2_fu_806      |    0    |    0    |    36   |
|          |       add_ln192_3_fu_858      |    0    |    0    |    31   |
|          |       add_ln194_3_fu_862      |    0    |    0    |    31   |
|          |       add_ln196_3_fu_866      |    0    |    0    |    31   |
|----------|-------------------------------|---------|---------|---------|
|          |         coef13_fu_460         |    0    |    0    |    16   |
|          |         coef23_fu_465         |    0    |    0    |    16   |
|          |         coef33_fu_470         |    0    |    0    |    16   |
|          |         coef11_fu_501         |    0    |    0    |    16   |
|          |         coef12_fu_506         |    0    |    0    |    16   |
|          |         coef21_fu_511         |    0    |    0    |    16   |
|          |         coef22_fu_516         |    0    |    0    |    16   |
|          |         coef31_fu_521         |    0    |    0    |    16   |
|          |         coef32_fu_526         |    0    |    0    |    16   |
|  select  |     select_ln150_11_fu_531    |    0    |    0    |    14   |
|          |     select_ln150_12_fu_544    |    0    |    0    |    14   |
|          |     select_ln150_13_fu_557    |    0    |    0    |    14   |
|          |         max_val_fu_666        |    0    |    0    |    12   |
|          |         min_val_fu_671        |    0    |    0    |    12   |
|          |      select_ln198_fu_880      |    0    |    0    |    12   |
|          |     select_ln198_1_fu_886     |    0    |    0    |    12   |
|          |      select_ln200_fu_912      |    0    |    0    |    12   |
|          |     select_ln200_1_fu_918     |    0    |    0    |    12   |
|          |      select_ln199_fu_924      |    0    |    0    |    12   |
|          |     select_ln199_1_fu_930     |    0    |    0    |    12   |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln136_fu_359       |    0    |    0    |    20   |
|          |       icmp_ln148_fu_369       |    0    |    0    |    23   |
|          |      icmp_ln148_1_fu_375      |    0    |    0    |    23   |
|          |       icmp_ln149_fu_387       |    0    |    0    |    23   |
|          |      icmp_ln149_1_fu_393      |    0    |    0    |    23   |
|   icmp   |       icmp_ln198_fu_822       |    0    |    0    |    25   |
|          |      icmp_ln198_1_fu_828      |    0    |    0    |    25   |
|          |       icmp_ln199_fu_834       |    0    |    0    |    25   |
|          |      icmp_ln199_1_fu_840      |    0    |    0    |    25   |
|          |       icmp_ln200_fu_846       |    0    |    0    |    25   |
|          |      icmp_ln200_1_fu_852      |    0    |    0    |    25   |
|----------|-------------------------------|---------|---------|---------|
|          |        mul_ln192_fu_610       |    1    |    0    |    6    |
|          |       mul_ln192_1_fu_616      |    1    |    0    |    6    |
|    mul   |        mul_ln194_fu_632       |    1    |    0    |    6    |
|          |       mul_ln194_1_fu_638      |    1    |    0    |    6    |
|          |        mul_ln196_fu_654       |    1    |    0    |    6    |
|          |       mul_ln196_1_fu_660      |    1    |    0    |    6    |
|----------|-------------------------------|---------|---------|---------|
|          |        or_ln148_fu_381        |    0    |    0    |    2    |
|          |        or_ln150_fu_405        |    0    |    0    |    2    |
|          |       or_ln150_1_fu_423       |    0    |    0    |    2    |
|    or    |       or_ln150_2_fu_429       |    0    |    0    |    2    |
|          |        or_ln192_fu_600        |    0    |    0    |    0    |
|          |        or_ln194_fu_622        |    0    |    0    |    0    |
|          |        or_ln196_fu_644        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln149_fu_399       |    0    |    0    |    2    |
|          |        and_ln150_fu_417       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_947          |    1    |    0    |    0    |
|  muladd  |           grp_fu_957          |    1    |    0    |    0    |
|          |           grp_fu_967          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    xor   |        xor_ln150_fu_411       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |  ROffset_2_read_1_read_fu_140 |    0    |    0    |    0    |
|          |   ROffset_read_1_read_fu_146  |    0    |    0    |    0    |
|          |  GOffset_2_read_1_read_fu_152 |    0    |    0    |    0    |
|          |   GOffset_read_1_read_fu_158  |    0    |    0    |    0    |
|          |  BOffset_2_read_1_read_fu_164 |    0    |    0    |    0    |
|          |   BOffset_read_1_read_fu_170  |    0    |    0    |    0    |
|          | ClampMin_2_read_1_read_fu_176 |    0    |    0    |    0    |
|          |  ClampMin_read_1_read_fu_182  |    0    |    0    |    0    |
|          |  ClipMax_2_read_1_read_fu_188 |    0    |    0    |    0    |
|          |   ClipMax_read_1_read_fu_194  |    0    |    0    |    0    |
|          |    K33_2_read_1_read_fu_200   |    0    |    0    |    0    |
|          |     K33_read_1_read_fu_206    |    0    |    0    |    0    |
|          |    K32_2_read_1_read_fu_212   |    0    |    0    |    0    |
|          |     K32_read_1_read_fu_218    |    0    |    0    |    0    |
|          |    K31_2_read_1_read_fu_224   |    0    |    0    |    0    |
|          |     K31_read_1_read_fu_230    |    0    |    0    |    0    |
|   read   |    K23_2_read_1_read_fu_236   |    0    |    0    |    0    |
|          |     K23_read_1_read_fu_242    |    0    |    0    |    0    |
|          |    K22_2_read_1_read_fu_248   |    0    |    0    |    0    |
|          |     K22_read_1_read_fu_254    |    0    |    0    |    0    |
|          |    K21_2_read_1_read_fu_260   |    0    |    0    |    0    |
|          |     K21_read_1_read_fu_266    |    0    |    0    |    0    |
|          |    K13_2_read_1_read_fu_272   |    0    |    0    |    0    |
|          |     K13_read_1_read_fu_278    |    0    |    0    |    0    |
|          |    K12_2_read_1_read_fu_284   |    0    |    0    |    0    |
|          |     K12_read_1_read_fu_290    |    0    |    0    |    0    |
|          |    K11_2_read_1_read_fu_296   |    0    |    0    |    0    |
|          |     K11_read_1_read_fu_302    |    0    |    0    |    0    |
|          |   cmp17_not_read_read_fu_308  |    0    |    0    |    0    |
|          |   cmp20_not_read_read_fu_314  |    0    |    0    |    0    |
|          |   ColEnd_read_1_read_fu_320   |    0    |    0    |    0    |
|          |  ColStart_read_1_read_fu_326  |    0    |    0    |    0    |
|          |   add_ln134_read_read_fu_332  |    0    |    0    |    0    |
|          |   stream_in_read_read_fu_338  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln205_write_fu_344   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       zext_ln136_fu_365       |    0    |    0    |    0    |
|          |      zext_ln106_2_fu_497      |    0    |    0    |    0    |
|   zext   |       zext_ln106_fu_594       |    0    |    0    |    0    |
|          |      zext_ln106_1_fu_597      |    0    |    0    |    0    |
|          |       zext_ln110_fu_676       |    0    |    0    |    0    |
|          |      zext_ln110_1_fu_680      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          Rpix_fu_446          |    0    |    0    |    0    |
|          |       trunc_ln192_fu_700      |    0    |    0    |    0    |
|          |      trunc_ln192_1_fu_708     |    0    |    0    |    0    |
|   trunc  |       trunc_ln194_fu_746      |    0    |    0    |    0    |
|          |      trunc_ln194_1_fu_754     |    0    |    0    |    0    |
|          |       trunc_ln196_fu_792      |    0    |    0    |    0    |
|          |      trunc_ln196_1_fu_800     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          Gpix_fu_450          |    0    |    0    |    0    |
|          |           tmp_fu_487          |    0    |    0    |    0    |
|          |          Rres_fu_720          |    0    |    0    |    0    |
|partselect|          Gres_fu_766          |    0    |    0    |    0    |
|          |          Bres_fu_812          |    0    |    0    |    0    |
|          |        trunc_ln_fu_870        |    0    |    0    |    0    |
|          |        trunc_ln1_fu_892       |    0    |    0    |    0    |
|          |        trunc_ln2_fu_902       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       sext_ln108_fu_475       |    0    |    0    |    0    |
|          |      sext_ln108_3_fu_479      |    0    |    0    |    0    |
|          |      sext_ln108_6_fu_483      |    0    |    0    |    0    |
|          |      sext_ln108_1_fu_570      |    0    |    0    |    0    |
|          |      sext_ln108_2_fu_574      |    0    |    0    |    0    |
|          |      sext_ln108_4_fu_578      |    0    |    0    |    0    |
|          |      sext_ln108_5_fu_582      |    0    |    0    |    0    |
|          |      sext_ln108_7_fu_586      |    0    |    0    |    0    |
|          |      sext_ln108_8_fu_590      |    0    |    0    |    0    |
|          |       sext_ln192_fu_606       |    0    |    0    |    0    |
|          |       sext_ln194_fu_628       |    0    |    0    |    0    |
|   sext   |       sext_ln196_fu_650       |    0    |    0    |    0    |
|          |      sext_ln192_1_fu_684      |    0    |    0    |    0    |
|          |      sext_ln192_2_fu_687      |    0    |    0    |    0    |
|          |      sext_ln192_4_fu_704      |    0    |    0    |    0    |
|          |      sext_ln192_5_fu_711      |    0    |    0    |    0    |
|          |      sext_ln194_1_fu_730      |    0    |    0    |    0    |
|          |      sext_ln194_2_fu_733      |    0    |    0    |    0    |
|          |      sext_ln194_4_fu_750      |    0    |    0    |    0    |
|          |      sext_ln194_5_fu_757      |    0    |    0    |    0    |
|          |      sext_ln196_1_fu_776      |    0    |    0    |    0    |
|          |      sext_ln196_2_fu_779      |    0    |    0    |    0    |
|          |      sext_ln196_4_fu_796      |    0    |    0    |    0    |
|          |      sext_ln196_5_fu_803      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         offsetB_fu_536        |    0    |    0    |    0    |
|bitconcatenate|         offsetG_fu_549        |    0    |    0    |    0    |
|          |         offsetR_fu_562        |    0    |    0    |    0    |
|          |           p_0_fu_936          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    9    |    0    |   1025  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| BOffset_2_read_1_reg_1004|   14   |
|  BOffset_read_1_reg_1009 |   14   |
|ClampMin_2_read_1_reg_1014|   12   |
| ClampMin_read_1_reg_1019 |   12   |
| ClipMax_2_read_1_reg_1024|   12   |
|  ClipMax_read_1_reg_1029 |   12   |
| GOffset_2_read_1_reg_994 |   14   |
|  GOffset_read_1_reg_999  |   14   |
|       Gpix_reg_1151      |   12   |
|   K11_2_read_1_reg_1114  |   16   |
|    K11_read_1_reg_1119   |   16   |
|   K12_2_read_1_reg_1104  |   16   |
|    K12_read_1_reg_1109   |   16   |
|   K13_2_read_1_reg_1094  |   16   |
|    K13_read_1_reg_1099   |   16   |
|   K21_2_read_1_reg_1084  |   16   |
|    K21_read_1_reg_1089   |   16   |
|   K22_2_read_1_reg_1074  |   16   |
|    K22_read_1_reg_1079   |   16   |
|   K23_2_read_1_reg_1064  |   16   |
|    K23_read_1_reg_1069   |   16   |
|   K31_2_read_1_reg_1054  |   16   |
|    K31_read_1_reg_1059   |   16   |
|   K32_2_read_1_reg_1044  |   16   |
|    K32_read_1_reg_1049   |   16   |
|   K33_2_read_1_reg_1034  |   16   |
|    K33_read_1_reg_1039   |   16   |
| ROffset_2_read_1_reg_984 |   14   |
|  ROffset_read_1_reg_989  |   14   |
|       Rpix_reg_1146      |   12   |
|    icmp_ln136_reg_1124   |    1   |
|   icmp_ln198_1_reg_1278  |    1   |
|    icmp_ln198_reg_1273   |    1   |
|   icmp_ln199_1_reg_1288  |    1   |
|    icmp_ln199_reg_1283   |    1   |
|   icmp_ln200_1_reg_1298  |    1   |
|    icmp_ln200_reg_1293   |    1   |
|     max_val_reg_1229     |   12   |
|     min_val_reg_1236     |   12   |
|   mul_ln192_1_reg_1189   |   28   |
|    mul_ln192_reg_1183    |   28   |
|   mul_ln194_1_reg_1206   |   28   |
|    mul_ln194_reg_1200    |   28   |
|   mul_ln196_1_reg_1223   |   28   |
|    mul_ln196_reg_1217    |   28   |
|    or_ln150_2_reg_1128   |    1   |
|   sext_ln108_3_reg_1161  |   28   |
|   sext_ln108_6_reg_1166  |   28   |
|    sext_ln108_reg_1156   |   28   |
|    sext_ln192_reg_1178   |   29   |
|    sext_ln194_reg_1195   |   29   |
|    sext_ln196_reg_1212   |   29   |
|  trunc_ln192_1_reg_1248  |   24   |
|   trunc_ln192_reg_1243   |   24   |
|  trunc_ln194_1_reg_1258  |   24   |
|   trunc_ln194_reg_1253   |   24   |
|  trunc_ln196_1_reg_1268  |   24   |
|   trunc_ln196_reg_1263   |   24   |
|         x_reg_977        |   13   |
|   zext_ln106_2_reg_1171  |   28   |
+--------------------------+--------+
|           Total          |  1000  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_947 |  p0  |   2  |  12  |   24   ||    9    |
| grp_fu_947 |  p1  |   3  |  16  |   48   ||    13   |
| grp_fu_957 |  p0  |   2  |  12  |   24   ||    9    |
| grp_fu_957 |  p1  |   3  |  16  |   48   ||    13   |
| grp_fu_967 |  p0  |   2  |  12  |   24   ||    9    |
| grp_fu_967 |  p1  |   3  |  16  |   48   ||    13   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   216  || 5.10643 ||    66   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |  1025  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   66   |
|  Register |    -   |    -   |  1000  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    5   |  1000  |  1091  |
+-----------+--------+--------+--------+--------+
