vhdtdtfi -lib work C:/B610_sinhron/spi_slave.v -lang verilog -prj B610_sinhron -o SPI_slave.spl -module SPI_slave -template C:/Xilinx/12.4/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e SPI_slave.spl C:/B610_sinhron/SPI_slave.sym 
vhdtdtfi -lib work C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/spi_slave.v -lang verilog -prj B610_sinhron -o SPI_slave.spl -module SPI_slave -template C:/Xilinx/14.4/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e -w SPI_slave.spl C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/SPI_slave.sym 
vhdtdtfi -lib work C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/spi_slave.v -lang verilog -prj B610_sinhron -o SPI_slave.spl -module SPI_slave -template C:/Xilinx/14.4/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e -w SPI_slave.spl C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/SPI_slave.sym 
vhdtdtfi -lib work C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/spi_slave.v -lang verilog -prj B610_sinhron -o SPI_slave.spl -module SPI_slave -template C:/Xilinx/14.4/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e -w SPI_slave.spl C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/SPI_slave.sym 
vhdtdtfi -lib work C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/spi_slave.v -lang verilog -prj B610_sinhron -o SPI_slave.spl -module SPI_slave -template C:/Xilinx/14.4/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e -w SPI_slave.spl C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/SPI_slave.sym 
vhdtdtfi -lib work C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/spi_slave.v -lang verilog -prj B610_sinhron -o SPI_slave.spl -module SPI_slave -template C:/Xilinx/14.4/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e -w SPI_slave.spl C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/SPI_slave.sym 
vhdtdtfi -lib work C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/spi_slave.v -lang verilog -prj B610_sinhron -o SPI_slave.spl -module SPI_slave -template C:/Xilinx/14.4/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e -w SPI_slave.spl C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/SPI_slave.sym 
