 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : rms_norm
Version: V-2023.12-SP5
Date   : Thu Dec  5 22:35:23 2024
****************************************

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: vec_div0_out_r_reg_2__4_
              (rising edge-triggered flip-flop)
  Endpoint: output_arr[36]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rms_norm           16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                               Fanout     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  vec_div0_out_r_reg_2__4_/CLK (DFFARX1_RVT)      0.04      0.00       0.00 r
  vec_div0_out_r_reg_2__4_/Q (DFFARX1_RVT)        0.02      0.11       0.11 f
  output_arr[36] (net)                  2                   0.00       0.11 f
  output_arr[36] (out)                            0.02      0.01       0.12 f
  data arrival time                                                    0.12
  -------------------------------------------------------------------------------------------------
  (Path is unconstrained)


1
