{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 17 14:13:34 2009 " "Info: Processing started: Tue Mar 17 14:13:34 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Controlador_de_processo_fabril -c Controlador_de_processo_fabril --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Controlador_de_processo_fabril -c Controlador_de_processo_fabril --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "T1 Aquecedor 11.080 ns Longest " "Info: Longest tpd from source pin \"T1\" to destination pin \"Aquecedor\" is 11.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns T1 1 PIN PIN_AB13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 2; PIN Node = 'T1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { T1 } "NODE_NAME" } } { "Controlador_de_processo_fabril.bdf" "" { Schematic "E:/Lab Sist Digitais I/Primeiro Projeto/Controlador_de_processo_fabril.bdf" { { 272 0 168 288 "T1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.055 ns) + CELL(0.378 ns) 6.242 ns inst~47 2 COMB LCCOMB_X27_Y26_N2 1 " "Info: 2: + IC(5.055 ns) + CELL(0.378 ns) = 6.242 ns; Loc. = LCCOMB_X27_Y26_N2; Fanout = 1; COMB Node = 'inst~47'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.433 ns" { T1 inst~47 } "NODE_NAME" } } { "Controlador_de_processo_fabril.bdf" "" { Schematic "E:/Lab Sist Digitais I/Primeiro Projeto/Controlador_de_processo_fabril.bdf" { { 32 704 768 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.225 ns) 6.677 ns inst~48 3 COMB LCCOMB_X27_Y26_N6 1 " "Info: 3: + IC(0.210 ns) + CELL(0.225 ns) = 6.677 ns; Loc. = LCCOMB_X27_Y26_N6; Fanout = 1; COMB Node = 'inst~48'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { inst~47 inst~48 } "NODE_NAME" } } { "Controlador_de_processo_fabril.bdf" "" { Schematic "E:/Lab Sist Digitais I/Primeiro Projeto/Controlador_de_processo_fabril.bdf" { { 32 704 768 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.367 ns) + CELL(2.036 ns) 11.080 ns Aquecedor 4 PIN PIN_V9 0 " "Info: 4: + IC(2.367 ns) + CELL(2.036 ns) = 11.080 ns; Loc. = PIN_V9; Fanout = 0; PIN Node = 'Aquecedor'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.403 ns" { inst~48 Aquecedor } "NODE_NAME" } } { "Controlador_de_processo_fabril.bdf" "" { Schematic "E:/Lab Sist Digitais I/Primeiro Projeto/Controlador_de_processo_fabril.bdf" { { 48 784 960 64 "Aquecedor" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.448 ns ( 31.12 % ) " "Info: Total cell delay = 3.448 ns ( 31.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.632 ns ( 68.88 % ) " "Info: Total interconnect delay = 7.632 ns ( 68.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.080 ns" { T1 inst~47 inst~48 Aquecedor } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.080 ns" { T1 {} T1~combout {} inst~47 {} inst~48 {} Aquecedor {} } { 0.000ns 0.000ns 5.055ns 0.210ns 2.367ns } { 0.000ns 0.809ns 0.378ns 0.225ns 2.036ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "127 " "Info: Peak virtual memory: 127 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 17 14:13:39 2009 " "Info: Processing ended: Tue Mar 17 14:13:39 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
