[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2847083 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2847083 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2847083 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 11701771 heartbeat IPC: 1.129 cumulative IPC: 1.129 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 18983353 heartbeat IPC: 1.373 cumulative IPC: 1.239 (Simulation time: 00 hr 01 min 55 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 27254164 heartbeat IPC: 1.209 cumulative IPC: 1.229 (Simulation time: 00 hr 02 min 40 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 34946755 heartbeat IPC: 1.3 cumulative IPC: 1.246 (Simulation time: 00 hr 03 min 22 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 32099672 cumulative IPC: 1.246 (Simulation time: 00 hr 03 min 22 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 32099672 cumulative IPC: 1.246 (Simulation time: 00 hr 03 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.246 instructions: 40000002 cycles: 32099672
CPU 0 Branch Prediction Accuracy: 94.87% MPKI: 11.58 Average ROB Occupancy at Mispredict: 41.86
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7226
BRANCH_CONDITIONAL: 9.709
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09322

cpu0->cpu0_STLB TOTAL        ACCESS:     197825 HIT:     194216 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197825 HIT:     194216 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 163.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568337 HIT:     460727 MISS:     107610 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430608 HIT:     343675 MISS:      86933 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35299 HIT:      21681 MISS:      13618 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95351 HIT:      95109 MISS:        242 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7079 HIT:        262 MISS:       6817 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.15 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3174362 HIT:    2906801 MISS:     267561 MSHR_MERGE:      67826
cpu0->cpu0_L1I LOAD         ACCESS:    3174362 HIT:    2906801 MISS:     267561 MSHR_MERGE:      67826
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.587 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13363616 HIT:   12944968 MISS:     418648 MSHR_MERGE:     145394
cpu0->cpu0_L1D LOAD         ACCESS:    7468222 HIT:    7172034 MISS:     296188 MSHR_MERGE:      65315
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5887654 HIT:    5772285 MISS:     115369 MSHR_MERGE:      80067
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7740 HIT:        649 MISS:       7091 MSHR_MERGE:         12
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.22 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2806184 HIT:    2762410 MISS:      43774 MSHR_MERGE:      27896
cpu0->cpu0_ITLB LOAD         ACCESS:    2806184 HIT:    2762410 MISS:      43774 MSHR_MERGE:      27896
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.615 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12647760 HIT:   12407861 MISS:     239899 MSHR_MERGE:      57952
cpu0->cpu0_DTLB LOAD         ACCESS:   12647760 HIT:   12407861 MISS:     239899 MSHR_MERGE:      57952
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.116 cycles
cpu0->LLC TOTAL        ACCESS:     135841 HIT:     125967 MISS:       9874 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86933 HIT:      82010 MISS:       4923 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13618 HIT:      10352 MISS:       3266 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28473 HIT:      28458 MISS:         15 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6817 HIT:       5147 MISS:       1670 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 164.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        572
  ROW_BUFFER_MISS:       9287
  AVG DBUS CONGESTED CYCLE: 14.4
Channel 0 WQ ROW_BUFFER_HIT:        163
  ROW_BUFFER_MISS:       1109
  FULL:          0
Channel 0 REFRESHES ISSUED:       2675
