Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Wed Jan 12 03:42:48 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_mul_h/post_route_power.rpt
| Design           : vecmat_mul_h
| Device           : xc7z020clg484-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 235.543      |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 131.041      |
| Device Static (mW)       | 104.502      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 97.3         |
| Junction Temperature (C) | 27.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+------------+----------+-----------+-----------------+
| On-Chip        | Power (mW) | Used     | Available | Utilization (%) |
+----------------+------------+----------+-----------+-----------------+
| Clocks         |    17.723  |        3 |       --- |             --- |
| Slice Logic    |    20.894  |     7042 |       --- |             --- |
|   LUT as Logic |    17.659  |     3649 |     53200 |            6.86 |
|   CARRY4       |     2.593  |      768 |     13300 |            5.77 |
|   Register     |     0.642  |     2304 |    106400 |            2.17 |
|   Others       |     0.000  |      257 |       --- |             --- |
| Signals        |    18.949  |     6913 |       --- |             --- |
| DSPs           |    73.475  |       64 |       220 |           29.09 |
| Static Power   |   104.502  |          |           |                 |
| Total          |   235.543  |          |           |                 |
+----------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.139 |       0.131 |      0.008 |
| Vccaux    |       1.800 |     0.011 |       0.000 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------+------------+
| Name         | Power (mW) |
+--------------+------------+
| vecmat_mul_h |   131.041  |
|   mult_u0    |     1.756  |
|   mult_u1    |     1.757  |
|   mult_u10   |     1.750  |
|   mult_u11   |     1.787  |
|   mult_u12   |     1.787  |
|   mult_u13   |     1.804  |
|   mult_u14   |     1.764  |
|   mult_u15   |     1.760  |
|   mult_u16   |     1.755  |
|   mult_u17   |     1.767  |
|   mult_u18   |     1.744  |
|   mult_u19   |     1.768  |
|   mult_u2    |     1.753  |
|   mult_u20   |     1.755  |
|   mult_u21   |     1.755  |
|   mult_u22   |     1.788  |
|   mult_u23   |     1.771  |
|   mult_u24   |     1.750  |
|   mult_u25   |     1.767  |
|   mult_u26   |     1.753  |
|   mult_u27   |     1.799  |
|   mult_u28   |     1.765  |
|   mult_u29   |     1.775  |
|   mult_u3    |     1.756  |
|   mult_u30   |     1.749  |
|   mult_u31   |     1.751  |
|   mult_u32   |     1.741  |
|   mult_u33   |     1.783  |
|   mult_u34   |     1.747  |
|   mult_u35   |     1.728  |
|   mult_u36   |     1.783  |
|   mult_u37   |     1.750  |
|   mult_u38   |     1.759  |
|   mult_u39   |     1.770  |
|   mult_u4    |     1.760  |
|   mult_u40   |     1.766  |
|   mult_u41   |     1.756  |
|   mult_u42   |     1.750  |
|   mult_u43   |     1.777  |
|   mult_u44   |     1.744  |
|   mult_u45   |     1.785  |
|   mult_u46   |     1.758  |
|   mult_u47   |     1.756  |
|   mult_u48   |     1.776  |
|   mult_u49   |     1.752  |
|   mult_u5    |     1.765  |
|   mult_u50   |     1.738  |
|   mult_u51   |     1.729  |
|   mult_u52   |     1.761  |
|   mult_u53   |     1.739  |
|   mult_u54   |     1.754  |
|   mult_u55   |     1.770  |
|   mult_u56   |     1.763  |
|   mult_u57   |     1.779  |
|   mult_u58   |     1.752  |
|   mult_u59   |     1.775  |
|   mult_u6    |     1.745  |
|   mult_u60   |     1.786  |
|   mult_u61   |     1.742  |
|   mult_u62   |     1.773  |
|   mult_u63   |     1.749  |
|   mult_u7    |     1.750  |
|   mult_u8    |     1.775  |
|   mult_u9    |     1.761  |
+--------------+------------+


