Oh no...

Cycle: 85
MARS instruction number: 84	Instruction: lw $19,0($11)
Expected:	Register Write to Reg: 0x13 Val: 0x0000003C
Got     :	Memory Write to Addr: 0x10010004 Val: 0x0000000A
Wrote to incorrect structure

Cycle: 88
MARS instruction number: 85	Instruction: addi $11,$11,4
Expected:	Register Write to Reg: 0x0B Val: 0x10010008
Got     :	Register Write to Reg: 0x08 Val: 0x00000001
Incorrect write

Cycle: 89
MARS instruction number: 90	Instruction: lw $20,0($11)
Expected:	Register Write to Reg: 0x14 Val: 0x00000028
Got     :	Register Write to Reg: 0x13 Val: 0x0000000A
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


