###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID caddy13)
#  Generated on:      Sun Jul 11 16:17:08 2021
#  Design:            deconv_kernel_estimator_top_level
#  Command:           timeDesign -preplace -hold -expandedViews -prefix preplace -outDir reports
###############################################################
Path 1: MET Hold Check with Pin a_coeffs_reg_2__14_/CLK 
Endpoint:   a_coeffs_reg_2__14_/D                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[17] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[17] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 33                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 33                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 37                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 37                                                 |                       |                                   |       |       |         |          | 
     | a_coeffs_reg_2__14_                                |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_2_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_2_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | a_coeffs_reg_2__14_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin a_coeffs_reg_2__15_/CLK 
Endpoint:   a_coeffs_reg_2__15_/D                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[16] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[16] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 20                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 20                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 32                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 32                                                 |                       |                                   |       |       |         |          | 
     | a_coeffs_reg_2__15_                                |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_2_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_2_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | a_coeffs_reg_2__15_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin a_coeffs_reg_0__0_/CLK 
Endpoint:   a_coeffs_reg_0__0_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[31] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[31] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 103                                                |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 103                                                |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 107                                                |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 107                                                |                       |                                   |       |       |         |          | 
     | a_coeffs_reg_0__0_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | a_coeffs_reg_0__0_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin a_coeffs_reg_0__1_/CLK 
Endpoint:   a_coeffs_reg_0__1_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[30] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[30] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 98                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 98                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 102                                                |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 102                                                |                       |                                   |       |       |         |          | 
     | a_coeffs_reg_0__1_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | a_coeffs_reg_0__1_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin a_coeffs_reg_0__2_/CLK 
Endpoint:   a_coeffs_reg_0__2_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[29] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[29] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 93                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 93                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 97                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 97                                                 |                       |                                   |       |       |         |          | 
     | a_coeffs_reg_0__2_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | a_coeffs_reg_0__2_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin a_coeffs_reg_0__3_/CLK 
Endpoint:   a_coeffs_reg_0__3_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[28] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[28] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 88                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 88                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 92                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 92                                                 |                       |                                   |       |       |         |          | 
     | a_coeffs_reg_0__3_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | a_coeffs_reg_0__3_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin a_coeffs_reg_0__4_/CLK 
Endpoint:   a_coeffs_reg_0__4_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[27] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[27] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 83                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 83                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 87                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 87                                                 |                       |                                   |       |       |         |          | 
     | a_coeffs_reg_0__4_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | a_coeffs_reg_0__4_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin a_coeffs_reg_0__5_/CLK 
Endpoint:   a_coeffs_reg_0__5_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[26] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[26] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 78                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 78                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 82                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 82                                                 |                       |                                   |       |       |         |          | 
     | a_coeffs_reg_0__5_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | a_coeffs_reg_0__5_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin a_coeffs_reg_0__6_/CLK 
Endpoint:   a_coeffs_reg_0__6_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[25] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[25] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 73                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 73                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 77                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 77                                                 |                       |                                   |       |       |         |          | 
     | a_coeffs_reg_0__6_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | a_coeffs_reg_0__6_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin a_coeffs_reg_0__7_/CLK 
Endpoint:   a_coeffs_reg_0__7_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[24] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[24] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 68                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 68                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 72                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 72                                                 |                       |                                   |       |       |         |          | 
     | a_coeffs_reg_0__7_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | a_coeffs_reg_0__7_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin a_coeffs_reg_0__8_/CLK 
Endpoint:   a_coeffs_reg_0__8_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[23] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[23] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 63                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 63                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 67                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 67                                                 |                       |                                   |       |       |         |          | 
     | a_coeffs_reg_0__8_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | a_coeffs_reg_0__8_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin a_coeffs_reg_0__9_/CLK 
Endpoint:   a_coeffs_reg_0__9_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[22] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[22] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 58                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 58                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 62                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 62                                                 |                       |                                   |       |       |         |          | 
     | a_coeffs_reg_0__9_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | a_coeffs_reg_0__9_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin a_coeffs_reg_0__10_/CLK 
Endpoint:   a_coeffs_reg_0__10_/D                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[21] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[21] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 53                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 53                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 57                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 57                                                 |                       |                                   |       |       |         |          | 
     | a_coeffs_reg_0__10_                                |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | a_coeffs_reg_0__10_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin a_coeffs_reg_0__11_/CLK 
Endpoint:   a_coeffs_reg_0__11_/D                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[20] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[20] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 48                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 48                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 52                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 52                                                 |                       |                                   |       |       |         |          | 
     | a_coeffs_reg_0__11_                                |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | a_coeffs_reg_0__11_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin a_coeffs_reg_0__12_/CLK 
Endpoint:   a_coeffs_reg_0__12_/D                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[19] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[19] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 43                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 43                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 47                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 47                                                 |                       |                                   |       |       |         |          | 
     | a_coeffs_reg_0__12_                                |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | a_coeffs_reg_0__12_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin a_coeffs_reg_0__13_/CLK 
Endpoint:   a_coeffs_reg_0__13_/D                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[18] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[18] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 38                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 38                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 42                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 42                                                 |                       |                                   |       |       |         |          | 
     | a_coeffs_reg_0__13_                                |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | a_coeffs_reg_0__13_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin a_coeffs_reg_0__14_/CLK 
Endpoint:   a_coeffs_reg_0__14_/D                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[17] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[17] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 33                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 33                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 37                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 37                                                 |                       |                                   |       |       |         |          | 
     | a_coeffs_reg_0__14_                                |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | a_coeffs_reg_0__14_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin a_coeffs_reg_0__15_/CLK 
Endpoint:   a_coeffs_reg_0__15_/D                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[16] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[16] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 20                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 20                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 32                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 32                                                 |                       |                                   |       |       |         |          | 
     | a_coeffs_reg_0__15_                                |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_0_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | a_coeffs_reg_0__15_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin b_coeffs_reg_0__0_/CLK 
Endpoint:   b_coeffs_reg_0__0_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[31] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[31] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 103                                                |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 103                                                |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 107                                                |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 107                                                |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_0__0_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_0__0_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin b_coeffs_reg_0__1_/CLK 
Endpoint:   b_coeffs_reg_0__1_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[30] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[30] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 98                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 98                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 102                                                |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 102                                                |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_0__1_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_0__1_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin b_coeffs_reg_0__2_/CLK 
Endpoint:   b_coeffs_reg_0__2_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[29] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[29] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 93                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 93                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 97                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 97                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_0__2_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_0__2_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin b_coeffs_reg_0__3_/CLK 
Endpoint:   b_coeffs_reg_0__3_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[28] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[28] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 88                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 88                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 92                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 92                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_0__3_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_0__3_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin b_coeffs_reg_0__4_/CLK 
Endpoint:   b_coeffs_reg_0__4_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[27] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[27] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 83                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 83                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 87                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 87                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_0__4_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_0__4_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin b_coeffs_reg_0__5_/CLK 
Endpoint:   b_coeffs_reg_0__5_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[26] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[26] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 78                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 78                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 82                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 82                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_0__5_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_0__5_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin b_coeffs_reg_0__6_/CLK 
Endpoint:   b_coeffs_reg_0__6_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[25] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[25] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 73                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 73                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 77                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 77                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_0__6_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_0__6_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin b_coeffs_reg_0__7_/CLK 
Endpoint:   b_coeffs_reg_0__7_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[24] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[24] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 68                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 68                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 72                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 72                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_0__7_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_0__7_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin b_coeffs_reg_0__8_/CLK 
Endpoint:   b_coeffs_reg_0__8_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[23] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[23] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 63                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 63                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 67                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 67                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_0__8_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_0__8_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin b_coeffs_reg_0__9_/CLK 
Endpoint:   b_coeffs_reg_0__9_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[22] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[22] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 58                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 58                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 62                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 62                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_0__9_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_0__9_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin b_coeffs_reg_0__10_/CLK 
Endpoint:   b_coeffs_reg_0__10_/D                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[21] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[21] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 53                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 53                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 57                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 57                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_0__10_                                |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_0__10_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin b_coeffs_reg_0__11_/CLK 
Endpoint:   b_coeffs_reg_0__11_/D                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[20] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[20] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 48                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 48                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 52                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 52                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_0__11_                                |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_0__11_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin b_coeffs_reg_0__12_/CLK 
Endpoint:   b_coeffs_reg_0__12_/D                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[19] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[19] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 43                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 43                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 47                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 47                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_0__12_                                |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_0__12_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin b_coeffs_reg_0__13_/CLK 
Endpoint:   b_coeffs_reg_0__13_/D                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[18] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[18] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 38                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 38                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 42                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 42                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_0__13_                                |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_0__13_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin b_coeffs_reg_0__14_/CLK 
Endpoint:   b_coeffs_reg_0__14_/D                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[17] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[17] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 33                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 33                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 37                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 37                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_0__14_                                |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_0__14_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin b_coeffs_reg_0__15_/CLK 
Endpoint:   b_coeffs_reg_0__15_/D                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[16] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[16] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 20                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 20                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 32                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 32                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_0__15_                                |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_b_coeffs_reg_2_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_0__15_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin b_coeffs_reg_1__0_/CLK 
Endpoint:   b_coeffs_reg_1__0_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[31] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[31] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 103                                                |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 103                                                |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 107                                                |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 107                                                |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_1__0_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_1__0_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin b_coeffs_reg_1__1_/CLK 
Endpoint:   b_coeffs_reg_1__1_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[30] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[30] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 98                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 98                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 102                                                |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 102                                                |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_1__1_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_1__1_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin b_coeffs_reg_1__2_/CLK 
Endpoint:   b_coeffs_reg_1__2_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[29] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[29] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 93                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 93                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 97                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 97                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_1__2_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_1__2_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin b_coeffs_reg_1__3_/CLK 
Endpoint:   b_coeffs_reg_1__3_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[28] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[28] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 88                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 88                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 92                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 92                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_1__3_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_1__3_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin b_coeffs_reg_1__4_/CLK 
Endpoint:   b_coeffs_reg_1__4_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[27] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[27] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 83                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 83                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 87                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 87                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_1__4_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_1__4_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin b_coeffs_reg_1__5_/CLK 
Endpoint:   b_coeffs_reg_1__5_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[26] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[26] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 78                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 78                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 82                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 82                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_1__5_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_1__5_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin b_coeffs_reg_1__6_/CLK 
Endpoint:   b_coeffs_reg_1__6_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[25] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[25] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 73                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 73                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 77                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 77                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_1__6_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_1__6_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin b_coeffs_reg_1__7_/CLK 
Endpoint:   b_coeffs_reg_1__7_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[24] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[24] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 68                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 68                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 72                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 72                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_1__7_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_1__7_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin b_coeffs_reg_1__8_/CLK 
Endpoint:   b_coeffs_reg_1__8_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[23] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[23] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 63                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 63                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 67                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 67                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_1__8_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_1__8_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin b_coeffs_reg_1__9_/CLK 
Endpoint:   b_coeffs_reg_1__9_/D                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[22] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[22] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 58                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 58                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 62                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 62                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_1__9_                                 |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_1__9_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin b_coeffs_reg_1__10_/CLK 
Endpoint:   b_coeffs_reg_1__10_/D                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[21] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[21] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 53                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 53                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 57                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 57                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_1__10_                                |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_1__10_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin b_coeffs_reg_1__11_/CLK 
Endpoint:   b_coeffs_reg_1__11_/D                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[20] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[20] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 48                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 48                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 52                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 52                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_1__11_                                |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_1__11_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin b_coeffs_reg_1__12_/CLK 
Endpoint:   b_coeffs_reg_1__12_/D                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[19] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[19] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 43                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 43                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 47                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 47                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_1__12_                                |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_1__12_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin b_coeffs_reg_1__13_/CLK 
Endpoint:   b_coeffs_reg_1__13_/D                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[18] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[18] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 38                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 38                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 42                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 42                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_1__13_                                |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_1__13_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin b_coeffs_reg_1__14_/CLK 
Endpoint:   b_coeffs_reg_1__14_/D                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[17] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[17] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 33                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 33                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 37                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 37                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_1__14_                                |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_1__14_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin b_coeffs_reg_1__15_/CLK 
Endpoint:   b_coeffs_reg_1__15_/D                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/dout1[16] (^) triggered by trailing edge of 'ideal_clock'
Path Groups: {Macro2All}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
= Required Time                -0.023
  Arrival Time                 10.496
  Slack Time                   10.519
     Clock Fall Edge                     10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk v                 |                                   | 0.000 |       |  10.000 |   -0.519 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |                       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |  10.000 |   -0.519 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g | clk1 v -> dout1[16] ^ | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.004 | 0.389 |  10.389 |   -0.130 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__a22oi_1          | 0.003 | 0.000 |  10.389 |   -0.130 | 
     | 20                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | B2 ^ -> Y v           | sky130_fd_sc_hd__a22oi_1          | 0.031 | 0.035 |  10.424 |   -0.095 | 
     | 20                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U |                       | sky130_fd_sc_hd__nand4_1          | 0.031 | 0.000 |  10.424 |   -0.095 | 
     | 32                                                 |                       |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/U | A v -> Y ^            | sky130_fd_sc_hd__nand4_1          | 0.080 | 0.071 |  10.496 |   -0.023 | 
     | 32                                                 |                       |                                   |       |       |         |          | 
     | b_coeffs_reg_1__15_                                |                       | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.000 |  10.496 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^           |                            | 0.000 |       |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | clk_gate_a_coeffs_reg_1_/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.519 | 
     | b_coeffs_reg_1__15_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.519 | 
     +--------------------------------------------------------------------------------------------------------------------+ 

