// Seed: 1468974902
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9;
  wire id_10;
  for (id_11 = id_11 && 1 - 1 && id_7; id_7; id_4 = 1) begin : LABEL_0
    assign id_4 = 1;
  end
  wire id_12;
  id_13 :
  assert property (@(id_7 or posedge id_4) id_5)
  else;
  wire id_14;
  wire id_15;
  wire id_16;
  wire id_17;
  wire id_18;
  assign id_11 = 1;
  tri1 id_19 = 1'd0;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input wand id_2,
    output wand id_3,
    output tri0 id_4,
    output wire id_5,
    output wor id_6
    , id_15,
    output wand id_7,
    input wand id_8,
    input wire id_9,
    input wor id_10,
    output supply1 id_11,
    input tri0 id_12,
    input tri0 id_13
);
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16
  );
  wire id_17;
endmodule
