Pritpal S. Ahuja , Douglas W. Clark , Anne Rogers, The performance impact of incomplete bypassing in processor pipelines, Proceedings of the 28th annual international symposium on Microarchitecture, p.36-45, November 29-December 01, 1995, Ann Arbor, Michigan, USA
E. O. Brigham , R. E. Morrow, The fast Fourier transform, IEEE Spectrum, v.4 n.12, p.63-70, December 1967[doi>10.1109/MSPEC.1967.5217220]
Mary D. Brown , Yale N. Patt, Using Internal Redundant Representations and Limited Bypass to Support Pipelined Adders and Register Files, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.289, February 02-06, 2002
Joan Daemen , Vincent Rijmen, The  Design of Rijndael, Springer-Verlag New York, Inc., Secaucus, NJ, 2002
Dreesen, R., Jungeblut, T., Thies, M., Porrmann, M., R端ckert, U., and Kastens, U. 2009. A synchronization method for register traces of pipelined processors. In Proceedings of the International Embedded Systems Symposium (IESS'09). 207--217.
Ekdahl, P. and Johansson, T. 2000. SNOW-- A new stream cipher. In Proceedings of the 1<sup>st</sup> Open NESSIE Workshop.
Fan, K., Clark, N., Chu, M., Manjunath, K. V., Ravindran, R., Smelyanskiy, M., and Mahlke, S. 2003. Systematic register bypass customization for application-specific processors. In Proceedings of the of IEEE International Conference on Application-Specific Systems, Architectures, and Processors (ASSAP'03). 64--74.
Joseph A. Fisher, Very Long Instruction Word architectures and the ELI-512, Proceedings of the 10th annual international symposium on Computer architecture, p.140-150, June 13-17, 1983, Stockholm, Sweden[doi>10.1145/800046.801649]
Fisher, J. A. 2009. Retrospective: Very long instruction word architectures and the ELI-512. IEEE Solid-State Circ. Mag. 1, 34--36.
Fisher, J. A., Faraboschi, P., and Young, C. 2009. VLIW processors: From blue sky to best buy. IEEE Solid-State Circ. Mag. 1, 10--17.
Neeraj Goel , Anshul Kumar , Preeti Ranjan Panda, Power Reduction in VLIW Processor with Compiler Driven Bypass Network, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.233-238, January 06-10, 2007[doi>10.1109/VLSID.2007.127]
Chung-Hsing Hsu , Ulrich Kremer , Michael Hsiao, Compiler-directed dynamic voltage/frequency scheduling for energy reduction in microprocessors, Proceedings of the 2001 international symposium on Low power electronics and design, p.275-278, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383165]
Hussmann, M., Thies, M., and Kastens, U. 2005. Parallelizing compilation through load-time scheduling for a superscalar processor family. In Proceedings of the 3<sup>rd</sup> Workshop on Optimizations for DSP and Embedded Systems (ODES'05), held in conjunction with the 3<sup>rd</sup> IEEE/ACM International Symposium on Code Generation and Optimization (CGO'05).
Jungeblut, T., Dreesen, R., Porrmann, M., Thies, M., R端ckert, U., and Kastens, U. 2010a. A framework for the design space exploration of software-defined radio applications. In Proceedings of the 2<sup>nd</sup> International ICST Conference on Mobile Lightweight Wireless Systems.
Jungeblut, T., Klassen, D., Dreesen, R., Porrmann, M., Thies, M., R端ckert, U., and Kastens, U. 2009. Design space exploration for next generation wireless technologies. In Proceedings of the Electrical and Electronic Engineering for Communication Conference (EEEfCOM'09).
Jungeblut, T., Puttmann, C., Dreesen, R., Porrmann, M., Thies, M., R端ckert, U., and Kastens, U. 2010b. Resource efficiency of hardware extensions of a 4-issue VLIW processor for elliptic curve cryptography. Adv. Radio Sci. 8, 295--305.
Thorsten Jungeblut , Gregor Sievers , Mario Porrmann , Ulrich Ruckert, Design Space Exploration for Memory Subsystems of VLIW Architectures, Proceedings of the 2010 IEEE Fifth International Conference on Networking, Architecture, and Storage, p.377-385, July 15-17, 2010[doi>10.1109/NAS.2010.14]
Uwe Kastens , Dinh Khoi Le , Adrian Slowik , Michael Thies, Feedback driven instruction-set extension, Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 11-13, 2004, Washington, DC, USA[doi>10.1145/997163.997182]
Lung, C., Hsiao, H., Zeng, Z., and Chang, S. 2010. LP-based multi-mode multi-corner clock skew optimization. In Proceedings of the International Symposium on VLSI Design Automation and Test (VLSI-DAT'10). IEEE, 335--338.
Peterson, W. W. and Brown, D. T. 1961. Cyclic codes for error detection. Proc. IRE 49, 1, 228--235.
Porrmann, M., Hagemeyer, J., Pohl, C., Romoth, J., and Strugholtz, M. 2010. RAPTOR -- A scalable platform for rapid prototyping and FPGA-based cluster computing. In Parallel Computing: From Multicores and GPU's to Petascale, Advances in Parallel Computing, vol. 19, IOS Press, 592--599.
Iain E. Richardson, The H.264 Advanced Video Compression Standard, Wiley Publishing, 2010
M. Sami , D. Sciuto , C. Silvano , V. Zaccaria , R. Zafalon, Low-power data forwarding for VLIW embedded architectures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.5, p.614-622, October 2002[doi>10.1109/TVLSI.2002.801617]
Andrei Terechko , Manish Garg , Henk Corporaal, Evaluation of Speed and Area of Clustered VLIW Processors, Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design, p.557-563, January 03-07, 2005[doi>10.1109/ICVD.2005.95]
A. Viterbi, Error bounds for convolutional codes and an asymptotically optimum decoding algorithm, IEEE Transactions on Information Theory, v.13 n.2, p.260-269, April 1967[doi>10.1109/TIT.1967.1054010]
Reinhold P. Weicker, Dhrystone: a synthetic systems programming benchmark, Communications of the ACM, v.27 n.10, p.1013-1030, Oct 1984[doi>10.1145/358274.358283]
Yuan Xie , Wayne Wolf , Haris Lekatsas, Code compression for embedded VLIW processors using variable-to-fixed coding, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.5, p.525-536, May 2006[doi>10.1109/TVLSI.2006.876105]
