// Seed: 1243317278
module module_0 (
    output logic id_0,
    output logic id_1
);
  reg id_3;
  always
    case (id_3)
      -1:
      if (-1) id_1 <= -1;
      else id_3 <= 1'b0;
      -1'b0 - 1: id_0 = 1;
      default: id_0 += id_3;
    endcase
  logic [-1 : 1] id_4;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    output logic id_1,
    input tri id_2,
    input supply1 id_3,
    output logic id_4,
    input supply1 id_5,
    input wand id_6,
    input supply0 id_7,
    input wor id_8,
    output tri0 id_9,
    input tri0 id_10
);
  always @* begin : LABEL_0
    id_1 <= id_8;
    id_4 <= -1'd0;
  end
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
