<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab9.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DFF_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="circuit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="circuit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="circuit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="circuit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="circuit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="circuit_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="circuit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="circuit_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="circuit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="tb_circuit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="tb_circuit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_circuit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="tb_circuit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="tb_circuit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="tb_circuit.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_circuit_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_circuit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_circuit_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_circuit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tb_circuit_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tb_circuit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1639473314" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1639473314">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639488125" xil_pn:in_ck="-6048399999112400137" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1639488125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DFF.v"/>
      <outfile xil_pn:name="circuit.v"/>
      <outfile xil_pn:name="tb_circuit.v"/>
    </transform>
    <transform xil_pn:end_ts="1639474100" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6354886199216368129" xil_pn:start_ts="1639474100">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639474100" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3197687621899908023" xil_pn:start_ts="1639474100">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639474100" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4406434533049999638" xil_pn:start_ts="1639474100">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1639488132" xil_pn:in_ck="-6048399999112400137" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1639488131">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="DFF.v"/>
      <outfile xil_pn:name="circuit.v"/>
      <outfile xil_pn:name="tb_circuit.v"/>
    </transform>
    <transform xil_pn:end_ts="1639488141" xil_pn:in_ck="-6048399999112400137" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8739288051421561882" xil_pn:start_ts="1639488132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_circuit_beh.prj"/>
      <outfile xil_pn:name="tb_circuit_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1639490105" xil_pn:in_ck="-5935955689214150345" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4584301663787093283" xil_pn:start_ts="1639490104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_circuit_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1639496757" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1639496757">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639496806" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5933841257385403742" xil_pn:start_ts="1639496806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639496806" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4752866053219698271" xil_pn:start_ts="1639496806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639496806" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1639496806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639496806" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5256788919928614634" xil_pn:start_ts="1639496806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639496806" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249795389316" xil_pn:start_ts="1639496806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639496806" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6028706024090886891" xil_pn:start_ts="1639496806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639496895" xil_pn:in_ck="-6048399999112400137" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="724516020959984353" xil_pn:start_ts="1639496885">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="circuit.lso"/>
      <outfile xil_pn:name="circuit.prj"/>
      <outfile xil_pn:name="circuit.syr"/>
      <outfile xil_pn:name="circuit.xst"/>
      <outfile xil_pn:name="circuit_stx_beh.prj"/>
      <outfile xil_pn:name="circuit_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1639496895" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981262048562325" xil_pn:start_ts="1639496895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
