INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sine_TaylorSeries
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sim_1/new/Sine_TaylorSeries_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sine_TaylorSeries_tb
