{"title":"Optoelectronic Chip for the Implementation of Back Error Propagation","uri":"","abstract":"We present a CMOS silicon chip that optically implements the back error propagation (BEP) algorithm [1] of a two layer neural network. The chip has eight units (or \"neurons\") on a area of approximately 2x2 mm.  Each unit consists of a phototransistor as the detector, a modulator pad for light modulation, sample-and-hold circuits, and additional circuits necessary to perform the BEP algorithm.","documents":[{"id":"http://authors.library.caltech.edu/id/document/253296","docid":253296,"rev_number":3,"files":[{"id":"http://authors.library.caltech.edu/id/file/1267513","fileid":1267513,"datasetid":"document","objectid":253296,"filename":"00697512.pdf","mime_type":"application/pdf","hash":"0ac75b04adbd2fe80f9b1d164ebe2a76","hash_type":"MD5","filesize":73166,"mtime":"2017-06-07 00:17:05","url":"http://authors.library.caltech.edu/77983/1/00697512.pdf"}],"eprintid":77983,"pos":1,"placement":1,"mime_type":"application/pdf","format":"application/pdf","language":"en","security":"public","license":"other","main":"00697512.pdf","content":"published"}],"note":"© 1992 IEEE.","id":77983,"rev_number":8,"userid":207,"eprint_dir":"disk0/00/07/79/83","datestamp":"2017-06-07 16:24:05","lastmod":"2017-06-07 16:24:05","status_changed":"2017-06-07 16:24:05","type":"book_section","metadata_visibility":"show","creators":[{"given":"Hsin-Yu","family":"Li","id":"Li-Hsin-Yu-Sidney","orcid":""},{"given":"Jean-Jacques","family":"Drolet","id":"Drolet-J-J-P","orcid":""},{"given":"Demetri","family":"Psaltis","id":"Psaltis-D","orcid":""},{"given":"Mark A.","family":"Handschy","id":"Handschy-M-A","orcid":""}],"ispublished":"pub","subjects":null,"full_text_status":"public","keywords":"","date":"1992-07","date_type":"published","publication":"","volume":"","number":"","pagerange":"C79-C80","id_number":"CaltechAUTHORS:20170606-170443031","refereed":true,"issn":"","official_url":"http://resolver.caltech.edu/CaltechAUTHORS:20170606-170443031","related_url":[{"url":"https://doi.org/10.1109/LEOSST.1992.697512","type":"doi","description":"Article"},{"url":"http://ieeexplore.ieee.org/document/697512/","type":"pub","description":"Article"}],"referencetext":[" 1. Κ. Wagner D. Psaltis \"Multilayer Optical Learning Networks\" \u003cem\u003eAppl. Opt.\u003c/em\u003e vol. 26 no. 23 pp. 5061 1987.\n\n2. L. K. Cotter T. J. Drabik R. J. Dillon M. A. Handschy \"Ferroelectric liquid crystal/silicon VLSI spatial light modulator\" \u003cem\u003eOpt. Lett.\u003c/em\u003e vol. 15 pp. 291 1990.\n\n3. D. A. Jared R. Turner K. M. Johnson \"Electrically Addressed Spatial Light-Modulator that uses a dynamic memory\" \u003cem\u003eOptics Letters\u003c/em\u003e vol. 16 no. 22 pp. 1785-1178 1991.\n\n"],"rights":"No commercial reproduction, distribution, display or performance rights in this work are provided.","official_citation":"Hsin-Yu Li, J. J. Drolet, D. Psaltis and M. A. Handschy, \"Optoelectronic Chip for the Implementation of Back Error Propagation,\" Summer Topical Meeting Digest on Broadband Analog and Digital Optoelectronics, Optical Multiple Access Networks, Integrated Optoelectronics, Smart Pixels, Santa Barbara, CA, USA, 1992, pp. C79-C80.\ndoi: 10.1109/LEOSST.1992.697512","other_numbering_system":null,"funders":null,"collection":"CaltechAUTHORS","reviewer":"George Porter","local_group":null}