# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../hdmi_text_controller_thissss_v1_0_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \

sv xil_defaultlib  \
"../../../../../../../../nds_capture/nds_capture.srcs/sources_1/new/nds_bram6.sv" \
"../../../../../../../../../../../Documents/GitHub/ece385/ip_repo_asz/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
