01/18/24 	tang-nano 

https://learn.lushaylabs.com/getting-setup-with-the-tang-nano-9k/

https://learn.lushaylabs.com/os-toolchain-manual-installation/

devel@pi4-30:~ $ mkdir tang-nano
devel@pi4-30:~ $ cd tang-nano/
devel@pi4-30:~/tang-nano $ cp ../virtual-python-xstools/virtp.sh .
devel@pi4-30:~/tang-nano $ cat virtp.sh 
#!/bin/bash
python3 -m venv env ; source env/bin/activate
(env) devel@pi4-30:~/tang-nano $ pip3 install apycula
Looking in indexes: https://pypi.org/simple, https://www.piwheels.org/simple
Collecting apycula

(env) devel@pi4-30:~/tang-nano $ which gowin_bba
/home/devel/tang-nano/env/bin/gowin_bba
(env) devel@pi4-30:~/tang-nano $ python3 -m site --user-base

cmake . -DARCH=gowin -DGOWIN_BBA_EXECUTABLE=`which gowin_bba`
/home/devel/.local
mkdir counter

module counter
(
    input clk,
    output [5:0] led
);

localparam WAIT_TIME = 13500000;
reg [5:0] ledCounter = 0;
reg [23:0] clockCounter = 0;

always @(posedge clk) begin
    clockCounter <= clockCounter + 1;
    if (clockCounter == WAIT_TIME) begin
        clockCounter <= 0;
        ledCounter <= ledCounter + 1;
    end
end

assign led = ~ledCounter;
endmodule

IO_LOC "clk" 52;
IO_PORT "clk" PULL_MODE=UP;
IO_LOC "led[0]" 10;
IO_LOC "led[1]" 11;
IO_LOC "led[2]" 13;
IO_LOC "led[3]" 14;
IO_LOC "led[4]" 15;
IO_LOC "led[5]" 16;

yosys

read_verilog counter.v

synth_gowin -top counter -json counter.json

(env) devel@pi4-30:~/tang-nano/counter $ ls -la
total 1252
drwxr-xr-x 2 devel devel    4096 Jan 18 22:59 .
drwxr-xr-x 4 devel devel    4096 Jan 18 23:01 ..
-rw-r--r-- 1 devel devel       0 Jan 18 22:59 abc.history
-rw-r--r-- 1 devel devel 1263157 Jan 18 22:59 counter.json
-rw-r--r-- 1 devel devel     367 Jan 18 22:55 counter.v
-rw-r--r-- 1 devel devel     165 Jan 18 22:57 tangnano9k.cst

nextpnr-gowin --json counter.json --freq 27 --write counter_pnr.json --device GW1NR-LV9QN88PC6/I5 --family GW1N-9C --cst tangnano9k.cst

(env) devel@pi4-30:~/tang-nano/counter $ ../nextpnr/nextpnr-gowin --json counter.json --freq 27 --write counter_pnr.json --device GW1NR-LV9QN88PC6/I5 --family GW1N-9C --cst tangnano9k.cst
Info: Series:GW1N-9C Device:GW1NR-9C Package:QFN88P Speed:C6/I5

Info: Packing constants..
Info: Packing Shadow RAM..
Info: Packing GSR..
Info: No GSR in the chip base
Info: Packing IOs..
Info: Packing diff IOs..
Info: Packing IO logic..
Info: Packing wide LUTs..
Info: Packing LUT5s..
Info: Packing LUT6s..
Info: Packing LUT7s..
Info: Packing LUT8s..
Info: Packing ALUs..
Info: Packing LUT-FFs..
Info: Packing non-LUT FFs..
Info: Packing PLLs..
Info: Checksum: 0xacaa023e

Info: Device utilisation:
Info: 	                 VCC:     1/    1   100%
Info: 	               SLICE:   196/ 8640     2%
Info: 	                 IOB:     7/  274     2%
Info: 	              OSER16:     0/   38     0%
Info: 	              IDES16:     0/   38     0%
Info: 	             IOLOGIC:     0/  296     0%
Info: 	           MUX2_LUT5:    60/ 4320     1%
Info: 	           MUX2_LUT6:    30/ 2160     1%
Info: 	           MUX2_LUT7:     0/ 1080     0%
Info: 	           MUX2_LUT8:     0/ 1056     0%
Info: 	                 GND:     1/    1   100%
Info: 	                RAMW:     0/  270     0%
Info: 	                 OSC:     0/    1     0%
Info: 	                rPLL:     0/    2     0%

Info: Placed 7 cells based on constraints.
Info: Creating initial analytic placement for 76 cells, random placement wirelen = 2850.
Info:     at initial placer iter 0, wirelen = 120
Info:     at initial placer iter 1, wirelen = 136
Info:     at initial placer iter 2, wirelen = 147
Info:     at initial placer iter 3, wirelen = 157
Info: Running main analytical placer, max placement attempts per cell = 10878.
Info:     at iteration #1, type SLICE: wirelen solved = 162, spread = 636, legal = 617; time = 0.00s
Info:     at iteration #1, type GND: wirelen solved = 617, spread = 617, legal = 617; time = 0.00s
Info:     at iteration #1, type MUX2_LUT6: wirelen solved = 509, spread = 526, legal = 545; time = 0.01s
Info:     at iteration #1, type VCC: wirelen solved = 545, spread = 545, legal = 545; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 158, spread = 576, legal = 604; time = 0.01s
Info:     at iteration #2, type SLICE: wirelen solved = 254, spread = 419, legal = 432; time = 0.00s
Info:     at iteration #2, type GND: wirelen solved = 432, spread = 432, legal = 432; time = 0.00s
Info:     at iteration #2, type MUX2_LUT6: wirelen solved = 403, spread = 414, legal = 416; time = 0.01s
Info:     at iteration #2, type VCC: wirelen solved = 416, spread = 416, legal = 416; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 142, spread = 483, legal = 530; time = 0.01s
Info:     at iteration #3, type SLICE: wirelen solved = 246, spread = 433, legal = 475; time = 0.01s
Info:     at iteration #3, type GND: wirelen solved = 475, spread = 475, legal = 475; time = 0.00s
Info:     at iteration #3, type MUX2_LUT6: wirelen solved = 423, spread = 441, legal = 466; time = 0.00s
Info:     at iteration #3, type VCC: wirelen solved = 466, spread = 466, legal = 466; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 127, spread = 433, legal = 467; time = 0.01s
Info:     at iteration #4, type SLICE: wirelen solved = 244, spread = 417, legal = 482; time = 0.00s
Info:     at iteration #4, type GND: wirelen solved = 482, spread = 482, legal = 482; time = 0.00s
Info:     at iteration #4, type MUX2_LUT6: wirelen solved = 431, spread = 431, legal = 443; time = 0.00s
Info:     at iteration #4, type VCC: wirelen solved = 443, spread = 443, legal = 443; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 143, spread = 454, legal = 496; time = 0.01s
Info:     at iteration #5, type SLICE: wirelen solved = 217, spread = 389, legal = 426; time = 0.00s
Info:     at iteration #5, type GND: wirelen solved = 426, spread = 426, legal = 426; time = 0.00s
Info:     at iteration #5, type MUX2_LUT6: wirelen solved = 410, spread = 413, legal = 435; time = 0.00s
Info:     at iteration #5, type VCC: wirelen solved = 435, spread = 435, legal = 435; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 141, spread = 457, legal = 484; time = 0.01s
Info:     at iteration #6, type SLICE: wirelen solved = 212, spread = 410, legal = 508; time = 0.00s
Info:     at iteration #6, type GND: wirelen solved = 508, spread = 508, legal = 508; time = 0.00s
Info:     at iteration #6, type MUX2_LUT6: wirelen solved = 495, spread = 506, legal = 522; time = 0.00s
Info:     at iteration #6, type VCC: wirelen solved = 522, spread = 522, legal = 522; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 157, spread = 464, legal = 478; time = 0.01s
Info:     at iteration #7, type SLICE: wirelen solved = 212, spread = 427, legal = 466; time = 0.00s
Info:     at iteration #7, type GND: wirelen solved = 466, spread = 466, legal = 466; time = 0.00s
Info:     at iteration #7, type MUX2_LUT6: wirelen solved = 432, spread = 448, legal = 453; time = 0.00s
Info:     at iteration #7, type VCC: wirelen solved = 453, spread = 453, legal = 453; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 153, spread = 467, legal = 490; time = 0.01s
Info:     at iteration #8, type SLICE: wirelen solved = 217, spread = 397, legal = 410; time = 0.01s
Info:     at iteration #8, type GND: wirelen solved = 410, spread = 410, legal = 410; time = 0.00s
Info:     at iteration #8, type MUX2_LUT6: wirelen solved = 396, spread = 400, legal = 415; time = 0.00s
Info:     at iteration #8, type VCC: wirelen solved = 415, spread = 415, legal = 415; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 160, spread = 554, legal = 560; time = 0.01s
Info: HeAP Placer Time: 0.27s
Info:   of which solving equations: 0.13s
Info:   of which spreading cells: 0.03s
Info:   of which strict legalisation: 0.02s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 18, wirelen = 467
Info:   at iteration #5: temp = 0.000000, timing cost = 9, wirelen = 327
Info:   at iteration #6: temp = 0.000000, timing cost = 6, wirelen = 299 
Info: SA placement time 0.21s

Info: Max frequency for clock 'clk_IBUF_I_O': 252.78 MHz (PASS at 27.00 MHz)

Info: Max delay posedge clk_IBUF_I_O -> <async>: 5.89 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 33081,  33162) |******* 
Info: [ 33162,  33243) | 
Info: [ 33243,  33324) | 
Info: [ 33324,  33405) | 
Info: [ 33405,  33486) | 
Info: [ 33486,  33567) | 
Info: [ 33567,  33648) | 
Info: [ 33648,  33729) | 
Info: [ 33729,  33810) | 
Info: [ 33810,  33891) |********************* 
Info: [ 33891,  33972) | 
Info: [ 33972,  34053) | 
Info: [ 34053,  34134) | 
Info: [ 34134,  34215) | 
Info: [ 34215,  34296) | 
Info: [ 34296,  34377) | 
Info: [ 34377,  34458) | 
Info: [ 34458,  34539) | 
Info: [ 34539,  34620) | 
Info: [ 34620,  34701) |** 
Info: Checksum: 0x41b8625b
Info: Find global nets...
Info: Routing globals...
Info:   Route net clk_IBUF_I_O, use clock #0.
Info:   Net clk_IBUF_I_O is routed.

Info: Routing..
Info: Setting up routing queue.
Info: Routing 610 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        663 |       48        615 |   48   615 |         0|       5.20       5.20|
Info: Routing complete.
Info: Router1 time 5.20s
Info: Checksum: 0x04bd8fc3

Info: Critical path report for clock 'clk_IBUF_I_O' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source clockCounter_DFFR_Q_11_DFFLC.Q
Info:  0.9  1.3    Net clockCounter[12] (4,15) -> (5,16)
Info:                Sink clockCounter_DFFR_Q_D_ALU_SUM_20_ALULC.B
Info:                Defined in:
Info:                  counter.v:9.12-9.24
Info:  1.1  2.4  Source clockCounter_DFFR_Q_D_ALU_SUM_20_ALULC.F
Info:  0.9  3.3    Net clockCounter_DFFR_Q_D[12] (5,16) -> (4,15)
Info:                Sink clockCounter_DFFR_Q_11_DFFLC.A
Info:                Defined in:
Info:                  counter.v:12.21-12.37
Info:                  /usr/local/bin/../share/yosys/gowin/arith_map.v:34.28-34.29
Info:  0.0  3.3  Setup clockCounter_DFFR_Q_11_DFFLC.A
Info: 1.6 ns logic, 1.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk_IBUF_I_O' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source ledCounter_DFFE_Q_4_DFFLC.Q
Info:  1.9  2.4    Net ledCounter[1] (4,19) -> (1,16)
Info:                Sink led_OBUF_O_4_I_LUT1_F_LC.A
Info:                Defined in:
Info:                  counter.v:8.11-8.21
Info:  1.0  3.4  Source led_OBUF_O_4_I_LUT1_F_LC.F
Info:  0.9  4.3    Net led_OBUF_O_4_I (1,16) -> (0,15)
Info:                Sink led_OBUF_O_4$iob.I
Info: 1.5 ns logic, 2.8 ns routing

Info: Max frequency for clock 'clk_IBUF_I_O': 299.58 MHz (PASS at 27.00 MHz)

Info: Max delay posedge clk_IBUF_I_O -> <async>: 4.30 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 33699,  33752) |* 
Info: [ 33752,  33805) | 
Info: [ 33805,  33858) | 
Info: [ 33858,  33911) |*** 
Info: [ 33911,  33964) | 
Info: [ 33964,  34017) | 
Info: [ 34017,  34070) | 
Info: [ 34070,  34123) |* 
Info: [ 34123,  34176) | 
Info: [ 34176,  34229) |***** 
Info: [ 34229,  34282) |**** 
Info: [ 34282,  34335) | 
Info: [ 34335,  34388) | 
Info: [ 34388,  34441) | 
Info: [ 34441,  34494) | 
Info: [ 34494,  34547) | 
Info: [ 34547,  34600) |* 
Info: [ 34600,  34653) | 
Info: [ 34653,  34706) |************* 
Info: [ 34706,  34759) |** 

Info: Program finished normally.

sudo apt install libftdi1-dev

git clone https://github.com/trabucayre/openFPGALoader.git

mkdir build

cd build/

(env) devel@pi4-30:~/tang-nano/openFPGALoader/build $ cmake ../
-- The CXX compiler identification is GNU 10.2.1
-- Detecting CXX compiler ABI info
-- Detecting CXX compiler ABI info - done
-- Check for working CXX compiler: /usr/bin/c++ - skipped
-- Detecting CXX compile features
-- Detecting CXX compile features - done
-- Found PkgConfig: /usr/bin/pkg-config (found version "0.29.2") 
-- Checking for module 'libftdi1'
--   Found libftdi1, version 1.5
-- Checking for module 'libusb-1.0'
--   Found libusb-1.0, version 1.0.24
-- Checking for module 'hidapi-hidraw'
--   No package 'hidapi-hidraw' found
-- Checking for module 'hidapi-libusb'
--   No package 'hidapi-libusb' found
-- Checking for module 'hidapi'
--   No package 'hidapi' found
-- Checking for module 'zlib'
--   Found zlib, version 1.2.11
-- Checking for module 'libudev'
--   Found libudev, version 247
-- Checking for module 'libgpiod'
--   No package 'libgpiod' found
libgpiod not found, disabling gpiod support
hidapi-libusb not found: cmsis_dap support disabled
Xilinx Virtual Server support enabled
Remote bitbang client support enabled
-- Configuring done
-- Generating done
-- Build files have been written to: /home/devel/tang-nano/openFPGALoader/build
(env) devel@pi4-30:~/tang-nano/openFPGALoader/build $ make

(env) devel@pi4-30:~/tang-nano/openFPGALoader/build $ ls -la
total 2336
drwxr-xr-x  3 devel devel    4096 Jan 19 00:23 .
drwxr-xr-x 10 devel devel    4096 Jan 19 00:17 ..
-rw-r--r--  1 devel devel   24718 Jan 19 00:18 CMakeCache.txt
drwxr-xr-x  6 devel devel    4096 Jan 19 00:23 CMakeFiles
-rw-r--r--  1 devel devel    6721 Jan 19 00:18 cmake_install.cmake
-rw-r--r--  1 devel devel   51422 Jan 19 00:18 Makefile
-rwxr-xr-x  1 devel devel 2077296 Jan 19 00:23 openFPGALoader
-rw-r--r--  1 devel devel   21866 Jan 19 00:18 spiOverJtag_10cl025256.rbf.gz
-rw-r--r--  1 devel devel   78630 Jan 19 00:18 spiOverJtag_5ce223.rbf.gz
-rw-r--r--  1 devel devel   21894 Jan 19 00:18 spiOverJtag_ep4ce2217.rbf.gz
-rw-r--r--  1 devel devel    4537 Jan 19 00:18 spiOverJtag_xc6slx100fgg484.bit.gz
-rw-r--r--  1 devel devel    2558 Jan 19 00:18 spiOverJtag_xc6slx45csg324.bit.gz
-rw-r--r--  1 devel devel    4980 Jan 19 00:18 spiOverJtag_xc7a100tfgg484.bit.gz
-rw-r--r--  1 devel devel   10787 Jan 19 00:18 spiOverJtag_xc7a200tsbg484.bit.gz
-rw-r--r--  1 devel devel    3402 Jan 19 00:18 spiOverJtag_xc7a35tcsg324.bit.gz
-rw-r--r--  1 devel devel   15901 Jan 19 00:18 spiOverJtag_xc7a35tftg256.bit.gz
-rw-r--r--  1 devel devel   15913 Jan 19 00:18 spiOverJtag_xc7a50tcpg236.bit.gz
-rw-r--r--  1 devel devel    4982 Jan 19 00:18 spiOverJtag_xc7a75tfgg484.bit.gz
