
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103065                       # Number of seconds simulated
sim_ticks                                103065183000                       # Number of ticks simulated
final_tick                               103065183000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 324068                       # Simulator instruction rate (inst/s)
host_op_rate                                   324068                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              131986067                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656944                       # Number of bytes of host memory used
host_seconds                                   780.88                       # Real time elapsed on the host
sim_insts                                   253058140                       # Number of instructions simulated
sim_ops                                     253058218                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 103065183000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           32512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           15936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              48448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        32512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32512                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 757                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             315451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             154621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                470071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        315451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           315451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            315451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            154621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               470071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         757                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       757                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  48448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   48448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  103065090500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   757                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.344828                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.205307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.794758                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           60     34.48%     34.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           53     30.46%     64.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           17      9.77%     74.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      8.05%     82.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      3.45%     86.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      2.30%     88.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.30%     90.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.87%     93.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11      6.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          174                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     14861750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                29055500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3785000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19632.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38382.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      576                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  136149393.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   856800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   436425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3812760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              6663870                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               214560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        24407400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         3072480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      24717788640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            24762784695                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.263336                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         103049799000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       323500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 102988485000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      8000750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      12503250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     53530500                       # Time in different power states
system.mem_ctrls_1.actEnergy                   435540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   223905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1592220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              3951810                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               495840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        21291780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         6462720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      24719113380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            24759098955                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.227575                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         103055167500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1057250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 102991703250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     16830500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       6562000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     46690000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 103065183000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                46021321                       # Number of BP lookups
system.cpu.branchPred.condPredicted          25016177                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2765                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             45014382                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                19007812                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             42.226087                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        10003585                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           10001794                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1791                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          738                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    103065183000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        206130367                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           40021614                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      253086588                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    46021321                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           29009606                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     166058792                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5688                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  40010732                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   614                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          206083311                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.228080                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.093485                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 41032430     19.91%     19.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                119030663     57.76%     77.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 20012708      9.71%     87.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 15004323      7.28%     94.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  7001270      3.40%     98.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3000564      1.46%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1000440      0.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      163      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      750      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            206083311                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.223263                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.227799                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 41021493                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 14724                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 165044679                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   303                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2112                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             19007609                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   780                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              253078408                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1526                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2112                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 41023729                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    3632                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           9976                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 165042666                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  1196                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              253075688                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     61                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      8                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    978                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           176049473                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             304095989                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        304095963                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                26                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             176037469                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    12004                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                187                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            186                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       670                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             54014302                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            42008955                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               914                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               79                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  253070574                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 369                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 253067423                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                41                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           12724                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         7171                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             61                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     206083311                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.227986                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.935590                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            40041772     19.43%     19.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           105026583     50.96%     70.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            40007898     19.41%     89.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            17004799      8.25%     98.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3001287      1.46%     99.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1000552      0.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 230      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 161      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  29      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       206083311                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      61      8.74%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      8.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    387     55.44%     64.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   248     35.53%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                2      0.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               153      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             155044701     61.27%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1000013      0.40%     61.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               1000223      0.40%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   5      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             54013915     21.34%     83.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            42008399     16.60%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               2      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             12      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              253067423                       # Type of FU issued
system.cpu.iq.rate                           1.227706                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         698                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000003                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          712218856                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         253083629                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    253063957                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  40                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 44                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              253067947                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      21                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          3000098                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         2400                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1173                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           104                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2112                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2790                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   663                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           253070943                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1850                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              54014302                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             42008955                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                275                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   615                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            690                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1610                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2300                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             253065045                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              54013604                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2378                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     96021792                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 46015647                       # Number of branches executed
system.cpu.iew.exec_stores                   42008188                       # Number of stores executed
system.cpu.iew.exec_rate                     1.227694                       # Inst execution rate
system.cpu.iew.wb_sent                      253064121                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     253063973                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 101022894                       # num instructions producing a value
system.cpu.iew.wb_consumers                 116028034                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.227689                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.870677                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           12728                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             308                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2033                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    206080419                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.227959                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.586089                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     74050015     35.93%     35.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     79017864     38.34%     74.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     27004779     13.10%     87.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     10004546      4.85%     92.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6001410      2.91%     95.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      4000731      1.94%     97.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1000333      0.49%     97.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           63      0.00%     97.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      5000678      2.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    206080419                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            253058140                       # Number of instructions committed
system.cpu.commit.committedOps              253058218                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       96019684                       # Number of memory references committed
system.cpu.commit.loads                      54011902                       # Number of loads committed
system.cpu.commit.membars                          78                       # Number of memory barriers committed
system.cpu.commit.branches                   46014213                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         12                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 252057608                       # Number of committed integer instructions.
system.cpu.commit.function_calls             21002779                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           78      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        155038290     61.27%     61.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1000009      0.40%     61.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          1000157      0.40%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        54011902     21.34%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       42007770     16.60%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         253058218                       # Class of committed instruction
system.cpu.commit.bw_lim_events               5000678                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    454149725                       # The number of ROB reads
system.cpu.rob.rob_writes                   506144791                       # The number of ROB writes
system.cpu.timesIdled                             351                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           47056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   253058140                       # Number of Instructions Simulated
system.cpu.committedOps                     253058218                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.814557                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.814557                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.227661                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.227661                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                304082678                       # number of integer regfile reads
system.cpu.int_regfile_writes               176041693                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        12                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        4                       # number of floating regfile writes
system.cpu.misc_regfile_reads                       8                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 103065183000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           215.977150                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            93020503                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               249                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          373576.317269                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            261500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   215.977150                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.210915                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.210915                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          216                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.240234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         186042609                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        186042609                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 103065183000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     51012923                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        51012923                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     42007166                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       42007166                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           88                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           88                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           77                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      93020089                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         93020089                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     93020089                       # number of overall hits
system.cpu.dcache.overall_hits::total        93020089                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          384                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           384                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          539                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          539                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          923                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            923                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          923                       # number of overall misses
system.cpu.dcache.overall_misses::total           923                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     36689000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     36689000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     40044470                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40044470                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       256500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       256500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     76733470                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     76733470                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     76733470                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     76733470                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     51013307                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     51013307                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     42007705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     42007705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           91                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           91                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     93021012                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     93021012                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     93021012                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     93021012                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000013                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.032967                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.032967                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000010                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000010                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 95544.270833                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 95544.270833                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 74294.007421                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74294.007421                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        85500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        85500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 83134.853738                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83134.853738                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 83134.853738                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83134.853738                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2219                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           62                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                47                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.212766                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           62                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          259                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          259                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          416                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          416                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          675                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          675                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          675                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          675                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          125                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          125                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          123                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          248                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          248                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          248                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          248                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     12137000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12137000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     11718499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11718499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     23855499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     23855499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     23855499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     23855499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.010989                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.010989                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data        97096                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        97096                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 95272.349593                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95272.349593                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 96191.528226                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 96191.528226                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 96191.528226                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 96191.528226                       # average overall mshr miss latency
system.cpu.dcache.replacements                      3                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 103065183000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           341.952747                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            40010618                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               533                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          75066.825516                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   341.952747                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.667876                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.667876                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          316                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          80021997                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         80021997                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 103065183000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     40010085                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        40010085                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      40010085                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         40010085                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     40010085                       # number of overall hits
system.cpu.icache.overall_hits::total        40010085                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          647                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           647                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          647                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            647                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          647                       # number of overall misses
system.cpu.icache.overall_misses::total           647                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     52695497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52695497                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     52695497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52695497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     52695497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52695497                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     40010732                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     40010732                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     40010732                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     40010732                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     40010732                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     40010732                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 81445.899536                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81445.899536                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 81445.899536                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81445.899536                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 81445.899536                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81445.899536                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          927                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    84.272727                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          145                       # number of writebacks
system.cpu.icache.writebacks::total               145                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          114                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          114                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          114                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          114                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          114                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          114                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          533                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          533                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          533                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          533                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          533                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          533                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     45307998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45307998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     45307998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45307998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     45307998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45307998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 85005.624765                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85005.624765                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 85005.624765                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85005.624765                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 85005.624765                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85005.624765                       # average overall mshr miss latency
system.cpu.icache.replacements                    145                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 103065183000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   660.906216                       # Cycle average of tags in use
system.l2.tags.total_refs                         930                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       757                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.228534                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        441.929715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        218.976501                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.013487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.006683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.020169                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           757                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          661                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.023102                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      8197                       # Number of tag accesses
system.l2.tags.data_accesses                     8197                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 103065183000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks            3                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                3                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          145                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              145                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::cpu.inst              25                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 25                       # number of ReadCleanReq hits
system.l2.demand_hits::cpu.inst                    25                       # number of demand (read+write) hits
system.l2.demand_hits::total                       25                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   25                       # number of overall hits
system.l2.overall_hits::total                      25                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              123                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 123                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           508                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              508                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             126                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 508                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 249                       # number of demand (read+write) misses
system.l2.demand_misses::total                    757                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                508                       # number of overall misses
system.l2.overall_misses::cpu.data                249                       # number of overall misses
system.l2.overall_misses::total                   757                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     11529500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      11529500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     44242500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     44242500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     12045000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12045000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      44242500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      23574500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         67817000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     44242500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     23574500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        67817000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks            3                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            3                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          145                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          145                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          533                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            533                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               533                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               249                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  782                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              533                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              249                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 782                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.953096                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.953096                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.953096                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.968031                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.953096                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.968031                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 93735.772358                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93735.772358                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 87091.535433                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87091.535433                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 95595.238095                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95595.238095                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 87091.535433                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 94676.706827                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89586.525760                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 87091.535433                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 94676.706827                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89586.525760                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          123                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            123                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          508                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          508                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          126                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               757                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              757                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     10299500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10299500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     39162500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39162500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     10785000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10785000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     39162500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     21084500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     60247000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     39162500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     21084500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     60247000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.953096                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.953096                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.953096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.968031                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.953096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.968031                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 83735.772358                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83735.772358                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 77091.535433                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77091.535433                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 85595.238095                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85595.238095                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 77091.535433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 84676.706827                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79586.525760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 77091.535433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 84676.706827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79586.525760                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests           757                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 103065183000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                634                       # Transaction distribution
system.membus.trans_dist::ReadExReq               123                       # Transaction distribution
system.membus.trans_dist::ReadExResp              123                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           634                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        48448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   48448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               757                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     757    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 757                       # Request fanout histogram
system.membus.reqLayer0.occupancy              933500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4011000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          930                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 103065183000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               659                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          145                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              123                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             123                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           533                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          126                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        16128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  59520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              782                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    782    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                782                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             613000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            799500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            373500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
