TRACE::2022-04-15.16:28:54::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:28:54::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:28:54::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:28:54::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:28:54::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:28:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:28:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-04-15.16:28:57::SCWPlatform::Opened new HwDB with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:28:57::SCWWriter::formatted JSON is {
	"platformName":	"DMA_block_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_block_design_wrapper",
	"platHandOff":	"C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vivado_DMA/DMA_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_block_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-04-15.16:28:57::SCWWriter::formatted JSON is {
	"platformName":	"DMA_block_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_block_design_wrapper",
	"platHandOff":	"C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vivado_DMA/DMA_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_block_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_block_design_wrapper",
	"systems":	[{
			"systemName":	"DMA_block_design_wrapper",
			"systemDesc":	"DMA_block_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_block_design_wrapper"
		}]
}
TRACE::2022-04-15.16:28:57::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-04-15.16:28:57::SCWDomain::checking for install qemu data   : 
TRACE::2022-04-15.16:28:57::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-04-15.16:28:57::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-04-15.16:28:57::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:28:57::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:28:57::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:28:57::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:28:57::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:28:57::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:28:57::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:28:57::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:28:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:28:57::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:28:57::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:28:57::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:28:57::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:28:57::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:28:57::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:28:57::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:28:57::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:28:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:28:57::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:28:57::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:28:57::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:28:57::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:28:57::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:28:57::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:28:57::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:28:57::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:28:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:28:57::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-04-15.16:28:57::SCWPlatform::Generating the sources  .
TRACE::2022-04-15.16:28:57::SCWBDomain::Generating boot domain sources.
TRACE::2022-04-15.16:28:57::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-04-15.16:28:57::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:28:57::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:28:57::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:28:57::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:28:57::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:28:57::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:28:57::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:28:57::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:28:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:28:57::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:28:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-04-15.16:28:57::SCWMssOS::No sw design opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:28:57::SCWMssOS::mss does not exists at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:28:57::SCWMssOS::Creating sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:28:57::SCWMssOS::Adding the swdes entry, created swdb C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:28:57::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:28:57::SCWMssOS::Writing mss at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:28:57::SCWMssOS::Completed writing the mss file at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-04-15.16:28:57::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-04-15.16:28:57::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-04-15.16:28:57::SCWBDomain::Completed writing the mss file at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-04-15.16:29:06::SCWPlatform::Generating sources Done.
TRACE::2022-04-15.16:29:06::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:06::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:06::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:06::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:06::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:06::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:06::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:06::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2022-04-15.16:29:06::SCWMssOS::Could not open the swdb for C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2022-04-15.16:29:06::SCWMssOS::Could not open the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2022-04-15.16:29:06::SCWMssOS::Cleared the swdb table entry
TRACE::2022-04-15.16:29:06::SCWMssOS::No sw design opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:06::SCWMssOS::mss exists loading the mss file  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:06::SCWMssOS::Opened the sw design from mss  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:06::SCWMssOS::Adding the swdes entry C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-04-15.16:29:06::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-15.16:29:06::SCWMssOS::Opened the sw design.  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:06::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:29:06::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:29:06::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:29:06::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:06::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:06::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:06::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:06::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:06::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:06::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:06::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:07::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:07::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:07::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:07::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:07::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:07::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:07::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:07::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:07::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:07::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:07::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:07::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:07::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:07::SCWWriter::formatted JSON is {
	"platformName":	"DMA_block_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_block_design_wrapper",
	"platHandOff":	"C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vivado_DMA/DMA_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_block_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_block_design_wrapper",
	"systems":	[{
			"systemName":	"DMA_block_design_wrapper",
			"systemDesc":	"DMA_block_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_block_design_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8caa9258730c0a5da583e139bd7cd74c",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-15.16:29:07::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:29:07::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:29:07::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:29:07::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:07::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:07::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:07::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:07::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:07::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:07::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:07::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:07::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:07::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:07::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:07::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:07::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:07::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:07::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:07::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:07::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:07::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:07::SCWWriter::formatted JSON is {
	"platformName":	"DMA_block_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_block_design_wrapper",
	"platHandOff":	"C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vivado_DMA/DMA_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_block_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_block_design_wrapper",
	"systems":	[{
			"systemName":	"DMA_block_design_wrapper",
			"systemDesc":	"DMA_block_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_block_design_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8caa9258730c0a5da583e139bd7cd74c",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-15.16:29:07::SCWDomain::checking for install qemu data   : 
TRACE::2022-04-15.16:29:07::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-04-15.16:29:07::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-04-15.16:29:07::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:07::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:07::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:07::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:07::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:07::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:07::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:07::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:07::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:07::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:07::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:07::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:07::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:07::SCWMssOS::No sw design opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:07::SCWMssOS::mss does not exists at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:07::SCWMssOS::Creating sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:07::SCWMssOS::Adding the swdes entry, created swdb C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:07::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:07::SCWMssOS::Writing mss at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:07::SCWMssOS::Completed writing the mss file at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-04-15.16:29:07::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-04-15.16:29:07::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-04-15.16:29:07::SCWMssOS::Completed writing the mss file at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-04-15.16:29:07::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-04-15.16:29:11::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:29:11::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:29:11::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:29:11::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:29:11::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-04-15.16:29:11::SCWMssOS::Could not open the swdb for C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
KEYINFO::2022-04-15.16:29:11::SCWMssOS::Could not open the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss is not found

TRACE::2022-04-15.16:29:11::SCWMssOS::Cleared the swdb table entry
TRACE::2022-04-15.16:29:11::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-04-15.16:29:11::SCWMssOS::Writing the mss file completed C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:11::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:11::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:11::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:11::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:11::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:11::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:11::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:11::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:11::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:11::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:11::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:11::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:11::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:11::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:11::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:11::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:11::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:11::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWWriter::formatted JSON is {
	"platformName":	"DMA_block_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_block_design_wrapper",
	"platHandOff":	"C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vivado_DMA/DMA_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_block_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_block_design_wrapper",
	"systems":	[{
			"systemName":	"DMA_block_design_wrapper",
			"systemDesc":	"DMA_block_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_block_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8caa9258730c0a5da583e139bd7cd74c",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6204275bbacf2da868f402ba139322ec",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-04-15.16:29:11::SCWPlatform::Started generating the artifacts platform DMA_block_design_wrapper
TRACE::2022-04-15.16:29:11::SCWPlatform::Sanity checking of platform is completed
LOG::2022-04-15.16:29:11::SCWPlatform::Started generating the artifacts for system configuration DMA_block_design_wrapper
LOG::2022-04-15.16:29:11::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-04-15.16:29:11::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-04-15.16:29:11::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-15.16:29:11::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-04-15.16:29:11::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-04-15.16:29:11::SCWSystem::Not a boot domain 
LOG::2022-04-15.16:29:11::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-04-15.16:29:11::SCWDomain::Generating domain artifcats
TRACE::2022-04-15.16:29:11::SCWMssOS::Generating standalone artifcats
TRACE::2022-04-15.16:29:11::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/export/DMA_block_design_wrapper/sw/DMA_block_design_wrapper/qemu/
TRACE::2022-04-15.16:29:11::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/export/DMA_block_design_wrapper/sw/DMA_block_design_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-04-15.16:29:11::SCWMssOS:: Copying the user libraries. 
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:11::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:11::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:11::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWMssOS::Completed writing the mss file at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-04-15.16:29:11::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-15.16:29:11::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-04-15.16:29:11::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-04-15.16:29:11::SCWMssOS::skipping the bsp build ... 
TRACE::2022-04-15.16:29:11::SCWMssOS::Copying to export directory.
TRACE::2022-04-15.16:29:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-04-15.16:29:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-04-15.16:29:11::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-04-15.16:29:11::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-04-15.16:29:11::SCWSystem::Completed Processing the sysconfig DMA_block_design_wrapper
LOG::2022-04-15.16:29:11::SCWPlatform::Completed generating the artifacts for system configuration DMA_block_design_wrapper
TRACE::2022-04-15.16:29:11::SCWPlatform::Started preparing the platform 
TRACE::2022-04-15.16:29:11::SCWSystem::Writing the bif file for system config DMA_block_design_wrapper
TRACE::2022-04-15.16:29:11::SCWSystem::dir created 
TRACE::2022-04-15.16:29:11::SCWSystem::Writing the bif 
TRACE::2022-04-15.16:29:11::SCWPlatform::Started writing the spfm file 
TRACE::2022-04-15.16:29:11::SCWPlatform::Started writing the xpfm file 
TRACE::2022-04-15.16:29:11::SCWPlatform::Completed generating the platform
TRACE::2022-04-15.16:29:11::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:29:11::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:29:11::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:29:11::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:29:11::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:29:11::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:11::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:11::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:11::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:11::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:11::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:11::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:11::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:11::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:11::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:11::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:11::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:11::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:11::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:11::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:11::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:11::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:11::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:12::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:12::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWWriter::formatted JSON is {
	"platformName":	"DMA_block_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_block_design_wrapper",
	"platHandOff":	"C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vivado_DMA/DMA_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_block_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_block_design_wrapper",
	"systems":	[{
			"systemName":	"DMA_block_design_wrapper",
			"systemDesc":	"DMA_block_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_block_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8caa9258730c0a5da583e139bd7cd74c",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6204275bbacf2da868f402ba139322ec",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-04-15.16:29:12::SCWPlatform::updated the xpfm file.
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:12::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:12::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:12::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:29:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:29:12::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:29:12::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:29:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:29:12::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:12::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:12::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:12::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:12::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:12::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:12::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:12::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:12::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:12::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:12::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:12::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:12::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:12::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:12::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:12::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:12::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:12::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:12::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWWriter::formatted JSON is {
	"platformName":	"DMA_block_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_block_design_wrapper",
	"platHandOff":	"C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vivado_DMA/DMA_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_block_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_block_design_wrapper",
	"systems":	[{
			"systemName":	"DMA_block_design_wrapper",
			"systemDesc":	"DMA_block_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_block_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8caa9258730c0a5da583e139bd7cd74c",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6204275bbacf2da868f402ba139322ec",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:12::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:12::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:12::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:12::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:12::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:12::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:29:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:29:12::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:29:12::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:29:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:29:12::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:12::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:12::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:12::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:12::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:12::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:12::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:12::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:12::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:12::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:12::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:12::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:12::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:12::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:12::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:12::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:12::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:12::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:12::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:12::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:12::SCWWriter::formatted JSON is {
	"platformName":	"DMA_block_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_block_design_wrapper",
	"platHandOff":	"C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vivado_DMA/DMA_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_block_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_block_design_wrapper",
	"systems":	[{
			"systemName":	"DMA_block_design_wrapper",
			"systemDesc":	"DMA_block_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_block_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8caa9258730c0a5da583e139bd7cd74c",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6204275bbacf2da868f402ba139322ec",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-04-15.16:29:13::SCWPlatform::Started generating the artifacts platform DMA_block_design_wrapper
TRACE::2022-04-15.16:29:13::SCWPlatform::Sanity checking of platform is completed
LOG::2022-04-15.16:29:13::SCWPlatform::Started generating the artifacts for system configuration DMA_block_design_wrapper
LOG::2022-04-15.16:29:13::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-04-15.16:29:13::SCWDomain::Generating domain artifcats
TRACE::2022-04-15.16:29:13::SCWMssOS::Generating standalone artifcats
TRACE::2022-04-15.16:29:13::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/export/DMA_block_design_wrapper/sw/DMA_block_design_wrapper/qemu/
TRACE::2022-04-15.16:29:13::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/export/DMA_block_design_wrapper/sw/DMA_block_design_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-04-15.16:29:13::SCWMssOS:: Copying the user libraries. 
TRACE::2022-04-15.16:29:13::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:13::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:13::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:13::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:13::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:13::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:13::SCWMssOS::Completed writing the mss file at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-04-15.16:29:13::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-15.16:29:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-04-15.16:29:13::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-04-15.16:29:13::SCWMssOS::skipping the bsp build ... 
TRACE::2022-04-15.16:29:13::SCWMssOS::Copying to export directory.
TRACE::2022-04-15.16:29:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-04-15.16:29:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-04-15.16:29:13::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-04-15.16:29:13::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-04-15.16:29:13::SCWSystem::Completed Processing the sysconfig DMA_block_design_wrapper
LOG::2022-04-15.16:29:13::SCWPlatform::Completed generating the artifacts for system configuration DMA_block_design_wrapper
TRACE::2022-04-15.16:29:13::SCWPlatform::Started preparing the platform 
TRACE::2022-04-15.16:29:13::SCWSystem::Writing the bif file for system config DMA_block_design_wrapper
TRACE::2022-04-15.16:29:13::SCWSystem::dir created 
TRACE::2022-04-15.16:29:13::SCWSystem::Writing the bif 
TRACE::2022-04-15.16:29:13::SCWPlatform::Started writing the spfm file 
TRACE::2022-04-15.16:29:13::SCWPlatform::Started writing the xpfm file 
TRACE::2022-04-15.16:29:13::SCWPlatform::Completed generating the platform
TRACE::2022-04-15.16:29:13::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:29:13::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:29:13::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:29:13::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:29:13::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:29:13::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:29:13::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:13::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:13::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:13::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:13::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:13::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:13::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:13::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:13::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:13::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:13::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:13::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:13::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:13::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:13::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:13::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:13::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:13::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:13::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:13::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:13::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:13::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:13::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:13::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:13::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:13::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:13::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:13::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:13::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:13::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:13::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:13::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:13::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:13::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_3
TRACE::2022-04-15.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:13::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:13::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:13::SCWWriter::formatted JSON is {
	"platformName":	"DMA_block_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_block_design_wrapper",
	"platHandOff":	"C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vivado_DMA/DMA_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_block_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_block_design_wrapper",
	"systems":	[{
			"systemName":	"DMA_block_design_wrapper",
			"systemDesc":	"DMA_block_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_block_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8caa9258730c0a5da583e139bd7cd74c",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6204275bbacf2da868f402ba139322ec",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-04-15.16:29:13::SCWPlatform::updated the xpfm file.
TRACE::2022-04-15.16:29:33::SCWPlatform::Clearing the existing platform
TRACE::2022-04-15.16:29:33::SCWSystem::Clearing the existing sysconfig
TRACE::2022-04-15.16:29:33::SCWBDomain::clearing the fsbl build
TRACE::2022-04-15.16:29:33::SCWMssOS::Removing the swdes entry for  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:33::SCWMssOS::Removing the swdes entry for  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:33::SCWSystem::Clearing the domains completed.
TRACE::2022-04-15.16:29:33::SCWPlatform::Clearing the opened hw db.
TRACE::2022-04-15.16:29:33::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:33::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:33::SCWPlatform:: Platform location is C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:33::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:33::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:33::SCWPlatform::Removing the HwDB with name C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:33::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:33::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:33::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:33::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:33::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:33::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-04-15.16:29:36::SCWPlatform::Opened new HwDB with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:36::SCWReader::Active system found as  DMA_block_design_wrapper
TRACE::2022-04-15.16:29:36::SCWReader::Handling sysconfig DMA_block_design_wrapper
TRACE::2022-04-15.16:29:36::SCWDomain::checking for install qemu data   : 
TRACE::2022-04-15.16:29:36::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-04-15.16:29:36::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-04-15.16:29:36::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:36::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:36::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:36::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:36::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:36::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:36::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:36::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:36::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:36::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:36::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:36::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:36::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:36::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:36::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:36::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:36::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:36::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:36::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:36::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:36::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:36::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-04-15.16:29:36::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:36::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:36::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:36::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:36::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:36::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:36::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:36::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:36::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-04-15.16:29:36::SCWMssOS::No sw design opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:36::SCWMssOS::mss exists loading the mss file  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:36::SCWMssOS::Opened the sw design from mss  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:36::SCWMssOS::Adding the swdes entry C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-04-15.16:29:36::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-15.16:29:37::SCWMssOS::Opened the sw design.  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:37::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:37::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:37::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:37::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:37::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:37::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:37::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2022-04-15.16:29:37::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:37::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:37::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:37::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:37::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:37::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:37::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-04-15.16:29:37::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:29:37::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:29:37::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:29:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-04-15.16:29:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-04-15.16:29:37::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:37::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:37::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:37::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:37::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:37::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:37::SCWReader::No isolation master present  
TRACE::2022-04-15.16:29:37::SCWDomain::checking for install qemu data   : 
TRACE::2022-04-15.16:29:37::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-04-15.16:29:37::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-04-15.16:29:37::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:37::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:37::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:37::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:37::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:37::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:37::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:37::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:37::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:37::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:37::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:37::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:37::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:37::SCWMssOS::No sw design opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:37::SCWMssOS::mss exists loading the mss file  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:37::SCWMssOS::Opened the sw design from mss  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:37::SCWMssOS::Adding the swdes entry C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-04-15.16:29:37::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-15.16:29:37::SCWMssOS::Opened the sw design.  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:37::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:29:37::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:29:37::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:29:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-04-15.16:29:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-04-15.16:29:37::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:37::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:37::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:37::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:37::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:37::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:37::SCWReader::No isolation master present  
TRACE::2022-04-15.16:29:37::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:37::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:37::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:37::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:37::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:37::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:38::SCWMssOS::In reload Mss file.
TRACE::2022-04-15.16:29:38::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:38::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:38::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:38::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:38::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:38::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:38::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:38::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-04-15.16:29:38::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-04-15.16:29:38::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-04-15.16:29:38::SCWMssOS::Cleared the swdb table entry
TRACE::2022-04-15.16:29:38::SCWMssOS::No sw design opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:38::SCWMssOS::mss exists loading the mss file  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:38::SCWMssOS::Opened the sw design from mss  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:38::SCWMssOS::Adding the swdes entry C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-04-15.16:29:38::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-15.16:29:38::SCWMssOS::Opened the sw design.  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:38::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:38::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:38::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:38::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:38::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:38::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:38::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:38::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:38::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:38::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2022-04-15.16:29:38::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:38::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:38::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:38::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:38::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:38::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:38::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:38::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:38::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:38::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-04-15.16:29:39::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:29:39::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:29:39::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:29:39::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:39::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:39::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:39::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:39::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:39::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:39::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:39::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:39::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:39::SCWMssOS::Removing the swdes entry for  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:39::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:39::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:39::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:39::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:39::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:39::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:39::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:39::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2022-04-15.16:29:39::SCWMssOS::No sw design opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:39::SCWMssOS::mss exists loading the mss file  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:39::SCWMssOS::Opened the sw design from mss  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:39::SCWMssOS::Adding the swdes entry C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-04-15.16:29:39::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-15.16:29:39::SCWMssOS::Opened the sw design.  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:46::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:46::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:46::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:46::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:46::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:46::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:46::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:46::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:46::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:46::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:46::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:46::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:46::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:46::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:46::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:46::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:46::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:46::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:46::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:46::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:46::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:46::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:46::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:46::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:46::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:46::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:46::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:46::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:46::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:46::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:46::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:46::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:46::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:46::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:46::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:46::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:46::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:29:46::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:29:46::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:29:46::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:29:46::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:29:46::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:29:46::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:46::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:46::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:46::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:46::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:46::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:46::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:46::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:46::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:46::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:46::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:46::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:29:46::SCWWriter::formatted JSON is {
	"platformName":	"DMA_block_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_block_design_wrapper",
	"platHandOff":	"C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vivado_DMA/DMA_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_block_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_block_design_wrapper",
	"systems":	[{
			"systemName":	"DMA_block_design_wrapper",
			"systemDesc":	"DMA_block_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_block_design_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8caa9258730c0a5da583e139bd7cd74c",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6204275bbacf2da868f402ba139322ec",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-15.16:29:46::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:29:46::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:29:46::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:29:46::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:46::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:47::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:47::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:47::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:47::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:47::SCWMssOS::Removing the swdes entry for  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:47::SCWMssOS::In reload Mss file.
TRACE::2022-04-15.16:29:47::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:47::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:47::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:47::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:47::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:47::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:47::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:47::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2022-04-15.16:29:47::SCWMssOS::No sw design opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:47::SCWMssOS::mss exists loading the mss file  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:47::SCWMssOS::Opened the sw design from mss  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:47::SCWMssOS::Adding the swdes entry C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-04-15.16:29:47::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-15.16:29:47::SCWMssOS::Opened the sw design.  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:47::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:47::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:47::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:47::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:47::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:47::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:47::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:47::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:48::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:48::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2022-04-15.16:29:48::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:48::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:48::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:48::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:48::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:48::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:48::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:48::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:48::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:48::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-04-15.16:29:48::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:48::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:48::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:48::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:48::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:48::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:48::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:48::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:48::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:48::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:48::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:48::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:48::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:48::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:48::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:48::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:48::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:48::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:48::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:29:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:29:48::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:29:48::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:48::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:48::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:48::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:48::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:48::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:48::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:48::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:29:48::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:48::SCWMssOS::Removing the swdes entry for  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:48::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:48::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:48::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:48::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:48::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:48::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:48::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:48::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2022-04-15.16:29:48::SCWMssOS::No sw design opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:48::SCWMssOS::mss exists loading the mss file  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:48::SCWMssOS::Opened the sw design from mss  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:48::SCWMssOS::Adding the swdes entry C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-04-15.16:29:48::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-15.16:29:48::SCWMssOS::Opened the sw design.  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:48::SCWBDomain::Completed writing the mss file at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-04-15.16:29:48::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2022-04-15.16:29:51::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2022-04-15.16:29:51::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:51::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:51::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:51::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:29:51::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:29:51::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:29:51::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:51::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:29:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:29:51::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-04-15.16:29:51::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-04-15.16:29:51::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-04-15.16:29:51::SCWMssOS::Cleared the swdb table entry
TRACE::2022-04-15.16:29:51::SCWMssOS::No sw design opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:51::SCWMssOS::mss exists loading the mss file  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:51::SCWMssOS::Opened the sw design from mss  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:51::SCWMssOS::Adding the swdes entry C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-04-15.16:29:51::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-15.16:29:51::SCWMssOS::Opened the sw design.  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:29:59::SCWBDomain::removing the temporary location in _platform.
TRACE::2022-04-15.16:29:59::SCWBDomain::Makefile is Updated.
TRACE::2022-04-15.16:29:59::SCWBDomain::doing clean.
TRACE::2022-04-15.16:29:59::SCWBDomain::System Command Ran  C:&  cd  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl & make clean
TRACE::2022-04-15.16:30:00::SCWBDomain::rm -rf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2022-04-15.16:30:00::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2022-04-15.16:30:01::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:01::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:01::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:01::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:01::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:01::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:01::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:01::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:01::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-15.16:30:01::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:02::SCWMssOS::In reload Mss file.
TRACE::2022-04-15.16:30:02::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:02::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:02::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:02::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:02::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:02::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:02::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:02::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:02::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:02::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-04-15.16:30:02::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2022-04-15.16:30:02::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2022-04-15.16:30:02::SCWMssOS::Cleared the swdb table entry
KEYINFO::2022-04-15.16:30:02::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-04-15.16:30:02::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-04-15.16:30:02::SCWMssOS::Cleared the swdb table entry
TRACE::2022-04-15.16:30:02::SCWMssOS::No sw design opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:02::SCWMssOS::mss exists loading the mss file  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:02::SCWMssOS::Opened the sw design from mss  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:02::SCWMssOS::Adding the swdes entry C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2022-04-15.16:30:02::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-15.16:30:03::SCWMssOS::Opened the sw design.  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:03::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:30:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:30:03::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:30:03::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:03::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:03::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:03::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:03::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:03::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:03::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:03::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2022-04-15.16:30:03::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:03::SCWMssOS::Removing the swdes entry for  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:05::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:05::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:05::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:05::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:05::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:05::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:05::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:05::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:05::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-04-15.16:30:05::SCWMssOS::No sw design opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:05::SCWMssOS::mss exists loading the mss file  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:05::SCWMssOS::Opened the sw design from mss  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:05::SCWMssOS::Adding the swdes entry C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2022-04-15.16:30:05::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-15.16:30:05::SCWMssOS::Opened the sw design.  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:07::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:07::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:07::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:07::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:07::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:07::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:07::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:07::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2022-04-15.16:30:07::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:07::SCWMssOS::Adding Library:  xilffs:4.4
TRACE::2022-04-15.16:30:07::SCWMssOS::Added Library:  xilffs
TRACE::2022-04-15.16:30:07::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:07::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:07::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:07::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:07::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:07::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:07::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:07::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2022-04-15.16:30:07::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:08::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:30:08::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2022-04-15.16:30:08::SCWMssOS::Writing the mss file completed C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:30:08::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:30:08::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:30:08::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:30:08::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:30:08::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:08::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:08::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:08::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:08::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:08::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:08::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:08::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:30:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:30:08::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:30:08::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:08::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:08::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:08::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:08::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:08::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:08::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:08::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:30:08::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:08::SCWWriter::formatted JSON is {
	"platformName":	"DMA_block_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_block_design_wrapper",
	"platHandOff":	"C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vivado_DMA/DMA_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_block_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_block_design_wrapper",
	"systems":	[{
			"systemName":	"DMA_block_design_wrapper",
			"systemDesc":	"DMA_block_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_block_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"34a9d75627fb415eccb2dea044cf9f6b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6204275bbacf2da868f402ba139322ec",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-15.16:30:08::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:30:08::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:30:08::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:30:08::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:08::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:08::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:08::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:08::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:08::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:08::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:08::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:30:08::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:08::SCWMssOS::Removing the swdes entry for  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:09::SCWMssOS::In reload Mss file.
TRACE::2022-04-15.16:30:09::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:09::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:09::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:09::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:09::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:09::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:09::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:09::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:30:09::SCWMssOS::No sw design opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:09::SCWMssOS::mss exists loading the mss file  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:09::SCWMssOS::Opened the sw design from mss  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:09::SCWMssOS::Adding the swdes entry C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2022-04-15.16:30:09::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-15.16:30:09::SCWMssOS::Opened the sw design.  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:09::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:09::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:09::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:09::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:09::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:09::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:09::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:09::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:30:09::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:09::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2022-04-15.16:30:09::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:30:09::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:30:09::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:30:09::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:09::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:09::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:09::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:09::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:09::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:09::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:09::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:30:09::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:09::SCWMssOS::Removing the swdes entry for  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:09::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:09::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:09::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:09::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:09::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:09::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:09::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:09::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:30:09::SCWMssOS::No sw design opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:09::SCWMssOS::mss exists loading the mss file  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:09::SCWMssOS::Opened the sw design from mss  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:09::SCWMssOS::Adding the swdes entry C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2022-04-15.16:30:09::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-15.16:30:09::SCWMssOS::Opened the sw design.  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:09::SCWMssOS::Completed writing the mss file at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-04-15.16:30:10::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-04-15.16:30:33::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:33::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:33::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:33::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:33::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:33::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:33::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:33::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:33::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

KEYINFO::2022-04-15.16:30:33::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-04-15.16:30:33::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-04-15.16:30:33::SCWMssOS::Cleared the swdb table entry
TRACE::2022-04-15.16:30:33::SCWMssOS::No sw design opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:33::SCWMssOS::mss exists loading the mss file  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:33::SCWMssOS::Opened the sw design from mss  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:33::SCWMssOS::Adding the swdes entry C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2022-04-15.16:30:33::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-15.16:30:33::SCWMssOS::Opened the sw design.  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:39::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:39::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:39::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:39::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:39::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:30:39::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:39::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:39::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:39::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:39::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:39::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:30:39::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:39::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:39::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:39::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:39::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:39::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:30:39::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:39::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:39::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:39::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:39::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:39::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:30:39::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:39::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:39::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:39::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:39::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:39::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:30:39::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:39::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:39::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:39::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:39::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:39::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:30:39::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:39::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:30:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:30:39::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:30:39::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:30:39::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:30:39::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:30:39::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:30:40::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:40::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:40::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:40::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:40::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:40::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:40::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:40::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:30:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:30:40::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:30:40::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:40::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:40::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:40::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:40::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:40::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:40::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:40::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:30:40::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:40::SCWWriter::formatted JSON is {
	"platformName":	"DMA_block_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_block_design_wrapper",
	"platHandOff":	"C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vivado_DMA/DMA_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_block_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_block_design_wrapper",
	"systems":	[{
			"systemName":	"DMA_block_design_wrapper",
			"systemDesc":	"DMA_block_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_block_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"34a9d75627fb415eccb2dea044cf9f6b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"4ebd7db5ca57ddbdcc2fb438876e6892",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-15.16:30:40::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:30:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:30:40::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:30:40::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:40::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:40::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:40::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:40::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:40::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:40::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:40::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:30:40::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:40::SCWMssOS::Removing the swdes entry for  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:41::SCWMssOS::In reload Mss file.
TRACE::2022-04-15.16:30:41::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:41::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:41::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:41::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:41::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:30:41::SCWMssOS::No sw design opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:41::SCWMssOS::mss exists loading the mss file  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:41::SCWMssOS::Opened the sw design from mss  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:41::SCWMssOS::Adding the swdes entry C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2022-04-15.16:30:41::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-15.16:30:41::SCWMssOS::Opened the sw design.  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:41::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:41::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:41::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:41::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:41::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:30:41::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:41::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2022-04-15.16:30:41::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:41::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:41::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:41::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:41::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:30:41::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:41::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:41::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:41::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:41::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:41::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:30:41::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:41::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:30:41::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:30:41::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:30:41::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:41::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:41::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:41::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:41::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:30:41::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:41::SCWMssOS::Removing the swdes entry for  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:41::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:30:41::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:30:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:30:41::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:41::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:30:41::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:30:41::SCWMssOS::No sw design opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:41::SCWMssOS::mss exists loading the mss file  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:41::SCWMssOS::Opened the sw design from mss  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:41::SCWMssOS::Adding the swdes entry C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2022-04-15.16:30:41::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-15.16:30:41::SCWMssOS::Opened the sw design.  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:30:41::SCWMssOS::Completed writing the mss file at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-04-15.16:30:42::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-04-15.16:31:36::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:31:36::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:31:36::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:31:36::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:31:36::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:31:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:31:36::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:31:36::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:31:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:31:36::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:31:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

KEYINFO::2022-04-15.16:31:36::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-04-15.16:31:36::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-04-15.16:31:36::SCWMssOS::Cleared the swdb table entry
TRACE::2022-04-15.16:31:36::SCWMssOS::No sw design opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:31:36::SCWMssOS::mss exists loading the mss file  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:31:36::SCWMssOS::Opened the sw design from mss  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:31:36::SCWMssOS::Adding the swdes entry C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2022-04-15.16:31:36::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-15.16:31:36::SCWMssOS::Opened the sw design.  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:31:41::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:31:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:31:41::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:31:41::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:31:41::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:31:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:31:41::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:31:41::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:31:41::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:31:41::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:31:41::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:31:41::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:31:41::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:31:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:31:41::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:31:41::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:31:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:31:41::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:31:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:31:41::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:31:41::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:31:41::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:31:41::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:31:41::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:31:41::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:31:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:31:41::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:31:41::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:31:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:31:41::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:31:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:31:41::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:31:41::SCWWriter::formatted JSON is {
	"platformName":	"DMA_block_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_block_design_wrapper",
	"platHandOff":	"C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vivado_DMA/DMA_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_block_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_block_design_wrapper",
	"systems":	[{
			"systemName":	"DMA_block_design_wrapper",
			"systemDesc":	"DMA_block_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_block_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"34a9d75627fb415eccb2dea044cf9f6b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d09f129deb27a71fbe09e4f4134d02f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-15.16:31:41::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:31:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:31:41::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:31:41::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:31:41::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:31:41::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:31:41::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:31:41::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:31:41::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:31:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:31:41::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:31:41::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:31:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:31:41::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:31:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:31:41::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:31:41::SCWMssOS::Removing the swdes entry for  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
LOG::2022-04-15.16:32:12::SCWPlatform::Started generating the artifacts platform DMA_block_design_wrapper
TRACE::2022-04-15.16:32:12::SCWPlatform::Sanity checking of platform is completed
LOG::2022-04-15.16:32:12::SCWPlatform::Started generating the artifacts for system configuration DMA_block_design_wrapper
LOG::2022-04-15.16:32:12::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-04-15.16:32:12::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-04-15.16:32:12::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-15.16:32:12::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-04-15.16:32:12::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:32:12::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:32:12::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:32:12::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:32:12::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:32:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:32:12::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:32:12::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:32:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:32:12::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:32:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:32:12::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:32:12::SCWBDomain::Completed writing the mss file at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-04-15.16:32:12::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-15.16:32:12::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-15.16:32:12::SCWBDomain::System Command Ran  C:&  cd  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-04-15.16:32:13::SCWBDomain::make: Entering directory 'C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl
TRACE::2022-04-15.16:32:13::SCWBDomain::/zynq_fsbl_bsp'

TRACE::2022-04-15.16:32:13::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-04-15.16:32:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2022-04-15.16:32:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-15.16:32:13::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-15.16:32:13::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-04-15.16:32:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-04-15.16:32:14::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-04-15.16:32:14::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-04-15.16:32:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-04-15.16:32:15::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-04-15.16:32:15::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-04-15.16:32:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:32:15::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:32:15::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-04-15.16:32:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:32:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:32:16::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-04-15.16:32:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:32:17::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:32:17::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-04-15.16:32:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-15.16:32:17::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-15.16:32:17::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-04-15.16:32:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:32:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:32:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-04-15.16:32:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:32:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:32:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-04-15.16:32:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:32:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:32:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-04-15.16:32:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-15.16:32:21::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-15.16:32:21::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-04-15.16:32:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:32:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:32:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-04-15.16:32:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:32:22::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:32:22::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-04-15.16:32:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-15.16:32:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-15.16:32:23::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2022-04-15.16:32:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:32:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:32:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-04-15.16:32:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-15.16:32:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-15.16:32:30::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-04-15.16:32:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:32:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:32:31::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-04-15.16:32:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:32:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:32:32::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2022-04-15.16:32:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:32:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:32:32::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-04-15.16:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:32:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:32:33::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-04-15.16:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:32:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:32:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-15.16:32:34::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-04-15.16:32:34::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2022-04-15.16:32:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2022-04-15.16:32:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-15.16:32:35::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-15.16:32:35::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-04-15.16:32:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-04-15.16:32:35::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-04-15.16:32:35::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-04-15.16:32:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-04-15.16:32:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-04-15.16:32:35::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-04-15.16:32:35::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:32:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:32:35::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-04-15.16:32:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-04-15.16:32:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:32:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:32:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:32:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:32:35::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-04-15.16:32:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-15.16:32:35::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-15.16:32:35::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-04-15.16:32:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-04-15.16:32:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:32:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:32:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:32:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:32:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-04-15.16:32:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:32:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:32:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-04-15.16:32:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-15.16:32:36::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-15.16:32:36::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-04-15.16:32:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:32:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:32:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-04-15.16:32:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-04-15.16:32:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:32:36::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:32:36::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-15.16:32:36::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-15.16:32:36::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2022-04-15.16:32:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-04-15.16:32:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:32:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:32:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-15.16:32:36::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-15.16:32:36::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-04-15.16:32:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:32:36::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:32:36::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-04-15.16:32:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:32:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:32:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2022-04-15.16:32:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:32:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:32:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-04-15.16:32:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:32:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:32:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2022-04-15.16:32:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-04-15.16:32:37::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-04-15.16:32:37::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-04-15.16:32:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-15.16:32:37::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-15.16:32:37::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-04-15.16:32:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-15.16:32:38::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-15.16:32:38::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-04-15.16:32:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-04-15.16:32:38::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-04-15.16:32:38::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-04-15.16:32:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:32:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:32:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-15.16:32:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-04-15.16:32:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-04-15.16:32:38::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-04-15.16:32:38::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-04-15.16:32:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-04-15.16:32:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-04-15.16:32:39::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-04-15.16:32:39::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:32:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:32:39::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-15.16:32:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-04-15.16:32:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-04-15.16:32:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:32:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:32:39::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-15.16:32:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:32:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:32:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-15.16:32:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-04-15.16:32:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:32:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:32:40::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-04-15.16:32:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:32:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:32:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-15.16:32:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-04-15.16:32:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-04-15.16:32:42::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-04-15.16:32:42::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-04-15.16:32:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2022-04-15.16:32:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:32:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:32:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-15.16:32:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-15.16:32:43::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-15.16:32:44::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-04-15.16:32:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-04-15.16:32:44::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-04-15.16:32:44::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-04-15.16:32:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-04-15.16:32:45::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-04-15.16:32:45::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-04-15.16:32:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-04-15.16:32:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:32:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:32:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-15.16:32:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2022-04-15.16:32:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:32:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:32:47::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-15.16:32:59::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-04-15.16:32:59::SCWBDomain::make --no-print-directory archive

TRACE::2022-04-15.16:32:59::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_co
TRACE::2022-04-15.16:32:59::SCWBDomain::rtexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_
TRACE::2022-04-15.16:32:59::SCWBDomain::cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xqspips_op
TRACE::2022-04-15.16:32:59::SCWBDomain::tions.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xi
TRACE::2022-04-15.16:32:59::SCWBDomain::l_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7
TRACE::2022-04-15.16:32:59::SCWBDomain::_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xttcps_sinit.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o 
TRACE::2022-04-15.16:32:59::SCWBDomain::ps7_cortexa9_0/lib/xttcps_selftest.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o 
TRACE::2022-04-15.16:32:59::SCWBDomain::ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftes
TRACE::2022-04-15.16:33:00::SCWBDomain::t.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_printf.o
TRACE::2022-04-15.16:33:00::SCWBDomain:: ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_co
TRACE::2022-04-15.16:33:00::SCWBDomain::rtexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortex
TRACE::2022-04-15.16:33:00::SCWBDomain::a9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cort
TRACE::2022-04-15.16:33:00::SCWBDomain::exa9_0/lib/getpid.o ps7_cortexa9_0/lib/xttcps_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0
TRACE::2022-04-15.16:33:00::SCWBDomain::/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xttcps.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa
TRACE::2022-04-15.16:33:00::SCWBDomain::9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0
TRACE::2022-04-15.16:33:00::SCWBDomain::/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/sbrk.o ps7_corte
TRACE::2022-04-15.16:33:00::SCWBDomain::xa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cort
TRACE::2022-04-15.16:33:00::SCWBDomain::exa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o p
TRACE::2022-04-15.16:33:00::SCWBDomain::s7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/fcntl.o ps7_cortex
TRACE::2022-04-15.16:33:00::SCWBDomain::a9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/x
TRACE::2022-04-15.16:33:00::SCWBDomain::emacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o p
TRACE::2022-04-15.16:33:00::SCWBDomain::s7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa
TRACE::2022-04-15.16:33:00::SCWBDomain::9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xaxidma_
TRACE::2022-04-15.16:33:00::SCWBDomain::selftest.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init
TRACE::2022-04-15.16:33:00::SCWBDomain::.o ps7_cortexa9_0/lib/xaxidma_bd.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_
TRACE::2022-04-15.16:33:00::SCWBDomain::g.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xtim
TRACE::2022-04-15.16:33:00::SCWBDomain::e_l.o ps7_cortexa9_0/lib/xttcps_options.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/li
TRACE::2022-04-15.16:33:00::SCWBDomain::b/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/
TRACE::2022-04-15.16:33:00::SCWBDomain::lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_int
TRACE::2022-04-15.16:33:00::SCWBDomain::r.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt
TRACE::2022-04-15.16:33:00::SCWBDomain::_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib
TRACE::2022-04-15.16:33:00::SCWBDomain::/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xaxid
TRACE::2022-04-15.16:33:00::SCWBDomain::ma_bdring.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o

TRACE::2022-04-15.16:33:00::SCWBDomain::'Finished building libraries'

TRACE::2022-04-15.16:33:00::SCWBDomain::make: Leaving directory 'C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/
TRACE::2022-04-15.16:33:00::SCWBDomain::zynq_fsbl_bsp'

TRACE::2022-04-15.16:33:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-04-15.16:33:00::SCWBDomain::exa9_0/include -I.

TRACE::2022-04-15.16:33:01::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-04-15.16:33:01::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-04-15.16:33:01::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-04-15.16:33:01::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-04-15.16:33:02::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-04-15.16:33:02::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-04-15.16:33:02::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-04-15.16:33:02::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-04-15.16:33:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-04-15.16:33:03::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-04-15.16:33:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-04-15.16:33:03::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-04-15.16:33:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-04-15.16:33:04::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-04-15.16:33:05::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-04-15.16:33:05::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-04-15.16:33:05::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-04-15.16:33:05::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-04-15.16:33:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-04-15.16:33:06::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-04-15.16:33:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-04-15.16:33:06::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-04-15.16:33:07::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o  pcap
TRACE::2022-04-15.16:33:07::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-15.16:33:07::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2022-04-15.16:33:07::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sections -Lz
TRACE::2022-04-15.16:33:07::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-04-15.16:33:07::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-04-15.16:33:07::SCWSystem::Not a boot domain 
LOG::2022-04-15.16:33:07::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-04-15.16:33:07::SCWDomain::Generating domain artifcats
TRACE::2022-04-15.16:33:07::SCWMssOS::Generating standalone artifcats
TRACE::2022-04-15.16:33:07::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/export/DMA_block_design_wrapper/sw/DMA_block_design_wrapper/qemu/
TRACE::2022-04-15.16:33:07::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/export/DMA_block_design_wrapper/sw/DMA_block_design_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-04-15.16:33:07::SCWMssOS:: Copying the user libraries. 
TRACE::2022-04-15.16:33:07::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:33:07::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:33:07::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:33:07::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:33:07::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:33:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:33:07::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:33:07::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:33:07::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:33:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:33:07::SCWMssOS::No sw design opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:33:07::SCWMssOS::mss exists loading the mss file  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:33:07::SCWMssOS::Opened the sw design from mss  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:33:07::SCWMssOS::Adding the swdes entry C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2022-04-15.16:33:07::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-15.16:33:07::SCWMssOS::Opened the sw design.  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:33:07::SCWMssOS::Completed writing the mss file at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-04-15.16:33:07::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:33:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-15.16:33:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-04-15.16:33:07::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-04-15.16:33:07::SCWMssOS::doing bsp build ... 
TRACE::2022-04-15.16:33:07::SCWMssOS::System Command Ran  C: & cd  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2022-04-15.16:33:08::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-04-15.16:33:08::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-04-15.16:33:08::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-04-15.16:33:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2022-04-15.16:33:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-15.16:33:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-15.16:33:09::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-04-15.16:33:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-04-15.16:33:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-04-15.16:33:09::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-04-15.16:33:09::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-04-15.16:33:09::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-04-15.16:33:09::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-04-15.16:33:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:33:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:33:09::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-04-15.16:33:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:33:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:33:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-04-15.16:33:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:33:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:33:10::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-04-15.16:33:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-15.16:33:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-15.16:33:10::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-04-15.16:33:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:33:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:33:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-04-15.16:33:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:33:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:33:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-04-15.16:33:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:33:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:33:11::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-04-15.16:33:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-15.16:33:11::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-15.16:33:11::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-04-15.16:33:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:33:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:33:11::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-04-15.16:33:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-04-15.16:33:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-15.16:33:11::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-15.16:33:11::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:33:11::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:33:12::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2022-04-15.16:33:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-04-15.16:33:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:33:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:33:12::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-15.16:33:12::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-15.16:33:12::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-04-15.16:33:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:33:12::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:33:12::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-04-15.16:33:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:33:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:33:12::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2022-04-15.16:33:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:33:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:33:12::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2022-04-15.16:33:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-04-15.16:33:15::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-04-15.16:33:15::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-04-15.16:33:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-04-15.16:33:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-15.16:33:15::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-15.16:33:15::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-15.16:33:15::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-15.16:33:16::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-04-15.16:33:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-04-15.16:33:16::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-04-15.16:33:16::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-04-15.16:33:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-04-15.16:33:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:33:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:33:16::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-04-15.16:33:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-04-15.16:33:16::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-04-15.16:33:16::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-04-15.16:33:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-04-15.16:33:17::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-04-15.16:33:17::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-04-15.16:33:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-04-15.16:33:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:33:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:33:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-04-15.16:33:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:33:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:33:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-04-15.16:33:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-04-15.16:33:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-04-15.16:33:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:33:18::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:33:18::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-04-15.16:33:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:33:19::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:33:19::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-04-15.16:33:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:33:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:33:20::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-04-15.16:33:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-04-15.16:33:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-04-15.16:33:20::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-04-15.16:33:21::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-04-15.16:33:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-15.16:33:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-15.16:33:21::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2022-04-15.16:33:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:33:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:33:22::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-04-15.16:33:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-04-15.16:33:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-04-15.16:33:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-04-15.16:33:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-04-15.16:33:23::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-04-15.16:33:23::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-04-15.16:33:23::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-04-15.16:33:24::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:33:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:33:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:33:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-04-15.16:33:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2022-04-15.16:33:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:33:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:33:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-04-15.16:33:38::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-04-15.16:33:38::SCWMssOS::make --no-print-directory archive

TRACE::2022-04-15.16:33:38::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_co
TRACE::2022-04-15.16:33:38::SCWMssOS::rtexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_
TRACE::2022-04-15.16:33:38::SCWMssOS::cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xqspips_op
TRACE::2022-04-15.16:33:38::SCWMssOS::tions.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xi
TRACE::2022-04-15.16:33:38::SCWMssOS::l_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7
TRACE::2022-04-15.16:33:38::SCWMssOS::_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xttcps_sinit.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o 
TRACE::2022-04-15.16:33:38::SCWMssOS::ps7_cortexa9_0/lib/xttcps_selftest.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o 
TRACE::2022-04-15.16:33:38::SCWMssOS::ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftes
TRACE::2022-04-15.16:33:38::SCWMssOS::t.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_printf.o
TRACE::2022-04-15.16:33:38::SCWMssOS:: ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_co
TRACE::2022-04-15.16:33:38::SCWMssOS::rtexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortex
TRACE::2022-04-15.16:33:38::SCWMssOS::a9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cort
TRACE::2022-04-15.16:33:38::SCWMssOS::exa9_0/lib/getpid.o ps7_cortexa9_0/lib/xttcps_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0
TRACE::2022-04-15.16:33:38::SCWMssOS::/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xttcps.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa
TRACE::2022-04-15.16:33:38::SCWMssOS::9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0
TRACE::2022-04-15.16:33:38::SCWMssOS::/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/sbrk.o ps7_corte
TRACE::2022-04-15.16:33:38::SCWMssOS::xa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cort
TRACE::2022-04-15.16:33:38::SCWMssOS::exa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o p
TRACE::2022-04-15.16:33:38::SCWMssOS::s7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_
TRACE::2022-04-15.16:33:38::SCWMssOS::0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/x
TRACE::2022-04-15.16:33:38::SCWMssOS::il_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/unlink.o ps
TRACE::2022-04-15.16:33:38::SCWMssOS::7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7
TRACE::2022-04-15.16:33:38::SCWMssOS::_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2022-04-15.16:33:38::SCWMssOS::/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xaxidma
TRACE::2022-04-15.16:33:38::SCWMssOS::_bd.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiop
TRACE::2022-04-15.16:33:38::SCWMssOS::s_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xttc
TRACE::2022-04-15.16:33:38::SCWMssOS::ps_options.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9
TRACE::2022-04-15.16:33:38::SCWMssOS::_0/lib/xuartps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/
TRACE::2022-04-15.16:33:38::SCWMssOS::lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_int
TRACE::2022-04-15.16:33:38::SCWMssOS::r.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt
TRACE::2022-04-15.16:33:38::SCWMssOS::_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib
TRACE::2022-04-15.16:33:38::SCWMssOS::/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xaxid
TRACE::2022-04-15.16:33:38::SCWMssOS::ma_bdring.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o

TRACE::2022-04-15.16:33:38::SCWMssOS::'Finished building libraries'

TRACE::2022-04-15.16:33:40::SCWMssOS::Copying to export directory.
TRACE::2022-04-15.16:33:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-04-15.16:33:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-04-15.16:33:41::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-04-15.16:33:41::SCWSystem::Completed Processing the sysconfig DMA_block_design_wrapper
LOG::2022-04-15.16:33:41::SCWPlatform::Completed generating the artifacts for system configuration DMA_block_design_wrapper
TRACE::2022-04-15.16:33:41::SCWPlatform::Started preparing the platform 
TRACE::2022-04-15.16:33:41::SCWSystem::Writing the bif file for system config DMA_block_design_wrapper
TRACE::2022-04-15.16:33:41::SCWSystem::dir created 
TRACE::2022-04-15.16:33:41::SCWSystem::Writing the bif 
TRACE::2022-04-15.16:33:41::SCWPlatform::Started writing the spfm file 
TRACE::2022-04-15.16:33:41::SCWPlatform::Started writing the xpfm file 
TRACE::2022-04-15.16:33:41::SCWPlatform::Completed generating the platform
TRACE::2022-04-15.16:33:41::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:33:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:33:41::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:33:41::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:33:41::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:33:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:33:41::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:33:41::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:33:41::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:33:41::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:33:41::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:33:41::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:33:41::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:33:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:33:41::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:33:41::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:33:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:33:41::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:33:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:33:41::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:33:41::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:33:41::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:33:41::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:33:41::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:33:41::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:33:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:33:41::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:33:41::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:33:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:33:41::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:33:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:33:41::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:33:41::SCWWriter::formatted JSON is {
	"platformName":	"DMA_block_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_block_design_wrapper",
	"platHandOff":	"C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vivado_DMA/DMA_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_block_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_block_design_wrapper",
	"systems":	[{
			"systemName":	"DMA_block_design_wrapper",
			"systemDesc":	"DMA_block_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_block_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"34a9d75627fb415eccb2dea044cf9f6b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d09f129deb27a71fbe09e4f4134d02f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-04-15.16:33:41::SCWPlatform::updated the xpfm file.
TRACE::2022-04-15.16:33:41::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:33:41::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:33:41::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:33:41::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:33:42::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:33:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:33:42::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:33:42::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:33:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:33:42::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:33:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:33:42::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:46:44::SCWBDomain::System Command Ran  C:&  cd  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl & make clean
TRACE::2022-04-15.16:46:44::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2022-04-15.16:46:44::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2022-04-15.16:46:44::SCWBDomain::System Command Ran  C:&  cd  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2022-04-15.16:46:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s clean 

TRACE::2022-04-15.16:46:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2022-04-15.16:46:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s clean 

TRACE::2022-04-15.16:46:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2022-04-15.16:46:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2022-04-15.16:46:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s clean 

TRACE::2022-04-15.16:46:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s clean 

TRACE::2022-04-15.16:46:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s clean 

TRACE::2022-04-15.16:46:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s clean 

TRACE::2022-04-15.16:46:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s clean 

TRACE::2022-04-15.16:46:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s clean 

TRACE::2022-04-15.16:46:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s clean 

TRACE::2022-04-15.16:46:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s clean 

TRACE::2022-04-15.16:46:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2022-04-15.16:46:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s clean 

TRACE::2022-04-15.16:46:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2022-04-15.16:46:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s clean 

TRACE::2022-04-15.16:46:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s clean 

TRACE::2022-04-15.16:46:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s clean 

TRACE::2022-04-15.16:46:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2022-04-15.16:46:53::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2022-04-15.16:46:53::SCWMssOS::cleaning the bsp 
TRACE::2022-04-15.16:46:53::SCWMssOS::System Command Ran  C: & cd  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make clean 
TRACE::2022-04-15.16:46:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s clean 

TRACE::2022-04-15.16:46:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2022-04-15.16:46:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s clean 

TRACE::2022-04-15.16:46:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2022-04-15.16:46:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2022-04-15.16:46:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s clean 

TRACE::2022-04-15.16:46:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s clean 

TRACE::2022-04-15.16:46:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s clean 

TRACE::2022-04-15.16:46:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s clean 

TRACE::2022-04-15.16:46:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s clean 

TRACE::2022-04-15.16:46:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s clean 

TRACE::2022-04-15.16:46:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s clean 

TRACE::2022-04-15.16:46:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s clean 

TRACE::2022-04-15.16:46:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2022-04-15.16:47:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s clean 

TRACE::2022-04-15.16:47:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2022-04-15.16:47:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s clean 

TRACE::2022-04-15.16:47:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s clean 

TRACE::2022-04-15.16:47:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s clean 

TRACE::2022-04-15.16:47:02::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2022-04-15.16:47:08::SCWPlatform::Started generating the artifacts platform DMA_block_design_wrapper
TRACE::2022-04-15.16:47:08::SCWPlatform::Sanity checking of platform is completed
LOG::2022-04-15.16:47:08::SCWPlatform::Started generating the artifacts for system configuration DMA_block_design_wrapper
LOG::2022-04-15.16:47:08::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-04-15.16:47:08::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-04-15.16:47:08::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-15.16:47:08::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-04-15.16:47:08::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:47:08::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:47:08::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:47:08::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:47:08::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:47:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:47:08::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:47:08::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:47:08::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:47:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:47:08::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:47:08::SCWBDomain::Completed writing the mss file at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-04-15.16:47:08::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-15.16:47:08::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-15.16:47:08::SCWBDomain::System Command Ran  C:&  cd  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-04-15.16:47:08::SCWBDomain::make: Entering directory 'C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl
TRACE::2022-04-15.16:47:08::SCWBDomain::/zynq_fsbl_bsp'

TRACE::2022-04-15.16:47:08::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-04-15.16:47:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2022-04-15.16:47:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-15.16:47:08::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-15.16:47:08::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-04-15.16:47:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-04-15.16:47:09::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-04-15.16:47:09::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-04-15.16:47:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-04-15.16:47:09::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-04-15.16:47:09::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-04-15.16:47:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:47:10::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:47:10::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-04-15.16:47:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:10::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-04-15.16:47:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:47:11::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:47:11::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-04-15.16:47:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-15.16:47:11::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-15.16:47:11::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-04-15.16:47:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:11::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-04-15.16:47:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-04-15.16:47:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-04-15.16:47:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-15.16:47:13::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-15.16:47:13::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-04-15.16:47:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-04-15.16:47:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:47:14::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:47:14::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-04-15.16:47:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-15.16:47:14::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-15.16:47:14::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2022-04-15.16:47:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:15::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-04-15.16:47:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-15.16:47:15::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-15.16:47:15::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-04-15.16:47:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:47:16::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:47:16::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-04-15.16:47:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:16::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2022-04-15.16:47:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:16::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-04-15.16:47:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-04-15.16:47:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:47:17::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:47:17::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-15.16:47:18::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-04-15.16:47:18::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2022-04-15.16:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2022-04-15.16:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-15.16:47:19::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-15.16:47:19::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-04-15.16:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-04-15.16:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-04-15.16:47:19::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-04-15.16:47:19::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-04-15.16:47:19::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-04-15.16:47:19::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-04-15.16:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:47:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:47:19::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-04-15.16:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-04-15.16:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:47:20::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:47:20::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-04-15.16:47:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-15.16:47:20::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-15.16:47:20::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-04-15.16:47:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-04-15.16:47:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-04-15.16:47:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-04-15.16:47:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-15.16:47:20::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-15.16:47:20::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-04-15.16:47:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-04-15.16:47:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:47:20::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:47:20::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-04-15.16:47:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2022-04-15.16:47:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-15.16:47:20::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-15.16:47:20::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-04-15.16:47:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-15.16:47:20::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-15.16:47:20::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-04-15.16:47:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:47:21::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:47:21::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-04-15.16:47:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2022-04-15.16:47:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-04-15.16:47:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2022-04-15.16:47:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-04-15.16:47:22::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-04-15.16:47:22::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-04-15.16:47:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-15.16:47:22::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-15.16:47:22::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-04-15.16:47:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-15.16:47:22::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-15.16:47:22::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-04-15.16:47:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-04-15.16:47:22::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-04-15.16:47:22::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-04-15.16:47:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:47:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:47:23::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-15.16:47:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-04-15.16:47:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-04-15.16:47:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-04-15.16:47:23::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-04-15.16:47:23::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-04-15.16:47:23::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-04-15.16:47:23::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-04-15.16:47:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:47:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:47:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-15.16:47:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-04-15.16:47:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:47:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:47:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-15.16:47:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-04-15.16:47:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:47:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:47:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-15.16:47:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-04-15.16:47:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:47:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:47:25::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-04-15.16:47:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:47:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:47:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-15.16:47:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-04-15.16:47:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-04-15.16:47:27::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-04-15.16:47:27::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-04-15.16:47:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2022-04-15.16:47:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:47:27::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:47:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-15.16:47:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-15.16:47:28::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-15.16:47:28::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-04-15.16:47:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-04-15.16:47:29::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-04-15.16:47:29::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-04-15.16:47:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-04-15.16:47:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:47:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:47:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-15.16:47:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-04-15.16:47:30::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-04-15.16:47:31::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2022-04-15.16:47:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:47:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:47:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-04-15.16:47:44::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-04-15.16:47:45::SCWBDomain::make --no-print-directory archive

TRACE::2022-04-15.16:47:45::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_co
TRACE::2022-04-15.16:47:45::SCWBDomain::rtexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_
TRACE::2022-04-15.16:47:45::SCWBDomain::cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xqspips_op
TRACE::2022-04-15.16:47:45::SCWBDomain::tions.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xi
TRACE::2022-04-15.16:47:45::SCWBDomain::l_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7
TRACE::2022-04-15.16:47:45::SCWBDomain::_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xttcps_sinit.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o 
TRACE::2022-04-15.16:47:45::SCWBDomain::ps7_cortexa9_0/lib/xttcps_selftest.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o 
TRACE::2022-04-15.16:47:45::SCWBDomain::ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftes
TRACE::2022-04-15.16:47:45::SCWBDomain::t.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_printf.o
TRACE::2022-04-15.16:47:45::SCWBDomain:: ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_co
TRACE::2022-04-15.16:47:45::SCWBDomain::rtexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortex
TRACE::2022-04-15.16:47:45::SCWBDomain::a9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cort
TRACE::2022-04-15.16:47:45::SCWBDomain::exa9_0/lib/getpid.o ps7_cortexa9_0/lib/xttcps_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0
TRACE::2022-04-15.16:47:45::SCWBDomain::/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xttcps.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa
TRACE::2022-04-15.16:47:45::SCWBDomain::9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0
TRACE::2022-04-15.16:47:45::SCWBDomain::/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/sbrk.o ps7_corte
TRACE::2022-04-15.16:47:45::SCWBDomain::xa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cort
TRACE::2022-04-15.16:47:45::SCWBDomain::exa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o p
TRACE::2022-04-15.16:47:45::SCWBDomain::s7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/fcntl.o ps7_cortex
TRACE::2022-04-15.16:47:45::SCWBDomain::a9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/x
TRACE::2022-04-15.16:47:45::SCWBDomain::emacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o p
TRACE::2022-04-15.16:47:45::SCWBDomain::s7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa
TRACE::2022-04-15.16:47:45::SCWBDomain::9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xaxidma_
TRACE::2022-04-15.16:47:45::SCWBDomain::selftest.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init
TRACE::2022-04-15.16:47:45::SCWBDomain::.o ps7_cortexa9_0/lib/xaxidma_bd.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_
TRACE::2022-04-15.16:47:45::SCWBDomain::g.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xtim
TRACE::2022-04-15.16:47:45::SCWBDomain::e_l.o ps7_cortexa9_0/lib/xttcps_options.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/li
TRACE::2022-04-15.16:47:45::SCWBDomain::b/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/
TRACE::2022-04-15.16:47:45::SCWBDomain::lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_int
TRACE::2022-04-15.16:47:45::SCWBDomain::r.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt
TRACE::2022-04-15.16:47:45::SCWBDomain::_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib
TRACE::2022-04-15.16:47:45::SCWBDomain::/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xaxid
TRACE::2022-04-15.16:47:45::SCWBDomain::ma_bdring.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o

TRACE::2022-04-15.16:47:45::SCWBDomain::'Finished building libraries'

TRACE::2022-04-15.16:47:45::SCWBDomain::make: Leaving directory 'C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/
TRACE::2022-04-15.16:47:45::SCWBDomain::zynq_fsbl_bsp'

TRACE::2022-04-15.16:47:45::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-04-15.16:47:45::SCWBDomain::exa9_0/include -I.

TRACE::2022-04-15.16:47:46::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-04-15.16:47:46::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-04-15.16:47:46::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-04-15.16:47:46::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-04-15.16:47:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-04-15.16:47:47::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-04-15.16:47:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-04-15.16:47:48::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-04-15.16:47:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-04-15.16:47:48::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-04-15.16:47:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-04-15.16:47:49::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-04-15.16:47:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-04-15.16:47:49::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-04-15.16:47:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-04-15.16:47:50::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-04-15.16:47:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-04-15.16:47:50::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-04-15.16:47:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-04-15.16:47:51::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-04-15.16:47:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-04-15.16:47:51::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-04-15.16:47:52::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap
TRACE::2022-04-15.16:47:52::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-15.16:47:52::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2022-04-15.16:47:52::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sections -Lz
TRACE::2022-04-15.16:47:52::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-04-15.16:47:52::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-04-15.16:47:52::SCWSystem::Not a boot domain 
LOG::2022-04-15.16:47:53::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-04-15.16:47:53::SCWDomain::Generating domain artifcats
TRACE::2022-04-15.16:47:53::SCWMssOS::Generating standalone artifcats
TRACE::2022-04-15.16:47:53::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/export/DMA_block_design_wrapper/sw/DMA_block_design_wrapper/qemu/
TRACE::2022-04-15.16:47:53::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/export/DMA_block_design_wrapper/sw/DMA_block_design_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-04-15.16:47:53::SCWMssOS:: Copying the user libraries. 
TRACE::2022-04-15.16:47:53::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:47:53::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:47:53::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:47:53::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:47:53::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:47:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:47:53::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:47:53::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:47:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:47:53::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:47:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:47:53::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:47:53::SCWMssOS::Completed writing the mss file at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-04-15.16:47:53::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:47:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-15.16:47:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-04-15.16:47:53::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-04-15.16:47:53::SCWMssOS::doing bsp build ... 
TRACE::2022-04-15.16:47:53::SCWMssOS::System Command Ran  C: & cd  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2022-04-15.16:47:53::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-04-15.16:47:53::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-04-15.16:47:53::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-04-15.16:47:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2022-04-15.16:47:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-15.16:47:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-15.16:47:54::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-04-15.16:47:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-04-15.16:47:54::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-04-15.16:47:54::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-04-15.16:47:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-04-15.16:47:54::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-04-15.16:47:55::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-04-15.16:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:47:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:47:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-04-15.16:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-04-15.16:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:47:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:47:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-04-15.16:47:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-04-15.16:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-15.16:47:55::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-15.16:47:55::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-04-15.16:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-04-15.16:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-04-15.16:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-15.16:47:55::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-15.16:47:55::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-04-15.16:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-04-15.16:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:47:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:47:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-04-15.16:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-15.16:47:55::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-15.16:47:56::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2022-04-15.16:47:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-04-15.16:47:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-15.16:47:56::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-15.16:47:56::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-04-15.16:47:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:47:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:47:56::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-04-15.16:47:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2022-04-15.16:47:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-15.16:47:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-15.16:47:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2022-04-15.16:47:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-04-15.16:47:57::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-04-15.16:47:57::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-04-15.16:47:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-15.16:47:57::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-15.16:47:57::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-04-15.16:47:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-04-15.16:47:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-15.16:47:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-15.16:47:57::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-04-15.16:47:58::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-04-15.16:47:58::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-04-15.16:47:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:47:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:47:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-04-15.16:47:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-04-15.16:47:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-04-15.16:47:58::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-04-15.16:47:58::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-04-15.16:47:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-04-15.16:47:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-04-15.16:47:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-04-15.16:47:59::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-04-15.16:47:59::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:47:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:47:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:47:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-04-15.16:47:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:47:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:48:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-04-15.16:48:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-04-15.16:48:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:48:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:48:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-04-15.16:48:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-04-15.16:48:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-04-15.16:48:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-15.16:48:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-15.16:48:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:48:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-04-15.16:48:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:48:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:48:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-04-15.16:48:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-04-15.16:48:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-04-15.16:48:03::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-04-15.16:48:03::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-04-15.16:48:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-15.16:48:03::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-15.16:48:03::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:48:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2022-04-15.16:48:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-04-15.16:48:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-04-15.16:48:04::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-04-15.16:48:04::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-04-15.16:48:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:48:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:48:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-04-15.16:48:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-04-15.16:48:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-04-15.16:48:06::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-04-15.16:48:06::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-04-15.16:48:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-04-15.16:48:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2022-04-15.16:48:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:48:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:48:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-04-15.16:48:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-04-15.16:48:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-04-15.16:48:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-04-15.16:48:21::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-04-15.16:48:21::SCWMssOS::make --no-print-directory archive

TRACE::2022-04-15.16:48:21::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_co
TRACE::2022-04-15.16:48:21::SCWMssOS::rtexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_
TRACE::2022-04-15.16:48:21::SCWMssOS::cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xqspips_op
TRACE::2022-04-15.16:48:21::SCWMssOS::tions.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xi
TRACE::2022-04-15.16:48:21::SCWMssOS::l_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7
TRACE::2022-04-15.16:48:21::SCWMssOS::_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xttcps_sinit.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o 
TRACE::2022-04-15.16:48:21::SCWMssOS::ps7_cortexa9_0/lib/xttcps_selftest.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o 
TRACE::2022-04-15.16:48:21::SCWMssOS::ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftes
TRACE::2022-04-15.16:48:21::SCWMssOS::t.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_printf.o
TRACE::2022-04-15.16:48:21::SCWMssOS:: ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_co
TRACE::2022-04-15.16:48:21::SCWMssOS::rtexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortex
TRACE::2022-04-15.16:48:21::SCWMssOS::a9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cort
TRACE::2022-04-15.16:48:21::SCWMssOS::exa9_0/lib/getpid.o ps7_cortexa9_0/lib/xttcps_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0
TRACE::2022-04-15.16:48:21::SCWMssOS::/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xttcps.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa
TRACE::2022-04-15.16:48:21::SCWMssOS::9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0
TRACE::2022-04-15.16:48:21::SCWMssOS::/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/sbrk.o ps7_corte
TRACE::2022-04-15.16:48:21::SCWMssOS::xa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cort
TRACE::2022-04-15.16:48:21::SCWMssOS::exa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o p
TRACE::2022-04-15.16:48:21::SCWMssOS::s7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_
TRACE::2022-04-15.16:48:21::SCWMssOS::0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/x
TRACE::2022-04-15.16:48:21::SCWMssOS::il_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/unlink.o ps
TRACE::2022-04-15.16:48:21::SCWMssOS::7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7
TRACE::2022-04-15.16:48:21::SCWMssOS::_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib
TRACE::2022-04-15.16:48:21::SCWMssOS::/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xaxidma
TRACE::2022-04-15.16:48:21::SCWMssOS::_bd.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiop
TRACE::2022-04-15.16:48:21::SCWMssOS::s_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xttc
TRACE::2022-04-15.16:48:21::SCWMssOS::ps_options.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9
TRACE::2022-04-15.16:48:21::SCWMssOS::_0/lib/xuartps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/
TRACE::2022-04-15.16:48:21::SCWMssOS::lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_int
TRACE::2022-04-15.16:48:21::SCWMssOS::r.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt
TRACE::2022-04-15.16:48:21::SCWMssOS::_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib
TRACE::2022-04-15.16:48:21::SCWMssOS::/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xaxid
TRACE::2022-04-15.16:48:21::SCWMssOS::ma_bdring.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o

TRACE::2022-04-15.16:48:22::SCWMssOS::'Finished building libraries'

TRACE::2022-04-15.16:48:23::SCWMssOS::Copying to export directory.
TRACE::2022-04-15.16:48:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-04-15.16:48:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-04-15.16:48:24::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-04-15.16:48:24::SCWSystem::Completed Processing the sysconfig DMA_block_design_wrapper
LOG::2022-04-15.16:48:24::SCWPlatform::Completed generating the artifacts for system configuration DMA_block_design_wrapper
TRACE::2022-04-15.16:48:24::SCWPlatform::Started preparing the platform 
TRACE::2022-04-15.16:48:24::SCWSystem::Writing the bif file for system config DMA_block_design_wrapper
TRACE::2022-04-15.16:48:24::SCWSystem::dir created 
TRACE::2022-04-15.16:48:24::SCWSystem::Writing the bif 
TRACE::2022-04-15.16:48:24::SCWPlatform::Started writing the spfm file 
TRACE::2022-04-15.16:48:24::SCWPlatform::Started writing the xpfm file 
TRACE::2022-04-15.16:48:24::SCWPlatform::Completed generating the platform
TRACE::2022-04-15.16:48:24::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:48:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:48:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:48:24::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:48:24::SCWMssOS::Saving the mss changes C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:48:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-15.16:48:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-15.16:48:24::SCWMssOS::Commit changes completed.
TRACE::2022-04-15.16:48:24::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:48:24::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:48:24::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:48:24::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:48:24::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:48:24::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:48:24::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:48:24::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:48:24::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:48:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:48:24::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-15.16:48:24::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:48:24::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:48:24::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:48:24::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:48:24::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:48:24::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:48:24::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:48:25::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:48:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:48:25::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:48:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:48:25::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:48:25::SCWWriter::formatted JSON is {
	"platformName":	"DMA_block_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_block_design_wrapper",
	"platHandOff":	"C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vivado_DMA/DMA_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_block_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_block_design_wrapper",
	"systems":	[{
			"systemName":	"DMA_block_design_wrapper",
			"systemDesc":	"DMA_block_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_block_design_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"34a9d75627fb415eccb2dea044cf9f6b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d09f129deb27a71fbe09e4f4134d02f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-04-15.16:48:25::SCWPlatform::updated the xpfm file.
TRACE::2022-04-15.16:48:25::SCWPlatform::Trying to open the hw design at C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:48:25::SCWPlatform::DSA given C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:48:25::SCWPlatform::DSA absoulate path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:48:25::SCWPlatform::DSA directory C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw
TRACE::2022-04-15.16:48:25::SCWPlatform:: Platform Path C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/hw/DMA_block_design_wrapper.xsa
TRACE::2022-04-15.16:48:25::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2022-04-15.16:48:25::SCWPlatform::Trying to set the existing hwdb with name DMA_block_design_wrapper_5
TRACE::2022-04-15.16:48:25::SCWPlatform::Opened existing hwdb DMA_block_design_wrapper_5
TRACE::2022-04-15.16:48:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-15.16:48:25::SCWMssOS::Checking the sw design at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-15.16:48:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-04-15.16:48:25::SCWMssOS::Sw design exists and opened at  C:/Users/pdrego/Downloads/Final_Project/1_2_9_SD_DMA/vitis_DMA_new/DMA_block_design_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
