DECL|EUSCI_A_SPI_3PIN|macro|EUSCI_A_SPI_3PIN
DECL|EUSCI_A_SPI_4PIN_UCxSTE_ACTIVE_HIGH|macro|EUSCI_A_SPI_4PIN_UCxSTE_ACTIVE_HIGH
DECL|EUSCI_A_SPI_4PIN_UCxSTE_ACTIVE_LOW|macro|EUSCI_A_SPI_4PIN_UCxSTE_ACTIVE_LOW
DECL|EUSCI_A_SPI_BUSY|macro|EUSCI_A_SPI_BUSY
DECL|EUSCI_A_SPI_CLOCKPOLARITY_INACTIVITY_HIGH|macro|EUSCI_A_SPI_CLOCKPOLARITY_INACTIVITY_HIGH
DECL|EUSCI_A_SPI_CLOCKPOLARITY_INACTIVITY_LOW|macro|EUSCI_A_SPI_CLOCKPOLARITY_INACTIVITY_LOW
DECL|EUSCI_A_SPI_CLOCKSOURCE_ACLK|macro|EUSCI_A_SPI_CLOCKSOURCE_ACLK
DECL|EUSCI_A_SPI_CLOCKSOURCE_SMCLK|macro|EUSCI_A_SPI_CLOCKSOURCE_SMCLK
DECL|EUSCI_A_SPI_ENABLE_SIGNAL_FOR_4WIRE_SLAVE|macro|EUSCI_A_SPI_ENABLE_SIGNAL_FOR_4WIRE_SLAVE
DECL|EUSCI_A_SPI_LSB_FIRST|macro|EUSCI_A_SPI_LSB_FIRST
DECL|EUSCI_A_SPI_MSB_FIRST|macro|EUSCI_A_SPI_MSB_FIRST
DECL|EUSCI_A_SPI_NOT_BUSY|macro|EUSCI_A_SPI_NOT_BUSY
DECL|EUSCI_A_SPI_PHASE_DATA_CAPTURED_ONFIRST_CHANGED_ON_NEXT|macro|EUSCI_A_SPI_PHASE_DATA_CAPTURED_ONFIRST_CHANGED_ON_NEXT
DECL|EUSCI_A_SPI_PHASE_DATA_CHANGED_ONFIRST_CAPTURED_ON_NEXT|macro|EUSCI_A_SPI_PHASE_DATA_CHANGED_ONFIRST_CAPTURED_ON_NEXT
DECL|EUSCI_A_SPI_PREVENT_CONFLICTS_WITH_OTHER_MASTERS|macro|EUSCI_A_SPI_PREVENT_CONFLICTS_WITH_OTHER_MASTERS
DECL|EUSCI_A_SPI_RECEIVE_INTERRUPT|macro|EUSCI_A_SPI_RECEIVE_INTERRUPT
DECL|EUSCI_A_SPI_TRANSMIT_INTERRUPT|macro|EUSCI_A_SPI_TRANSMIT_INTERRUPT
DECL|EUSCI_B_SPI_3PIN|macro|EUSCI_B_SPI_3PIN
DECL|EUSCI_B_SPI_4PIN_UCxSTE_ACTIVE_HIGH|macro|EUSCI_B_SPI_4PIN_UCxSTE_ACTIVE_HIGH
DECL|EUSCI_B_SPI_4PIN_UCxSTE_ACTIVE_LOW|macro|EUSCI_B_SPI_4PIN_UCxSTE_ACTIVE_LOW
DECL|EUSCI_B_SPI_BUSY|macro|EUSCI_B_SPI_BUSY
DECL|EUSCI_B_SPI_CLOCKPOLARITY_INACTIVITY_HIGH|macro|EUSCI_B_SPI_CLOCKPOLARITY_INACTIVITY_HIGH
DECL|EUSCI_B_SPI_CLOCKPOLARITY_INACTIVITY_LOW|macro|EUSCI_B_SPI_CLOCKPOLARITY_INACTIVITY_LOW
DECL|EUSCI_B_SPI_CLOCKSOURCE_ACLK|macro|EUSCI_B_SPI_CLOCKSOURCE_ACLK
DECL|EUSCI_B_SPI_CLOCKSOURCE_SMCLK|macro|EUSCI_B_SPI_CLOCKSOURCE_SMCLK
DECL|EUSCI_B_SPI_ENABLE_SIGNAL_FOR_4WIRE_SLAVE|macro|EUSCI_B_SPI_ENABLE_SIGNAL_FOR_4WIRE_SLAVE
DECL|EUSCI_B_SPI_LSB_FIRST|macro|EUSCI_B_SPI_LSB_FIRST
DECL|EUSCI_B_SPI_MSB_FIRST|macro|EUSCI_B_SPI_MSB_FIRST
DECL|EUSCI_B_SPI_NOT_BUSY|macro|EUSCI_B_SPI_NOT_BUSY
DECL|EUSCI_B_SPI_PHASE_DATA_CAPTURED_ONFIRST_CHANGED_ON_NEXT|macro|EUSCI_B_SPI_PHASE_DATA_CAPTURED_ONFIRST_CHANGED_ON_NEXT
DECL|EUSCI_B_SPI_PHASE_DATA_CHANGED_ONFIRST_CAPTURED_ON_NEXT|macro|EUSCI_B_SPI_PHASE_DATA_CHANGED_ONFIRST_CAPTURED_ON_NEXT
DECL|EUSCI_B_SPI_PREVENT_CONFLICTS_WITH_OTHER_MASTERS|macro|EUSCI_B_SPI_PREVENT_CONFLICTS_WITH_OTHER_MASTERS
DECL|EUSCI_B_SPI_RECEIVE_INTERRUPT|macro|EUSCI_B_SPI_RECEIVE_INTERRUPT
DECL|EUSCI_B_SPI_TRANSMIT_INTERRUPT|macro|EUSCI_B_SPI_TRANSMIT_INTERRUPT
DECL|EUSCI_SPI_3PIN|macro|EUSCI_SPI_3PIN
DECL|EUSCI_SPI_4PIN_UCxSTE_ACTIVE_HIGH|macro|EUSCI_SPI_4PIN_UCxSTE_ACTIVE_HIGH
DECL|EUSCI_SPI_4PIN_UCxSTE_ACTIVE_LOW|macro|EUSCI_SPI_4PIN_UCxSTE_ACTIVE_LOW
DECL|EUSCI_SPI_BUSY|macro|EUSCI_SPI_BUSY
DECL|EUSCI_SPI_CLOCKPOLARITY_INACTIVITY_HIGH|macro|EUSCI_SPI_CLOCKPOLARITY_INACTIVITY_HIGH
DECL|EUSCI_SPI_CLOCKPOLARITY_INACTIVITY_LOW|macro|EUSCI_SPI_CLOCKPOLARITY_INACTIVITY_LOW
DECL|EUSCI_SPI_CLOCKSOURCE_ACLK|macro|EUSCI_SPI_CLOCKSOURCE_ACLK
DECL|EUSCI_SPI_CLOCKSOURCE_SMCLK|macro|EUSCI_SPI_CLOCKSOURCE_SMCLK
DECL|EUSCI_SPI_ENABLE_SIGNAL_FOR_4WIRE_SLAVE|macro|EUSCI_SPI_ENABLE_SIGNAL_FOR_4WIRE_SLAVE
DECL|EUSCI_SPI_LSB_FIRST|macro|EUSCI_SPI_LSB_FIRST
DECL|EUSCI_SPI_MSB_FIRST|macro|EUSCI_SPI_MSB_FIRST
DECL|EUSCI_SPI_NOT_BUSY|macro|EUSCI_SPI_NOT_BUSY
DECL|EUSCI_SPI_PHASE_DATA_CAPTURED_ONFIRST_CHANGED_ON_NEXT|macro|EUSCI_SPI_PHASE_DATA_CAPTURED_ONFIRST_CHANGED_ON_NEXT
DECL|EUSCI_SPI_PHASE_DATA_CHANGED_ONFIRST_CAPTURED_ON_NEXT|macro|EUSCI_SPI_PHASE_DATA_CHANGED_ONFIRST_CAPTURED_ON_NEXT
DECL|EUSCI_SPI_PREVENT_CONFLICTS_WITH_OTHER_MASTERS|macro|EUSCI_SPI_PREVENT_CONFLICTS_WITH_OTHER_MASTERS
DECL|EUSCI_SPI_RECEIVE_INTERRUPT|macro|EUSCI_SPI_RECEIVE_INTERRUPT
DECL|EUSCI_SPI_TRANSMIT_INTERRUPT|macro|EUSCI_SPI_TRANSMIT_INTERRUPT
DECL|SPI_H_|macro|SPI_H_
DECL|_eUSCI_SPI_MasterConfig|struct|typedef struct _eUSCI_SPI_MasterConfig
DECL|_eUSCI_SPI_SlaveConfig|struct|typedef struct _eUSCI_SPI_SlaveConfig
DECL|clockPhase|member|uint_fast16_t clockPhase;
DECL|clockPhase|member|uint_fast16_t clockPhase;
DECL|clockPolarity|member|uint_fast16_t clockPolarity;
DECL|clockPolarity|member|uint_fast16_t clockPolarity;
DECL|clockSourceFrequency|member|uint32_t clockSourceFrequency;
DECL|desiredSpiClock|member|uint32_t desiredSpiClock;
DECL|eUSCI_SPI_MasterConfig|typedef|} eUSCI_SPI_MasterConfig;
DECL|eUSCI_SPI_SlaveConfig|typedef|} eUSCI_SPI_SlaveConfig;
DECL|msbFirst|member|uint_fast16_t msbFirst;
DECL|msbFirst|member|uint_fast16_t msbFirst;
DECL|selectClockSource|member|uint_fast8_t selectClockSource;
DECL|spiMode|member|uint_fast16_t spiMode;
DECL|spiMode|member|uint_fast16_t spiMode;
