$date
	Sun Oct 23 04:32:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#212848
b11100 !
1"
#212850
b11100 &
b11100 %
1$
#212851
0"
#212854
b1110 &
b1110 %
#212858
b111 &
b111 %
#212862
b10110 &
b10110 %
#212866
b1011 &
b1011 %
#212870
b100010 &
b100010 %
#212874
b10001 &
b10001 %
#212878
b110100 &
b110100 %
#212882
b11010 &
b11010 %
#212886
b1101 &
b1101 %
#212890
b101000 &
b101000 %
#212894
b10100 &
b10100 %
#212898
b1010 &
b1010 %
#212902
b101 &
b101 %
#212906
b10000 &
b10000 %
#212910
b1000 &
b1000 %
#212914
b100 &
b100 %
#212918
b10 &
b10 %
#212922
b1 &
b1 %
1#
#212926
b0 &
0#
b0 %
0$
#1190347
b1000 !
1"
#1190350
b1000 &
b1000 %
1$
#1190351
0"
#1190354
b100 &
b100 %
#1190358
b10 &
b10 %
#1190362
b1 &
b1 %
1#
#1190366
b0 &
0#
b0 %
0$
#2119971
b10001 !
1"
#2119974
b10001 &
b10001 %
1$
#2119975
0"
#2119978
b110100 &
b110100 %
#2119982
b11010 &
b11010 %
#2119986
b1101 &
b1101 %
#2119990
b101000 &
b101000 %
#2119994
b10100 &
b10100 %
#2119998
b1010 &
b1010 %
#2120002
b101 &
b101 %
#2120006
b10000 &
b10000 %
#2120010
b1000 &
b1000 %
#2120014
b100 &
b100 %
#2120018
b10 &
b10 %
#2120022
b1 &
1#
b1 %
#2120026
b0 &
b0 %
0#
0$
#4500012
