#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jun 30 09:34:40 2022
# Process ID: 780
# Current directory: C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent164 C:\Users\anjan\OneDrive\Desktop\Pocessor\Processor\Processor\Processor.xpr
# Log file: C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/vivado.log
# Journal file: C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 700.012 ; gain = 79.848
update_compile_order -fileset sources_1
file mkdir C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.srcs/sim_1/new/clock.v w ]
add_files -fileset sim_1 C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.srcs/sim_1/new/clock.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_behav xil_defaultlib.clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'clk_in' on this module [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.srcs/sim_1/new/clock.v:4]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 730.410 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_behav xil_defaultlib.clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/xsim.dir/clock_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 30 10:56:01 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:47 . Memory (MB): peak = 730.410 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '47' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clock_behav -key {Behavioral:sim_1:Functional:clock} -tclbatch {clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 744.375 ; gain = 13.965
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:56 . Memory (MB): peak = 744.375 ; gain = 13.965
WARNING: [Wavedata 42-489] Can't add object "/clock/clock/DRAM/DRAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/clock/clock/DRAM/DRAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 809.105 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_behav xil_defaultlib.clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 809.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clock_behav -key {Behavioral:sim_1:Functional:clock} -tclbatch {clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 809.105 ; gain = 0.000
WARNING: [Wavedata 42-489] Can't add object "/clock/clock/DRAM/DRAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_behav xil_defaultlib.clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clock_behav -key {Behavioral:sim_1:Functional:clock} -tclbatch {clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 809.105 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: Top_Level_Module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 881.758 ; gain = 72.652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-350] instance 'Processor' of module 'Processor' requires 8 connections, but only 7 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[15]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[14]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[13]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[12]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[11]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[10]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[9]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[8]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 939.027 ; gain = 129.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 939.027 ; gain = 129.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 939.027 ; gain = 129.922
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1254.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1283.211 ; gain = 474.105
41 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1283.211 ; gain = 474.105
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1321.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
WARNING: [Synth 8-350] instance 'statemachine' of module 'statemachine' requires 13 connections, but only 12 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:47]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
ERROR: [Synth 8-448] named port connection 'start_Tx' does not exist for instance 'Processor' of module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:47]
ERROR: [Synth 8-6156] failed synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1336.336 ; gain = 14.793
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1336.336 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
ERROR: [Synth 8-448] named port connection 'start_Tx' does not exist for instance 'Processor' of module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:47]
ERROR: [Synth 8-6156] failed synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1343.828 ; gain = 7.492
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1343.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-350] instance 'Processor' of module 'Processor' requires 9 connections, but only 8 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[15]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[14]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[13]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[12]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[11]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[10]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[9]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[8]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1351.418 ; gain = 7.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1351.418 ; gain = 7.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1351.418 ; gain = 7.590
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1372.438 ; gain = 28.609
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1426.098 ; gain = 0.586
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-350] instance 'Processor' of module 'Processor' requires 9 connections, but only 8 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3848] Net start_Tx in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[15]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[14]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[13]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[12]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[11]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[10]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[9]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[8]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1460.320 ; gain = 34.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1460.320 ; gain = 34.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1460.320 ; gain = 34.809
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1539.035 ; gain = 113.523
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1541.566 ; gain = 0.281
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-350] instance 'Processor' of module 'Processor' requires 9 connections, but only 8 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[15]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[14]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[13]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[12]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[11]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[10]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[9]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[8]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1553.770 ; gain = 12.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.707 ; gain = 13.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.707 ; gain = 13.422
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1568.797 ; gain = 27.512
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1591.453 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-350] instance 'Processor' of module 'Processor' requires 9 connections, but only 8 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[15]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[14]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[13]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[12]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[11]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[10]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[9]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[8]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1591.453 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1591.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1591.453 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1599.809 ; gain = 8.355
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1605.098 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
WARNING: [Synth 8-350] instance 'statemachine' of module 'statemachine' requires 13 connections, but only 12 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:47]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[15]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[14]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[13]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[12]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[11]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[10]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[9]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[8]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.098 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin statemachine:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:47]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.098 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.098 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1605.098 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1605.098 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[15]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[14]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[13]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[12]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[11]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[10]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[9]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[8]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.098 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.098 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.098 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1609.840 ; gain = 4.742
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_behav xil_defaultlib.clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1611.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clock_behav -key {Behavioral:sim_1:Functional:clock} -tclbatch {clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1611.242 ; gain = 0.000
run all
run: Time (s): cpu = 00:03:09 ; elapsed = 00:04:05 . Memory (MB): peak = 1611.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_behav xil_defaultlib.clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clock_behav -key {Behavioral:sim_1:Functional:clock} -tclbatch {clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1611.242 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1611.242 ; gain = 0.000
run all
run: Time (s): cpu = 00:02:08 ; elapsed = 00:02:35 . Memory (MB): peak = 1611.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_behav xil_defaultlib.clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clock_behav -key {Behavioral:sim_1:Functional:clock} -tclbatch {clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1611.242 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1611.242 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1611.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_behav xil_defaultlib.clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clock_behav -key {Behavioral:sim_1:Functional:clock} -tclbatch {clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1611.242 ; gain = 0.000
run all
run: Time (s): cpu = 00:01:12 ; elapsed = 00:01:27 . Memory (MB): peak = 1611.242 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1611.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_behav xil_defaultlib.clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clock_behav -key {Behavioral:sim_1:Functional:clock} -tclbatch {clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1611.242 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1611.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_behav xil_defaultlib.clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1611.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clock_behav -key {Behavioral:sim_1:Functional:clock} -tclbatch {clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 1611.242 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1611.242 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1611.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_behav xil_defaultlib.clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 1611.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clock_behav -key {Behavioral:sim_1:Functional:clock} -tclbatch {clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 1611.242 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1611.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 30 14:07:53 2022...
