$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$var wire 1 # PINA0 $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
x#
$end
#2175
b00000000 "
#2187
b00000000 "
#2188
b00000000 "
#2212
b00000001 "
#2213
b00000001 "
#2862
0#
0!
#4712
1#
1!
#4987
b00000001 "
#5025
b00000010 "
#5026
b00000010 "
#9112
0#
0!
#10037
1#
1!
#10312
b00000010 "
#10350
b00000001 "
#10351
b00000001 "
#11250
0#
0!
#12175
1#
1!
#12450
b00000001 "
#12487
b00000010 "
#12488
b00000010 "
#13387
0#
0!
#14312
1#
1!
#14587
b00000010 "
#14625
b00000001 "
#14626
b00000001 "
#15525
0#
0!
#16450
1#
1!
#16725
b00000001 "
#16762
b00000010 "
#16763
b00000010 "
#17662
0#
0!
#18587
1#
1!
#18862
b00000010 "
#18900
b00000001 "
#18901
b00000001 "
#19800
0#
0!
