

================================================================
== Vitis HLS Report for 'clusterOp_Pipeline_VITIS_LOOP_67_5'
================================================================
* Date:           Mon Mar 27 20:49:21 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cluster
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.361 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_5  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    121|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      36|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      36|    166|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln67_fu_165_p2         |         +|   0|  0|  38|          31|           1|
    |add_ln69_fu_175_p2         |         +|   0|  0|  24|          17|          17|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |tmp_last_V_fu_198_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln67_fu_159_p2        |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln74_fu_192_p2        |      icmp|   0|  0|  18|          32|          32|
    |tmp_user_V_fu_186_p2       |      icmp|   0|  0|  17|          31|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 121|         146|          87|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|   31|         62|
    |j_fu_72                  |   9|          2|   31|         62|
    |outStream_TDATA_blk_n    |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   65|        130|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |j_fu_72                  |  31|   0|   31|          0|
    |tmp_last_V_reg_243       |   1|   0|    1|          0|
    |tmp_user_V_reg_238       |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  36|   0|   36|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  clusterOp_Pipeline_VITIS_LOOP_67_5|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  clusterOp_Pipeline_VITIS_LOOP_67_5|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  clusterOp_Pipeline_VITIS_LOOP_67_5|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  clusterOp_Pipeline_VITIS_LOOP_67_5|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  clusterOp_Pipeline_VITIS_LOOP_67_5|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  clusterOp_Pipeline_VITIS_LOOP_67_5|  return value|
|outStream_TREADY            |   in|    1|        axis|                  outStream_V_data_V|       pointer|
|outStream_TDATA             |  out|   32|        axis|                  outStream_V_data_V|       pointer|
|clusters_member_count_load  |   in|   32|     ap_none|          clusters_member_count_load|        scalar|
|phi_mul                     |   in|   17|     ap_none|                             phi_mul|        scalar|
|clusters_members_address0   |  out|   17|   ap_memory|                    clusters_members|         array|
|clusters_members_ce0        |  out|    1|   ap_memory|                    clusters_members|         array|
|clusters_members_q0         |   in|    9|   ap_memory|                    clusters_members|         array|
|sub88                       |   in|   32|     ap_none|                               sub88|        scalar|
|cmp92                       |   in|    1|     ap_none|                               cmp92|        scalar|
|tmp_id_V                    |   in|    5|     ap_none|                            tmp_id_V|        scalar|
|outStream_TVALID            |  out|    1|        axis|                  outStream_V_dest_V|       pointer|
|outStream_TDEST             |  out|    6|        axis|                  outStream_V_dest_V|       pointer|
|outStream_TKEEP             |  out|    4|        axis|                  outStream_V_keep_V|       pointer|
|outStream_TSTRB             |  out|    4|        axis|                  outStream_V_strb_V|       pointer|
|outStream_TUSER             |  out|    2|        axis|                  outStream_V_user_V|       pointer|
|outStream_TLAST             |  out|    1|        axis|                  outStream_V_last_V|       pointer|
|outStream_TID               |  out|    5|        axis|                    outStream_V_id_V|       pointer|
+----------------------------+-----+-----+------------+------------------------------------+--------------+

