/*****************************************************************************
*  Copyright Statement:
*  --------------------
*  This software is protected by Copyright and the information contained
*  herein is confidential. The software may not be copied and the information
*  contained herein may not be used or disclosed except with the written
*  permission of MediaTek Inc. (C) 2005
*
*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
*
*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
*
*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
*
*****************************************************************************/

/*******************************************************************************
 *
 * Filename:
 * ---------
 *   l1d_rf_l1core.h
 *
 * Project:
 * --------
 *   MT6208
 *
 * Description:
 * ------------
 *   RF constance defintion
 *
 * Author:
 * -------
 * -------
 *
 *------------------------------------------------------------------------------
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 *******************************************************************************/

#ifndef  _L1D_RF_L1CORE_H_
#define  _L1D_RF_L1CORE_H_

#include "l1d_rf_common.h"

/* ------------------------------------------------------------------------- */
/*==========================*/  /*========================*/
/* BBRX_GAIN_DOUBLE         */  /* BBTX_CALBIAS           */
/*--------------------------*/  /*------------------------*/
/* 0: mapping range = 2.24V */  /* N= 0..+15 : 1.038^N    */
/* 1: mapping range = 1.12V */  /* N=-1..-16 : 0.918^(-N) */
/*==========================*/  /*========================*/
/*==========================*/  /*========================*/
/* BBTX_COMMON_MODE_VOLTAGE */  /* BBTX_CALRCSEL          */
/*--------------------------*/  /*------------------------*/
/* Set | Volt || Set | Volt */  /* Set | BW  || Set | BW  */
/*-----+------||-----+------*/  /*-----+-----||-----+-----*/
/*  3  | 1.75 || -1  | 1.29 */  /*  3  | 213 || -1  | 394 */
/*  2  | 1.62 || -2  | 1.18 */  /*  2  | 245 || -2  | 450 */
/*  1  | 1.51 || -3  | 1.06 */  /*  1  | 289 || -3  | 520 */
/*  0  | 1.40 || -4  | 0.95 */  /*  0  | 350 || -4  | 620 */
/*==========================*/  /*========================*/
/*==========================*/  /*========================*/
/* BBTX_TRIM_I              */  /* BBTX_OFFSET_I          */
/* BBTX_TRIM_Q              */  /* BBTX_OFFSET_Q          */
/*--------------------------*/  /*------------------------*/
/* N= -8...+7 : 0.16N dB    */  /* N=-32...+31: 2.737N mV */
/*==========================*/  /*========================*/
/*========================================================*/
/* BBTX_GAIN                                              */
/* --+---------+---------------+------------+-------------*/
/* S | FPGA    |               |            |             */
/* e | MT6208  | MT6205B       | MT6218B_EN | MT6218B_FN~ */
/* t | MT6205A | MT6218B_AN~DN | MT6219AV   | MT6219_BV   */
/*   | MT6218A |               |            |             */
/*---+---------+---------------+------------+-------------*/
/* 3 |  2.52V  |     1.48V     |   0.93V    |   1.50V     */
/* 2 |  2.01V  |     1.37V     |   0.87V    |   1.42V     */
/* 1 |  1.62V  |     1.29V     |   0.81V    |   1.36V     */
/* 0 |  1.26V  |     1.15V     |   0.76V    |   1.19V     */
/*-1 |  1.00V  |     1.06V     |   0.71V    |   1.12V     */
/*-2 |  0.81V  |     1.00V     |   0.66V    |   1.05V     */
/*-3 |  0.64V  |     0.92V     |   0.62V    |   1.00V     */
/*-4 |  0.50V  |     0.87V     |   0.58V    |   0.93V     */
/*========================================================*/
/* ------------------------------------------------------------------------- */
#define  CLK32K_MICRO_SECOND(n)       ((int)(n*32.0/1000))
/* ------------------------------------------------------------------------- */

#if IS_RF_MT6280RF
/*MT6280RF*/
/*MT6280RF*/ /*--------------------------------------------------------*/
/*MT6280RF*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6280RF*/ /*--------------------------------------------------------*/
/*MT6280RF*/
/*MT6280RF*/ #if IS_CHIP_MT6280_S00
/*MT6280RF*/ #define  SX0_DATA_COUNT               0
/*MT6280RF*/ #define  SX1_DATA_COUNT              11
/*MT6280RF*/ #define  SX2_DATA_COUNT               4
/*MT6280RF*/ #define  SX3_DATA_COUNT               3
/*MT6280RF*/ #define  ST2B_ST2M_DATA_COUNT         4
/*MT6280RF*/ #else
/*MT6280RF*/ #define  SX0_DATA_COUNT               0
/*MT6280RF*/ #define  SX1_DATA_COUNT              11
/*MT6280RF*/ #define  SX2_DATA_COUNT               4
/*MT6280RF*/ #define  SX3_DATA_COUNT               3
/*MT6280RF*/ #define  ST2B_ST2M_DATA_COUNT         4
/*MT6280RF*/ #endif
/*MT6280RF*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,29)
/*MT6280RF*/ #define  SDATA_IDLE                   BSI_CW(0x01, 0x00200)
/*MT6280RF*/
/*MT6280RF*/ /* polarity:  0: long  enable positive pulse */
/*MT6280RF*/ /*            1: short enable positive pulse */
/*MT6280RF*/ /*            2: long  enable negative pulse */
/*MT6280RF*/ /*            3: short enable negative pulse */
/*MT6280RF*/ #define  BSI_DEVICE_0_CS_POLARITY     0
/*MT6280RF*/ #define  BSI_DEVICE_1_CS_POLARITY     0
/*MT6280RF*/
/*MT6280RF*/ /*--------------------------------------------------------*/
/*MT6280RF*/ /*   Sleep Mode Setting                                   */
/*MT6280RF*/ /*-------------------------------------------------------*/
/*MT6280RF*/
/*MT6280RF*/ #define  FM_DURATION_DEFAULT          8191
/*MT6280RF*/ #if  defined(AFC_VCXO) || defined(AFC_VCXO_2G)
/*MT6280RF*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(2000)
/*MT6280RF*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3500)
/*MT6280RF*/ #else
/*MT6280RF*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(4000)//3125
/*MT6280RF*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3000)
/*MT6280RF*/ #endif
/*MT6280RF*/
/*MT6280RF*/ /*--------------------------------------------------------*/
/*MT6280RF*/ /*   BFE Setting                                          */
/*MT6280RF*/ /*--------------------------------------------------------*/
/*MT6280RF*/ #define  BBRX_IQ_SWAP                 0
/*MT6280RF*/
/*MT6280RF*/ /*--------------------------------------------------------*/
/*MT6280RF*/ /*   Define the CapID range                               */
/*MT6280RF*/ /*--------------------------------------------------------*/
/*MT6280RF*/ #define  CRYSTAL_CAPID_RANGE          255
/*MT6280RF*/
/*MT6280RF*/ /*----------------------------------------------*/
/*MT6280RF*/ /*   Define Q-path on/off                       */
/*MT6280RF*/ /*----------------------------------------------*/
/*MT6280RF*/ #ifndef IS_Q_PATH_ON
/*MT6280RF*/ #define IS_Q_PATH_ON                    0
/*MT6280RF*/ #endif
#endif

/*============================================================================== */

#if IS_RF_MT6169
/*MT6169*/
/*MT6169*/ /*--------------------------------------------------------*/
/*MT6169*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6169*/ /*--------------------------------------------------------*/
/*MT6169*/
/*MT6169*/ #define  SX0_DATA_COUNT               0
/*MT6169*/ #define  SX1_DATA_COUNT               14
/*MT6169*/ #define  SX2_DATA_COUNT               5
/*MT6169*/ #define  SX3_DATA_COUNT               4
/*MT6169*/ #define  ST2B_ST2M_DATA_COUNT         5
/*MT6169*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,30)
/*MT6169*/ #define  SDATA_IDLE                   BSI_CW(0x01, 0x00040) //Should keep DYN_EN = 1
/*MT6169*/
/*MT6169*/ /* polarity:  0: long  enable positive pulse */
/*MT6169*/ /*            1: short enable positive pulse */
/*MT6169*/ /*            2: long  enable negative pulse */
/*MT6169*/ /*            3: short enable negative pulse */
/*MT6169*/ #define  BSI_DEVICE_0_CS_POLARITY     0
/*MT6169*/ #define  BSI_DEVICE_1_CS_POLARITY     0
/*MT6169*/
/*MT6169*/ /*--------------------------------------------------------*/
/*MT6169*/ /*   Sleep Mode Setting                                   */
/*MT6169*/ /*-------------------------------------------------------*/
/*MT6169*/
/*MT6169*/ #define  FM_DURATION_DEFAULT          8191
/*MT6169*/ #if  defined(AFC_VCXO) || defined(AFC_VCXO_2G)
/*MT6169*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(2063)//2ms
/*MT6169*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3500)
/*MT6169*/ #else
/*MT6169*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(3094)//3ms
/*MT6169*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3000)
/*MT6169*/ #endif
/*MT6169*/
/*MT6169*/ /*--------------------------------------------------------*/
/*MT6169*/ /*   BFE Setting                                          */
/*MT6169*/ /*--------------------------------------------------------*/
/*MT6169*/ #define  BBRX_IQ_SWAP                 0
/*MT6169*/ #if IS_DYNAMIC_G_E_TXWIN_POSITION_SUPPORT_V2
/*MT6169*/ #define  TQ_EPSK_TX_DELAY             1
/*MT6169*/ #endif
/*MT6169*/
/*MT6169*/ /*--------------------------------------------------------*/
/*MT6169*/ /*   Define the CapID range                               */
/*MT6169*/ /*--------------------------------------------------------*/
/*MT6169*/ #define  CRYSTAL_CAPID_RANGE          255
/*MT6169*/
#endif

/*============================================================================== */

#if IS_RF_MT6166
/*MT6166*/
/*MT6166*/ /*--------------------------------------------------------*/
/*MT6166*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6166*/ /*--------------------------------------------------------*/
/*MT6166*/
/*MT6166*/ #define  SX0_DATA_COUNT               0
/*MT6166*/ #define  SX1_DATA_COUNT               9
/*MT6166*/ #define  SX2_DATA_COUNT               4
/*MT6166*/ #define  SX3_DATA_COUNT               1
/*MT6166*/ #define  ST2B_ST2M_DATA_COUNT         4
/*MT6166*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,30)
/*MT6166*/ #define  SDATA_IDLE                   BSI_CW(0xC9, 0x00200)
/*MT6166*/
/*MT6166*/ /* polarity:  0: long  enable positive pulse */
/*MT6166*/ /*            1: short enable positive pulse */
/*MT6166*/ /*            2: long  enable negative pulse */
/*MT6166*/ /*            3: short enable negative pulse */
/*MT6166*/ #define  BSI_DEVICE_0_CS_POLARITY     0
/*MT6166*/ #define  BSI_DEVICE_1_CS_POLARITY     0
/*MT6166*/
/*MT6166*/ /*--------------------------------------------------------*/
/*MT6166*/ /*   Sleep Mode Setting                                   */
/*MT6166*/ /*-------------------------------------------------------*/
/*MT6166*/
/*MT6166*/ #define  FM_DURATION_DEFAULT          8191
/*MT6166*/ #if  defined(AFC_VCXO) || defined(AFC_VCXO_2G)
/*MT6166*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(2063)//2ms
/*MT6166*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3500)
/*MT6166*/ #else
/*MT6166*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(3094)//3ms
/*MT6166*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3000)
/*MT6166*/ #endif
/*MT6166*/
/*MT6166*/ /*--------------------------------------------------------*/
/*MT6166*/ /*   BFE Setting                                          */
/*MT6166*/ /*--------------------------------------------------------*/
/*MT6166*/ #define  BBRX_IQ_SWAP                 0
/*MT6166*/ #if IS_DYNAMIC_G_E_TXWIN_POSITION_SUPPORT_V2
/*MT6166*/ #define  TQ_EPSK_TX_DELAY             1
/*MT6166*/ #endif
/*MT6166*/
/*MT6166*/ /*--------------------------------------------------------*/
/*MT6166*/ /*   Define the CapID range                               */
/*MT6166*/ /*--------------------------------------------------------*/
/*MT6166*/ #define  CRYSTAL_CAPID_RANGE          255
/*MT6166*/
#endif

/*============================================================================== */

#if IS_RF_MT6165
/*MT6165*/
/*MT6165*/ /*--------------------------------------------------------*/
/*MT6165*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6165*/ /*--------------------------------------------------------*/
/*MT6165*/
/*MT6165*/ #define  SX0_DATA_COUNT               0
/*MT6165*/ #define  SX1_DATA_COUNT               13
/*MT6165*/ #define  SX2_DATA_COUNT               3
/*MT6165*/ #define  SX3_DATA_COUNT               1
/*MT6165*/ #define  ST2B_ST2M_DATA_COUNT         3
/*MT6165*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,30)
/*MT6165*/ #define  SDATA_IDLE                   BSI_CW(0x01, 0x04000)
/*MT6165*/
/*MT6165*/ /* polarity:  0: long  enable positive pulse */
/*MT6165*/ /*            1: short enable positive pulse */
/*MT6165*/ /*            2: long  enable negative pulse */
/*MT6165*/ /*            3: short enable negative pulse */
/*MT6165*/ #define  BSI_DEVICE_0_CS_POLARITY     0
/*MT6165*/ #define  BSI_DEVICE_1_CS_POLARITY     0
/*MT6165*/
/*MT6165*/ /*--------------------------------------------------------*/
/*MT6165*/ /*   Sleep Mode Setting                                   */
/*MT6165*/ /*-------------------------------------------------------*/
/*MT6165*/
/*MT6165*/ #define  FM_DURATION_DEFAULT          8191
/*MT6165*/ #if  defined(AFC_VCXO) || defined(AFC_VCXO_2G)
/*MT6165*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(2063)//2ms
/*MT6165*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3500)
/*MT6165*/ #else
/*MT6165*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(3094)//3ms
/*MT6165*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3000)
/*MT6165*/ #endif
/*MT6165*/
/*MT6165*/ /*--------------------------------------------------------*/
/*MT6165*/ /*   BFE Setting                                          */
/*MT6165*/ /*--------------------------------------------------------*/
/*MT6165*/ #define  BBRX_IQ_SWAP                 0
/*MT6165*/ #if IS_DYNAMIC_G_E_TXWIN_POSITION_SUPPORT_V2
/*MT6165*/ #define  TQ_EPSK_TX_DELAY             1
/*MT6165*/ #endif
/*MT6165*/
/*MT6165*/ /*--------------------------------------------------------*/
/*MT6165*/ /*   Define the CapID range                               */
/*MT6165*/ /*--------------------------------------------------------*/
/*MT6165*/ #define  CRYSTAL_CAPID_RANGE          255
/*MT6165*/
#endif

/*============================================================================== */

#if IS_RF_MT6176
/*MT6176*/
/*MT6176*/ /*--------------------------------------------------------*/
/*MT6176*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6176*/ /*--------------------------------------------------------*/
/*MT6176*/
/*MT6176*/ #define  SX0_DATA_COUNT               0
/*MT6176*/ #define  SX1_DATA_COUNT               26
/*MT6176*/ #define  SX2_DATA_COUNT               5
/*MT6176*/ #define  SX3_DATA_COUNT               5
/*MT6176*/ #define  ST2B_ST2M_DATA_COUNT         5
/*MT6176*/ #define  SCTRL_IDLE(x)                SCTRL_WORD(0,x) //BSI Length should be 32bits for MT6176, and length setting move to TOPBSI, so set 0 here.
/*MT6176*/ #define  SDATA_IDLE                   BSI_CW(0x001, 0x10220 ) //Mode[3:0]=1 for sleep mode
/*MT6176*/
/*MT6176*/ /* polarity:  0: long  enable positive pulse */
/*MT6176*/ /*            1: short enable positive pulse */
/*MT6176*/ /*            2: long  enable negative pulse */
/*MT6176*/ /*            3: short enable negative pulse */
/*MT6176*/ #define  BSI_DEVICE_0_CS_POLARITY     0
/*MT6176*/ #define  BSI_DEVICE_1_CS_POLARITY     0
/*MT6176*/
/*MT6176*/ /*--------------------------------------------------------*/
/*MT6176*/ /*   BFE Setting                                          */
/*MT6176*/ /*--------------------------------------------------------*/
/*MT6176*/ #define  BBRX_IQ_SWAP                 1
/*MT6176*/
/*MT6176*/ /*--------------------------------------------------------*/
/*MT6176*/ /*   Define the CapID range                               */
/*MT6176*/ /*--------------------------------------------------------*/
/*MT6176*/ #define  CRYSTAL_CAPID_RANGE          255
/*MT6176*/
#endif

/*============================================================================== */

#if IS_RF_MT6179
/*MT6179*/
/*MT6179*/ /*--------------------------------------------------------*/
/*MT6179*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6179*/ /*--------------------------------------------------------*/
/*MT6179*/
/*MT6179*/ #define  SX0_DATA_COUNT               0
/*MT6179*/ #define  SX1_DATA_COUNT               27
/*MT6179*/ #define  SX2_DATA_COUNT               9
/*MT6179*/ #define  SX3_DATA_COUNT               4
/*MT6179*/ #define  ST2B_ST2M_DATA_COUNT         9
/*MT6179*/ #define  SCTRL_IDLE(x)                SCTRL_WORD(0,x) //BSI Length should be 32bits for MT6179, and length setting move to TOPBSI, so set 0 here.
/*MT6179*/ #define  SDATA_IDLE                   BSI_CW(0x001, 0x10220 ) //Mode[3:0]=1 for sleep mode
/*MT6179*/
/*MT6179*/ /* polarity:  0: long  enable positive pulse */
/*MT6179*/ /*            1: short enable positive pulse */
/*MT6179*/ /*            2: long  enable negative pulse */
/*MT6179*/ /*            3: short enable negative pulse */
/*MT6179*/ #define  BSI_DEVICE_0_CS_POLARITY     0
/*MT6179*/ #define  BSI_DEVICE_1_CS_POLARITY     0
/*MT6179*/
/*MT6179*/ /*--------------------------------------------------------*/
/*MT6179*/ /*   BFE Setting                                          */
/*MT6179*/ /*--------------------------------------------------------*/
/*MT6179*/ #define  BBRX_IQ_SWAP                 1
/*MT6179*/
/*MT6179*/ /*--------------------------------------------------------*/
/*MT6179*/ /*   Define the CapID range                               */
/*MT6179*/ /*--------------------------------------------------------*/
/*MT6179*/ #define  CRYSTAL_CAPID_RANGE          255
/*MT6179*/
#endif


/*============================================================================== */

#if IS_RF_MT6177L
/*MT6177L*/
/*MT6177L*/ /*--------------------------------------------------------*/
/*MT6177L*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6177L*/ /*--------------------------------------------------------*/
/*MT6177L*/
/*MT6177L*/ #define  SX0_DATA_COUNT               0
/*MT6177L*/ #define  SX1_DATA_COUNT               27
/*MT6177L*/ #define  SX2_DATA_COUNT               9
/*MT6177L*/ #define  SX3_DATA_COUNT               4
/*MT6177L*/ #define  ST2B_ST2M_DATA_COUNT         9
/*MT6177L*/ #define  SCTRL_IDLE(x)                SCTRL_WORD(0,x) //BSI Length should be 32bits for MT6179, and length setting move to TOPBSI, so set 0 here.
/*MT6177L*/ #define  SDATA_IDLE                   BSI_CW(0x001, 0x10220 ) //Mode[3:0]=1 for sleep mode
/*MT6177L*/
/*MT6177L*/ /* polarity:  0: long  enable positive pulse */
/*MT6177L*/ /*            1: short enable positive pulse */
/*MT6177L*/ /*            2: long  enable negative pulse */
/*MT6177L*/ /*            3: short enable negative pulse */
/*MT6177L*/ #define  BSI_DEVICE_0_CS_POLARITY     0
/*MT6177L*/ #define  BSI_DEVICE_1_CS_POLARITY     0
/*MT6177L*/
/*MT6177L*/ /*--------------------------------------------------------*/
/*MT6177L*/ /*   BFE Setting                                          */
/*MT6177L*/ /*--------------------------------------------------------*/
/*MT6177L*/ #define  BBRX_IQ_SWAP                 1
/*MT6177L*/
/*MT6177L*/ /*--------------------------------------------------------*/
/*MT6177L*/ /*   Define the CapID range                               */
/*MT6177L*/ /*--------------------------------------------------------*/
/*MT6177L*/ #define  CRYSTAL_CAPID_RANGE          255
/*MT6177L*/
#endif

/*============================================================================== */

#if IS_RF_MT6177M
/*MT6173*/
/*MT6173*/ /*--------------------------------------------------------*/
/*MT6173*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6173*/ /*--------------------------------------------------------*/
/*MT6173*/
/*MT6173*/ #define  SX0_DATA_COUNT               0
/*MT6173*/ #define  SX1_DATA_COUNT               27
/*MT6173*/ #define  SX2_DATA_COUNT               9
/*MT6173*/ #define  SX3_DATA_COUNT               4
/*MT6173*/ #define  ST2B_ST2M_DATA_COUNT         9
/*MT6173*/ #define  SCTRL_IDLE(x)                SCTRL_WORD(0,x) //BSI Length should be 32bits for MT6179, and length setting move to TOPBSI, so set 0 here.
/*MT6173*/ #define  SDATA_IDLE                   BSI_CW(0x001, 0x10220 ) //Mode[3:0]=1 for sleep mode
/*MT6173*/
/*MT6173*/ /* polarity:  0: long  enable positive pulse */
/*MT6173*/ /*            1: short enable positive pulse */
/*MT6173*/ /*            2: long  enable negative pulse */
/*MT6173*/ /*            3: short enable negative pulse */
/*MT6173*/ #define  BSI_DEVICE_0_CS_POLARITY     0
/*MT6173*/ #define  BSI_DEVICE_1_CS_POLARITY     0
/*MT6173*/
/*MT6173*/ /*--------------------------------------------------------*/
/*MT6173*/ /*   BFE Setting                                          */
/*MT6173*/ /*--------------------------------------------------------*/
/*MT6173*/ #define  BBRX_IQ_SWAP                 1
/*MT6173*/
/*MT6173*/ /*--------------------------------------------------------*/
/*MT6173*/ /*   Define the CapID range                               */
/*MT6173*/ /*--------------------------------------------------------*/
/*MT6173*/ #define  CRYSTAL_CAPID_RANGE          255
/*MT6173*/
#endif


/*============================================================================== */

#ifdef L1_SIM
#undef   CLK_SETTLE_DEFAULT
#undef   PLL_RESET_DEFAULT
#define  CLK_SETTLE_DEFAULT            CLK32K_MICRO_SECOND(3125)
#define  PLL_RESET_DEFAULT             CLK32K_MICRO_SECOND(3000)
   #ifdef L1D_TEST
#undef   BBTX_IQ_SWAP
#undef   BBRX_IQ_SWAP
#define  BBTX_IQ_SWAP                  0
#define  BBRX_IQ_SWAP                  0
   #endif
#endif

#if defined(FPGA) || defined(MT6208) || defined(MT6205) || defined(MT6205B)
   #if   BBRX_GAIN_DOUBLE==1
#define  DSP_MAGIC_VALUE               -83.25
   #elif BBRX_GAIN_DOUBLE==0
#define  DSP_MAGIC_VALUE               -77.25
   #endif
#elif defined(MT6218)
   #if   BBRX_GAIN_DOUBLE==1
#define  DSP_MAGIC_VALUE               -99.75
   #elif BBRX_GAIN_DOUBLE==0
#define  DSP_MAGIC_VALUE               -93.75
   #endif
#elif IS_CHIP_MT6229_FPGA2
   #if   BBRX_GAIN_DOUBLE==1
#define  DSP_MAGIC_VALUE               -97.25
   #elif BBRX_GAIN_DOUBLE==0
#define  DSP_MAGIC_VALUE               -91.25
   #endif
#elif IS_BBTXRX_CHIP_DESIGN_VER_2
#define  DSP_MAGIC_VALUE               -94.25
#elif IS_BBTXRX_CHIP_DESIGN_VER_3
#define  DSP_MAGIC_VALUE               -114.75
#elif IS_CHIP_MT6256 || IS_CHIP_MT6255 || IS_CHIP_MT6280
   #if   BBRX_GAIN_DOUBLE==1
#define  DSP_MAGIC_VALUE               -118.75
   #elif BBRX_GAIN_DOUBLE==0
#define  DSP_MAGIC_VALUE               -118.75
   #endif
#elif IS_CHIP_MT6293
#define  DSP_MAGIC_VALUE               -119.63
#elif IS_CHIP_MT6572 || IS_CHIP_MT6290 || IS_CHIP_MT6595 || IS_CHIP_MT6752_MD1 || IS_CHIP_MT6752_MD2 || IS_CHIP_TK6291 || IS_CHIP_MT6755 || IS_CHIP_MT6292
#define  DSP_MAGIC_VALUE               -120.79
#elif IS_CHIP_MT6583_MD1
   #if   BBRX_GAIN_DOUBLE==1
#define  DSP_MAGIC_VALUE               -120.79
   #elif BBRX_GAIN_DOUBLE==0
#define  DSP_MAGIC_VALUE               -120.79
   #endif
#elif IS_CHIP_MT6251
   #if   BBRX_GAIN_DOUBLE==1
#define  DSP_MAGIC_VALUE               -118.75
   #elif BBRX_GAIN_DOUBLE==0
#define  DSP_MAGIC_VALUE               -118.75
   #endif
#elif IS_CHIP_MT6250
   #if   BBRX_GAIN_DOUBLE==1
#define  DSP_MAGIC_VALUE               -117.75
   #elif BBRX_GAIN_DOUBLE==0
#define  DSP_MAGIC_VALUE               -117.75
   #endif
#elif IS_EDGE_SAIC_CHIP_MT6238_AND_LATTER_VERSION
   #if   BBRX_GAIN_DOUBLE==1
#define  DSP_MAGIC_VALUE               -97.75
   #elif BBRX_GAIN_DOUBLE==0
#define  DSP_MAGIC_VALUE               -91.75
   #endif
#elif IS_EDGE_CHIP_MT6229_AND_LATTER_VERSION || IS_CHIP_MT6225_AND_LATTER_VERSION
   #if   BBRX_GAIN_DOUBLE==1
#define  DSP_MAGIC_VALUE               -99.75
   #elif BBRX_GAIN_DOUBLE==0
#define  DSP_MAGIC_VALUE               -93.75
   #endif
#else
   #if   BBRX_GAIN_DOUBLE==1
#define  DSP_MAGIC_VALUE               -97.25
   #elif BBRX_GAIN_DOUBLE==0
#define  DSP_MAGIC_VALUE               -91.25
   #endif
#endif


#ifndef  SX0_DATA_COUNT
#define  SX0_DATA_COUNT                0
#endif
#ifndef  ST2B_ST2M_DATA_COUNT
   #if IS_BSI_V2_SUPPORT
#define  ST2B_ST2M_DATA_COUNT          SX2_DATA_COUNT
   #else
#define  ST2B_ST2M_DATA_COUNT          0
   #endif
#endif

#ifndef  IS_BSI_DATA_TABLE_Y_SHIFT
#define  IS_BSI_DATA_TABLE_Y_SHIFT     0
#endif


#ifndef  IS_BT_COCLOCK_SUPPORT
#define  IS_BT_COCLOCK_SUPPORT         0
#endif

#ifndef  IS_HW_DISABLE_EPSK_TX_SUPPORT
#define  IS_HW_DISABLE_EPSK_TX_SUPPORT 0
#endif

#ifndef  IS_AUXADC_CLOSED_LOOP_TXPC_ON
#define  IS_AUXADC_CLOSED_LOOP_TXPC_ON 0
#endif

#ifndef  IS_BSI_CLOSED_LOOP_TXPC_ON
#define  IS_BSI_CLOSED_LOOP_TXPC_ON    0
#endif

#ifndef  CRYSTAL_CAPID_RANGE
#define  CRYSTAL_CAPID_RANGE           63
#endif

#if IS_CHIP_MT6583_MD2
/* for MT6168 VRF28 Setting */
   #ifndef VRF28_SOURCE
#define VRF28_SOURCE                   1    /* VRF28_SOURCE: 0(VRF28_1) or 1(VRF28_2) */
   #endif
#endif

/* for the DCS-TD co-existence support */
#ifndef  IS_DCS_NB_WB_SWITCH_ON
#define  IS_DCS_NB_WB_SWITCH_ON        0
#endif

#ifndef  DCS_NB_PATH_SEL
#define  DCS_NB_PATH_SEL               DCS_PATH_SEL
#endif

#ifndef  PDATA_DCS_NB_PR1
#define  PDATA_DCS_NB_PR1              PDATA_DCS_PR1
#endif

#ifndef  PDATA_DCS_NB_PR2
#define  PDATA_DCS_NB_PR2              PDATA_DCS_PR2
#endif

#ifndef  PDATA_DCS_NB_PR3
#define  PDATA_DCS_NB_PR3              PDATA_DCS_PR3
#endif

#ifndef  PDATA_DCS_NB_PR3A
#define  PDATA_DCS_NB_PR3A             PDATA_DCS_NB_PR3
#endif

#ifndef  PDATA_DCS_NB_PR2B
#define  PDATA_DCS_NB_PR2B             PDATA_DCS_NB_PR2
#endif

#ifndef  PDATA_DCS_NB_PR2M1
   #if defined(QB_PR2B) && QB_PR2B<QB_PR2
#define  PDATA_DCS_NB_PR2M1            PDATA_DCS_NB_PR2B
   #else
#define  PDATA_DCS_NB_PR2M1            PDATA_DCS_NB_PR2
   #endif
#endif

#ifndef  PDATA_DCS_NB_PR2M2
#define  PDATA_DCS_NB_PR2M2            PDATA_DCS_NB_PR2M1
#endif

#ifndef  PDATA_DCS_NB_PR2M3
#define  PDATA_DCS_NB_PR2M3            PDATA_DCS_NB_PR2M2
#endif

#if IS_DSDA_DCS_TX_NOTCH_SWITCH_SUPPORT
   #ifndef  PDATA_DCS_NOTCH_PT1
#define  PDATA_DCS_NOTCH_PT1           PDATA_DCS_PT1
   #endif

   #ifndef  PDATA_DCS_NOTCH_PT2
#define  PDATA_DCS_NOTCH_PT2           PDATA_DCS_PT2
   #endif

   #ifndef  PDATA_DCS_NOTCH_PT3
#define  PDATA_DCS_NOTCH_PT3           PDATA_DCS_PT3
   #endif

   #ifndef  PDATA_DCS_NOTCH_PT3A
#define  PDATA_DCS_NOTCH_PT3A          PDATA_DCS_PT3
   #endif

   #ifndef  PDATA_DCS_NOTCH_PT2B
#define  PDATA_DCS_NOTCH_PT2B          PDATA_DCS_PT2
   #endif

   #ifndef  PDATA_DCS_NOTCH_PT2M1_8G
      #if defined(QB_PT2B) && QB_PT2B<QB_PT2
#define  PDATA_DCS_NOTCH_PT2M1_8G      PDATA_DCS_PT2B
      #else
#define  PDATA_DCS_NOTCH_PT2M1_8G      PDATA_DCS_PT2
      #endif
   #endif
   #ifndef  PDATA_DCS_PT2M1_G8
      #if defined(QB_PT2B) && QB_PT2B<QB_PT2
#define  PDATA_DCS_NOTCH_PT2M1_G8      PDATA_DCS_PT2B
      #else
#define  PDATA_DCS_NOTCH_PT2M1_G8      PDATA_DCS_PT2
      #endif
   #endif
   #ifndef  PDATA_DCS_NOTCH_PT2M2_8G
#define  PDATA_DCS_NOTCH_PT2M2_8G      PDATA_DCS_PT2M1_8G
   #endif
   #ifndef  PDATA_DCS_NOTCH_PT2M2_G8
#define  PDATA_DCS_NOTCH_PT2M2_G8      PDATA_DCS_PT2M1_G8
   #endif
   #ifndef  PDATA_DCS_NOTCH_PT2M3_8G
#define  PDATA_DCS_NOTCH_PT2M3_8G      PDATA_DCS_PT2M2_8G
   #endif
   #ifndef  PDATA_DCS_NOTCH_PT2M3_G8
#define  PDATA_DCS_NOTCH_PT2M3_G8      PDATA_DCS_PT2M2_G8
   #endif
#endif
/*============================================================================== */

#if IS_CC_NVRAM_CUSTOM_DATA_SUPPORT
/* the following define moved to L1D_RF_Custom_Timing_Table_Update  for tk6291 cross-core modification */
#else
#define  TQ_SR0                        0//(QB_SR0-QB_RON_2_FSYNC)
#define  TQ_SR1                        0//(QB_SR1-QB_RON_2_FSYNC)
#define  TQ_SR2                        0//(QB_SR2-QB_RON_2_FSYNC)
#define  TQ_SR2M                       0//(QB_SR2M-QB_RON_2_FSYNC)
#define  TQ_SR3                        0//(QB_SR3-QB_FSYNC_2_ROFF)
#define  TQ_PR1                        0//(QB_PR1-QB_RON_2_FSYNC)
#define  TQ_PR2                        0//(QB_PR2-QB_RON_2_FSYNC)
#define  TQ_PR2M1                      0//(QB_PR2M1-QB_RON_2_FSYNC)
#define  TQ_PR2M2                      0//(QB_PR2M2-QB_RON_2_FSYNC)
#define  TQ_PR3                        0//(QB_PR3-QB_FSYNC_2_ROFF)
#define  TQ_PR3A                       0//(QB_PR3A-QB_FSYNC_2_ROFF)

#define  TQ_ST0                        0//(QB_ST0-QB_TON_2_FSYNC)
#define  TQ_ST1                        0//(QB_ST1-QB_TON_2_FSYNC)
#define  TQ_ST2                        0//(QB_ST2-QB_TON_2_FSYNC)
#define  TQ_ST3                        0//(QB_ST3-QB_FSYNC_2_TOFF)
#define  TQ_PT1                        0//(QB_PT1-QB_TON_2_FSYNC)
#define  TQ_PT2                        0//(QB_PT2-QB_TON_2_FSYNC)
#define  TQ_PT2B                       0//(QB_PT2B-QB_TON_2_FSYNC)
#define  TQ_PT3                        0//(QB_PT3-QB_FSYNC_2_TOFF)
#define  TQ_PT3A                       0//(QB_PT3A-QB_FSYNC_2_TOFF)
#define  TQ_APCON                      0//(QB_APCON-QB_TON_2_FSYNC)
#define  TQ_APCMID                     0//(QB_APCMID-QB_TON_2_FSYNC)
#define  TQ_APCOFF                     0//(QB_APCOFF-QB_FSYNC_2_TOFF)
#define  TQ_BDLON                      0//(QB_RX_FENA_2_FSYNC-QB_RON_2_FSYNC+QB_RX_ADEN_2_FENA)
#define  TQ_BDLOFF                     0//(-QB_FSYNC_2_ROFF)
#define  TQ_BULON                      0//(QB_TX_FENA_2_FSYNC-QB_TON_2_FSYNC+QB_TX_DAEN_2_FENA)
#define  TQ_BULOFF                     0//(-QB_FSYNC_2_TOFF)
#define  TQ_AFC2_2_BOFF                0//(TQ_BULOFF+QB_TX_FSYNC_2_FENA)

#define  TQ_PR2B                       0//(QB_PR2B-QB_RON_2_FSYNC)
#define  TQ_PT2M1_G8                   0//(QB_PT2M1_G8-QB_TON_2_FSYNC)
#define  TQ_PT2M2_G8                   0//(QB_PT2M2_G8-QB_TON_2_FSYNC)
#define  TQ_PT2M3_G8                   0//(QB_PT2M3_G8-QB_TON_2_FSYNC)
#define  TQ_PT2M1_8G                   0//(QB_PT2M1_8G-QB_TON_2_FSYNC)
#define  TQ_PT2M2_8G                   0//(QB_PT2M2_8G-QB_TON_2_FSYNC)
#define  TQ_PT2M3_8G                   0//(QB_PT2M3_8G-QB_TON_2_FSYNC)
#define  TQ_ST2B                       0//(QB_ST2B-QB_TON_2_FSYNC)
#define  TQ_ST2M_G8                    0//(QB_ST2M_G8-QB_TON_2_FSYNC)
#define  TQ_ST2M_8G                    0//(QB_ST2M_8G-QB_TON_2_FSYNC)
#endif
/*--------------------------------------------------------*/
/*   define BDL/BUL data (shall be modified by real case) */
/*--------------------------------------------------------*/

#if IS_TDMA_AD_DA_WINDOW_SUPPORT
#define  BDLCON_DATA                   ( ((QB_RX_ADEN_2_FENA+QB_RX_FENA_2_FSYNC-1)<<8) | ((QB_RX_FSYNC_2_FENA+QB_RX_FENA_2_ADEN)<<0) )
#define  BDLCON2_DATA                  ( ((QB_RX_ADEN_2_FENA                   -1)<<8) | ((QB_RX_FSYNC_2_FENA                  )<<0) )
#define  BULCON1_DATA                  ( ((QB_TX_DAEN_2_FENA+QB_TX_FENA_2_FSYNC-1)<<8) | ((QB_TX_FSYNC_2_FENA+QB_TX_FENA_2_DAEN)<<0) )
   #if IS_CC_NVRAM_CUSTOM_DATA_SUPPORT
/* the following define moved to L1D_RF_Custom_Timing_Table_Update bulcon2_data for tk6291 cross-core modification */
   #else
      #if IS_BBTXRX_CHIP_DESIGN_VER_3
/* BFE_TXCOMP_HYS[15:8] in BULCON2 is moved to TX_CNT_TGT[7:0] in TX_CON1 */
#define  BULCON2_DATA                  (                                                 ((QB_TX_DAEN_2_FENA+QB_TX_FENA_2_FSYNC-QB_APCDACON)&0x0FF) )
      #else
#define  BULCON2_DATA                  ( ((QB_BFE_TXCOMP_HYS                     )<<8) | ((QB_TX_DAEN_2_FENA+QB_TX_FENA_2_FSYNC-QB_APCDACON)&0x0FF) )
      #endif
   #endif
#define  BULCON3_DATA                  ( ((QB_TX_DAEN_2_FENA                   -1)<<8) | ((QB_TX_FSYNC_2_FENA                  )<<0) )
#else
#define  BDLCON_DATA                   ( ((                  QB_RX_FENA_2_FSYNC-1)<<8) | ((QB_RX_FSYNC_2_FENA                  )<<0) )
#define  BULCON1_DATA                  ( ((                  QB_TX_FENA_2_FSYNC-1)<<8) | ((QB_TX_FSYNC_2_FENA                  )<<0) )
   #if IS_CC_NVRAM_CUSTOM_DATA_SUPPORT
/* the following define moved to L1D_RF_Custom_Timing_Table_Update bulcon2_data for tk6291 cross-core modification */
   #else
#define  BULCON2_DATA                  ( ((QB_BFE_TXCOMP_HYS                     )<<8) | ((QB_TX_FENA_2_FSYNC-QB_APCDACON)&0x0FF) )
   #endif
#endif

/*---------------------------------------------------------------------------*/
#if IS_EDGE_CHIP_MT6229_AND_LATTER_VERSION
   #if IS_CHIP_MT6290 || IS_CHIP_MT6595 || IS_CHIP_MT6752_MD1 || IS_CHIP_MT6752_MD2 || IS_CHIP_TK6291 || IS_CHIP_MT6755 || IS_CHIP_MT6292 || IS_CHIP_MT6293
      #if IS_RF_MT6169 || IS_RF_MT6166 || IS_RF_MT6165 || IS_RF_MT6176 || IS_RF_MT6179 || IS_RF_MT6177L || IS_RF_MT6177M || IS_COSIM_ON_L1SIM_SUPPORT
#define BSI_CLK_SPD                    0
      #else
#error
      #endif
   #elif IS_CHIP_MT6572
   /*  0 -->61.44/ 1=61.44  MHz   */
   /*  1 -->61.44/ 2=30.72  MHz   */
   /*  2 -->61.44/ 3=20.48  MHz   */
   /*  3 -->61.44/ 4=15.36  MHz   */
   /*  4 -->61.44/ 6=10.24  MHz   */
   /*  5 -->61.44/ 8= 7.68  MHz   */
   /*  6 -->61.44/12= 5.12  MHz   */
   /*  7 -->61.44/16= 3.84  MHz   */
      #if IS_RF_MT6166 || IS_COSIM_ON_L1SIM_SUPPORT
#define BSI_CLK_SPD                    0
      #else
#error
      #endif
   #elif IS_CHIP_MT6583_MD1 || IS_CHIP_MT6583_MD2
   /*  0 -->122.88/ 2=61.44  MHz   */
   /*  1 -->122.88/ 4=30.72  MHz   */
   /*  2 -->122.88/ 6=20.48  MHz   */
   /*  3 -->122.88/ 8=15.36  MHz   */
   /*  4 -->122.88/12=10.24  MHz   */
   /*  5 -->122.88/16= 7.68  MHz   */
   /*  6 -->122.88/24= 5.12  MHz   */
   /*  7 -->122.88/32= 3.84  MHz   */
      #if IS_RF_MT6167
#define BSI_CLK_SPD                    0
      #elif IS_RF_MT6163
#define BSI_CLK_SPD                    0
      #elif IS_COSIM_ON_L1SIM_SUPPORT
#define BSI_CLK_SPD                    0
      #else
#error
      #endif
   #elif IS_EDGE_SAIC_CHIP_MT6270A_AND_LATTER_VERSION || IS_CHIP_MT6268H || IS_CHIP_MT6280
      #if IS_CHIP_MT6268T_DMAC
   /*  0 --> 30.72/ 2=15.36  MHz   */
   /*  1 --> 30.72/ 4= 7.68  MHz   */
   /*  2 --> 30.72/ 6= 5.12  MHz   */
   /*  3 --> 30.72/ 8= 3.84  MHz   */
   /*  4 --> 30.72/12= 2.56  MHz   */
   /*  5 --> 30.72/16= 1.92  MHz   */
   /*  6 --> 30.72/24= 1.28  MHz   */
   /*  7 --> 30.72/32= 0.96  MHz   */
#define BSI_CLK_SPD                    1
      #else
   /*  0 -->122.88/ 2=61.44  MHz   */
   /*  1 -->122.88/ 4=30.72  MHz   */
   /*  2 -->122.88/ 6=20.48  MHz   */
   /*  3 -->122.88/ 8=15.36  MHz   */
   /*  4 -->122.88/12=10.24  MHz   */
   /*  5 -->122.88/16= 7.68  MHz   */
   /*  6 -->122.88/24= 5.12  MHz   */
   /*  7 -->122.88/32= 3.84  MHz   */
         #if IS_RF_MT6162 || IS_RF_MT6163 || IS_RF_MT6280RF
#define BSI_CLK_SPD                    0
         #else
#define BSI_CLK_SPD                    5
         #endif
      #endif
   #elif IS_CHIP_MT6268
      #if IS_CHIP_MT6268A// MT6268A DCM hardware bug, raise the BSI clock
   /*  0 --> 30.72/2 =15.36  MHz   */
   /*  1 --> 30.72/4 = 7.68  MHz   */
   /*  2 --> 30.72/6 = 5.12  MHz   */
   /*  3 --> 30.72/8 = 3.84  MHz   */
#define BSI_CLK_SPD                    0
      #else
   /*  0 --> 30.72/2 =15.36  MHz   */
   /*  1 --> 30.72/4 = 7.68  MHz   */
   /*  2 --> 30.72/6 = 5.12  MHz   */
   /*  3 --> 30.72/8 = 3.84  MHz   */
#define BSI_CLK_SPD                    1
      #endif
   #elif IS_CHIP_MT6268T
   /*  0 --> 30.72/2 =15.36  MHz   */
   /*  1 --> 30.72/4 = 7.68  MHz   */
   /*  2 --> 30.72/6 = 5.12  MHz   */
   /*  3 --> 30.72/8 = 3.84  MHz   */
#define BSI_CLK_SPD                    1
   #elif IS_CHIP_MT6256 || IS_CHIP_MT6255
   /*  0 --> 52/2    =26     MHz   */
   /*  1 --> 52/4    =13     MHz   */
   /*  2 --> 52/6    = 8.67  MHz   */
   /*  3 --> 52/8    = 6.5   MHz   */
#define BSI_CLK_SPD                    0
   #elif IS_CHIP_MT6250
   /*  0 --> 130/ 2  =65     MHz   */
   /*  1 --> 130/ 4  =32.5   MHz   */
   /*  2 --> 130/ 6  =21.67  MHz   */
   /*  3 --> 130/ 8  =16.25  MHz   */
   /*  4 --> 130/12  =10.83  MHz   */
   /*  5 --> 130/16  = 8.13  MHz   */
   /*  6 --> 130/24  = 5.42  MHz   */
   /*  7 --> 130/32  = 4.06  MHz   */
#define BSI_CLK_SPD                    0
   #elif IS_CHIP_MT6251
   /*  0 --> 52/2    =26     MHz   */
   /*  1 --> 52/4    =13     MHz   */
   /*  2 --> 52/6    = 8.67  MHz   */
   /*  3 --> 52/8    = 6.5   MHz   */
#define BSI_CLK_SPD                    1
   #elif IS_CHIP_MT6252_S00
   /*  0 --> 52/2    =26     MHz   */
   /*  1 --> 52/4    =13     MHz   */
   /*  2 --> 52/6    = 8.67  MHz   */
   /*  3 --> 52/8    = 6.5   MHz   */
#define BSI_CLK_SPD                    3
   #elif IS_CHIP_MT6252
   /*  0 --> 52/2    =26     MHz   */
   /*  1 --> 52/4    =13     MHz   */
   /*  2 --> 52/6    = 8.67  MHz   */
   /*  3 --> 52/8    = 6.5   MHz   */
#define BSI_CLK_SPD                    0
   #elif IS_CHIP_MT6229_S01 || IS_CHIP_MT6229_S00 || IS_SAIC_CHIP_MT6223_AND_LATTER_VERSION
   /*  0 --> 52/2    =26     MHz   */
   /*  1 --> 52/4    =13     MHz   */
   /*  2 --> 52/6    = 8.67  MHz   */
   /*  3 --> 52/8    = 6.5   MHz   */
#define BSI_CLK_SPD                    3
   #else
   /*  0 --> 26/2    =13     MHz   */
   /*  1 --> 26/4    = 6.5   MHz   */
   /*  2 --> 26/6    = 4.33  MHz   */
   /*  3 --> 26/8    = 3.25  MHz   */
#define BSI_CLK_SPD                    1
   #endif
#else
   /*  0 --> 13/2    = 6.5   MHz   */
   /*  1 --> 13/4    = 3.25  MHz   */
   /*  2 --> 13/6    = 2.167 MHz   */
   /*  3 --> 13/8    = 1.625 MHz   */
#define BSI_CLK_SPD                    0
#endif

#if IS_CHIP_MT6250
#define  BSI_ENA_LEN       0
#define  BSI_ENA_POL       0
#define  SCTRL_IMOD_MAIN   (0x0001| ((BSI_CLK_SPD&0x7)<<2)|(BSI_ENA_LEN<<16)|(BSI_ENA_POL<<18)) /* SRCB main control:SRCB TSU event trigger */
#define  SCTRL_IMOD_SEND   (0x0401| ((BSI_CLK_SPD&0x7)<<2)|(BSI_ENA_LEN<<16)|(BSI_ENA_POL<<18)) /* trigger to send SDATA in IMODE           */
#define  SCTRL_MAIN        SCTRL_IMOD_MAIN
#elif IS_CHIP_MT6583_MD2
/* only one port is in MT6583 MD2 */
#define  BSI_PORTA_SELECT  (BSI_PORT_SELECT==0)
#define  BSI_CS0_SELECT    (BSI_CS_SELECT  ==0)
#define  BSI_CS1_SELECT    (BSI_CS_SELECT  ==1)
#define  BSI_DEVICE_A_0_CS (((BSI_PORTA_SELECT&BSI_CS0_SELECT)<<3)|((BSI_DEVICE_0_CS_POLARITY&0x2)<<1)|(BSI_DEVICE_0_CS_POLARITY&0x1))
#define  BSI_DEVICE_A_1_CS (((BSI_PORTA_SELECT&BSI_CS1_SELECT)<<3)|((BSI_DEVICE_1_CS_POLARITY&0x2)<<1)|(BSI_DEVICE_1_CS_POLARITY&0x1))
#define  SCTRL_IMOD_MAIN   ((BSI_CLK_POL)|((BSI_CLK_SPD&0x7)<<2)|(0x0<<10)|(BSI_DEVICE_A_0_CS<<16)|(BSI_DEVICE_A_1_CS<<20))               /* SRCB main control:SRCB TSU event trigger */
#define  SCTRL_IMOD_SEND   ((BSI_CLK_POL)|((BSI_CLK_SPD&0x7)<<2)|(0x1<<10)|(BSI_DEVICE_A_0_CS<<16)|(BSI_DEVICE_A_1_CS<<20))               /* trigger to send SDATA in IMODE           */
#define  SCTRL_MAIN        SCTRL_IMOD_MAIN
#elif IS_CHIP_MT6290 || IS_CHIP_MT6595 || IS_CHIP_MT6752_MD1 || IS_CHIP_MT6752_MD2 || IS_CHIP_TK6291 || IS_CHIP_MT6755 || IS_CHIP_MT6292 || IS_CHIP_MT6293
#define  SCTRL_IMOD_MAIN   (0x0<<10)
#define  SCTRL_IMOD_SEND   (0x1<<10)
#define  SCTRL_MAIN        SCTRL_IMOD_MAIN
#define  BSI_DEVICE_A_0_CS (BSI_DEVICE_0_CS_POLARITY&0x7)
#define  BSI_A_IDLE_CNT    IDLE_CNT
#define  BSI_A_WLEN        29
#define  SCTRL_MAIN_A_SPI  ((BSI_CLK_POL)|((BSI_CLK_SPD&0x7)<<2)|(BSI_DEVICE_A_0_CS<<5)|((BSI_A_IDLE_CNT&0x1F)<<16)|((BSI_A_WLEN&0x1F)<<24))
#elif IS_CHIP_MT6280 || IS_CHIP_MT6583_MD1 || IS_CHIP_MT6572
#define  BSI_PORTA_SELECT  (BSI_PORT_SELECT==0)
#define  BSI_PORTB_SELECT  (BSI_PORT_SELECT==1)
#define  BSI_PORTC_SELECT  (BSI_PORT_SELECT==2)
#define  BSI_CS0_SELECT    (BSI_CS_SELECT  ==0)
#define  BSI_CS1_SELECT    (BSI_CS_SELECT  ==1)
#define  BSI_DEVICE_A_0_CS (((BSI_PORTA_SELECT&BSI_CS0_SELECT)<<3)|(BSI_DEVICE_0_CS_POLARITY&0x7))
#define  BSI_DEVICE_A_1_CS (((BSI_PORTA_SELECT&BSI_CS1_SELECT)<<3)|(BSI_DEVICE_1_CS_POLARITY&0x7))
#define  BSI_DEVICE_B_0_CS (((BSI_PORTB_SELECT&BSI_CS0_SELECT)<<3)|(BSI_DEVICE_0_CS_POLARITY&0x7))
#define  BSI_DEVICE_B_1_CS (((BSI_PORTB_SELECT&BSI_CS1_SELECT)<<3)|(BSI_DEVICE_1_CS_POLARITY&0x7))
#define  SCTRL_IMOD_MAIN   ((BSI_CLK_POL)|((BSI_CLK_SPD&0x7)<<2)|(0x0<<10)|(BSI_DEVICE_A_0_CS<<16)|(BSI_DEVICE_A_1_CS<<20)|(BSI_DEVICE_B_0_CS<<24)|(BSI_DEVICE_B_1_CS<<28))               /* SRCB main control:SRCB TSU event trigger */
#define  SCTRL_IMOD_SEND   ((BSI_CLK_POL)|((BSI_CLK_SPD&0x7)<<2)|(0x1<<10)|(BSI_DEVICE_A_0_CS<<16)|(BSI_DEVICE_A_1_CS<<20)|(BSI_DEVICE_B_0_CS<<24)|(BSI_DEVICE_B_1_CS<<28))               /* trigger to send SDATA in IMODE           */
#define  SCTRL_MAIN        SCTRL_IMOD_MAIN
#elif IS_EDGE_SAIC_CHIP_MT6270A_AND_LATTER_VERSION || IS_CHIP_MT6268H
#define  BSI_PORTA_SELECT  ((~BSI_PORT_SELECT&0x1))
#define  BSI_PORTB_SELECT  (( BSI_PORT_SELECT&0x1))
#define  BSI_DEVICE_A_0_CS ((0x8*BSI_PORTA_SELECT)|((BSI_DEVICE_0_CS_POLARITY&0x2)<<1)|(BSI_DEVICE_0_CS_POLARITY&0x1))
#define  BSI_DEVICE_A_1_CS ((0x0*BSI_PORTA_SELECT)|((BSI_DEVICE_1_CS_POLARITY&0x2)<<1)|(BSI_DEVICE_1_CS_POLARITY&0x1))
#define  BSI_DEVICE_B_0_CS ((0x8*BSI_PORTB_SELECT)|((BSI_DEVICE_0_CS_POLARITY&0x2)<<1)|(BSI_DEVICE_0_CS_POLARITY&0x1))
#define  BSI_DEVICE_B_1_CS ((0x0*BSI_PORTB_SELECT)|((BSI_DEVICE_1_CS_POLARITY&0x2)<<1)|(BSI_DEVICE_1_CS_POLARITY&0x1))
#define  SCTRL_IMOD_MAIN   (0x0001| ((BSI_CLK_SPD&0x7)<<2)|(BSI_DEVICE_A_0_CS<<16)|(BSI_DEVICE_A_1_CS<<20)|(BSI_DEVICE_B_0_CS<<24)|(BSI_DEVICE_B_1_CS<<28))                                /* SRCB main control:SRCB TSU event trigger */
#define  SCTRL_IMOD_SEND   (0x0401| ((BSI_CLK_SPD&0x7)<<2)|(BSI_DEVICE_A_0_CS<<16)|(BSI_DEVICE_A_1_CS<<20)|(BSI_DEVICE_B_0_CS<<24)|(BSI_DEVICE_B_1_CS<<28))                                /* trigger to send SDATA in IMODE           */
#define  SCTRL_MAIN        SCTRL_IMOD_MAIN
#elif IS_CHIP_MT6268T || IS_CHIP_MT6268
#define  SCTRL_IMOD_MAIN   (0x0101| ((BSI_CLK_SPD&0x3)<<1) |(BSI_DEVICE_0_CS_POLARITY<<4)|(BSI_DEVICE_1_CS_POLARITY<<6) |(BSI_DEVICE_0_CS_POLARITY<<12)|(BSI_DEVICE_1_CS_POLARITY<<14))    /* Wirte SDATA to active buffer for IMODE   */
#define  SCTRL_IMOD_SEND   (0x0009| ((BSI_CLK_SPD&0x3)<<1) |(BSI_DEVICE_0_CS_POLARITY<<4)|(BSI_DEVICE_1_CS_POLARITY<<6) |(BSI_DEVICE_0_CS_POLARITY<<12)|(BSI_DEVICE_1_CS_POLARITY<<14))    /* trigger to send SDATA in IMODE           */
#define  SCTRL_MAIN        (0x0001| ((BSI_CLK_SPD&0x3)<<1) |(BSI_DEVICE_0_CS_POLARITY<<4)|(BSI_DEVICE_1_CS_POLARITY<<6) |(BSI_DEVICE_0_CS_POLARITY<<12)|(BSI_DEVICE_1_CS_POLARITY<<14))    /* SRCB main control:SRCB TSU event trigger */
#else
#define  SCTRL_IMOD_MAIN   (0x0101| ((BSI_CLK_SPD&0x3)<<1) |(BSI_DEVICE_0_CS_POLARITY<<4)|(BSI_DEVICE_1_CS_POLARITY<<6))    /* Wirte SDATA to active buffer for IMODE   */
#define  SCTRL_IMOD_SEND   (0x0009| ((BSI_CLK_SPD&0x3)<<1) |(BSI_DEVICE_0_CS_POLARITY<<4)|(BSI_DEVICE_1_CS_POLARITY<<6))    /* trigger to send SDATA in IMODE           */
#define  SCTRL_MAIN        (0x0001| ((BSI_CLK_SPD&0x3)<<1) |(BSI_DEVICE_0_CS_POLARITY<<4)|(BSI_DEVICE_1_CS_POLARITY<<6))    /* SRCB main control:SRCB TSU event trigger */
#endif

#if IS_EDGE_SAIC_CHIP_MT6256_AND_LATTER_VERSION
   #if IS_CHIP_TK6291 || IS_CHIP_MT6755 || IS_CHIP_MT6292 || IS_CHIP_MT6293
#define  SCTRL_RESERVED                0x007A // the number of event is 120   
   #elif IS_CHIP_MT6256_S00
#define  SCTRL_RESERVED                0x0024
   #elif IS_CHIP_MT6256 || IS_CHIP_MT6255 || IS_CHIP_MT6250
#define  SCTRL_RESERVED                0x0015
   #elif IS_CHIP_MT6290 || IS_CHIP_MT6595 || IS_CHIP_MT6752_MD1 || IS_CHIP_MT6752_MD2
#define  SCTRL_RESERVED                0x0067 // the number of event is 103
   #elif IS_CHIP_MT6572
#define  SCTRL_RESERVED                0x0036 // the number of event is 54
   #elif IS_CHIP_MT6280 || IS_CHIP_MT6583_MD1 || IS_CHIP_MT6583_MD2
#define  SCTRL_RESERVED                0x002A // MT6270A E2, MT6276E2 is 42
   #else
#define  SCTRL_RESERVED                0x0024
   #endif
#elif IS_CHIP_MT6268H || IS_CHIP_MT6268T_DMAC
#define  SCTRL_RESERVED                0x0024
#elif IS_EDGE_SAIC_CHIP_MT6270A_AND_LATTER_VERSION
   #if IS_CHIP_MT6270A_E1 || IS_CHIP_MT6276_S00 || IS_CHIP_MT6573
#define  SCTRL_RESERVED                0x0024 // MT6270A E1, MT6276E1, MT6573E1 and MT6573E2 is 36
   #else
#define  SCTRL_RESERVED                0x002A // MT6270A E2, MT6276E2 is 42
   #endif
#elif IS_CHIP_MT6252
#define  SCTRL_RESERVED                0x0015
#elif IS_EDGE_CHIP_MT6229_AND_LATTER_VERSION
#define  SCTRL_RESERVED                0x0014
#else
#define  SCTRL_RESERVED                0x0010
#endif

#if IS_CHIP_MT6252_S00
#define  IMM_BSI_WAIT_TIME_QB          16
#elif IS_CHIP_MT6280 || IS_RF_MT6169 || IS_RF_MT6166 || IS_RF_MT6165 || IS_RF_MT6176 || IS_RF_MT6179 || IS_RF_MT6177L || IS_RF_MT6177M
#define  IMM_BSI_WAIT_TIME_QB          2
#elif IS_CHIP_MT6256 || IS_CHIP_MT6251 || IS_CHIP_MT6252 || IS_RF_MT6162 || IS_CHIP_MT6255 || IS_RF_MT6163 || IS_CHIP_MT6250
#define  IMM_BSI_WAIT_TIME_QB          6
#else
/*Maximum Safe Time: eg. 1 QB = 13/12, BSI_CLK = 13/6 => 1 QB = 2 BSI bit, 16 QB = 32 BSI bit */
#define  IMM_BSI_WAIT_TIME_QB          16
#endif

#if IS_CHIP_MT6290 || IS_CHIP_MT6595 || IS_CHIP_MT6752_MD1 || IS_CHIP_MT6752_MD2 || IS_CHIP_TK6291 || IS_CHIP_MT6755 || IS_CHIP_MT6292 || IS_CHIP_MT6293
#define  BSI_ACTUPT_ALL                0xC1FF
#elif IS_CHIP_MT6572
#define  BSI_ACTUPT_ALL                0xC0FF
#elif IS_EDGE_SAIC_CHIP_MT6270A_AND_LATTER_VERSION || IS_CHIP_MT6268H || IS_CHIP_MT6280 || IS_CHIP_MT6583_MD1 || IS_CHIP_MT6583_MD2
#define  BSI_ACTUPT_ALL                0xC07F
#elif IS_CHIP_MT6250
#define  BSI_ACTUPT_ALL                0xC03F
#endif

/*---------------------------------------------------------------------------*/

#if !IS_RTX_5CWIN_SUPPORT // IS_GSM
/*GSM*/  #define  CWIN_COUNT           4
/*GSM*/  #define  RIDX_COUNT           5 // X0~3 for RX, X4 for TX
/*GSM*/  #define  YIDX_COUNT           0
#endif

#if IS_RTX_5CWIN_SUPPORT // IS_GPRS
/*GPRS*/ #define  CWIN_COUNT           5
   #if IS_BSI_V2_SUPPORT
/*GPRS*/ #define  RIDX_COUNT           6
/*GPRS*/ #define  YIDX_COUNT           0
   #else
/*GPRS*/ #define  RIDX_COUNT           6
/*GPRS*/ #define  YIDX_COUNT           4
   #endif

   #if IS_BSI_V2_ST2_SUPPORT
/*GPRS*/ #undef   RIDX_COUNT
/*GPRS*/ #define  RIDX_COUNT           7
   #endif
#endif

#if IS_BSI_SX0_SUPPORT
#define  CWIN_BSI_EVENT_COUNT          3
#define  SR1_EVENT_OFFSET              1
#else
#define  CWIN_BSI_EVENT_COUNT          2
#define  SR1_EVENT_OFFSET              0
#endif

#if IS_EDGE_CHIP_MT6229_AND_LATTER_VERSION
#define  ST2B_ST2M_EV0                 (CWIN_BSI_EVENT_COUNT*CWIN_COUNT+RIDX_COUNT)
#define  ST2B_2M_EV(n)                 (ST2B_ST2M_EV0+(n))
#endif

#if IS_BSI_V2_SUPPORT
#define  BSI_DATA_OFFSET               (SX2_DATA_COUNT*RIDX_COUNT)
#elif IS_BSI_DATA_TABLE_Y_SHIFT
#define  BSI_DATA_OFFSET               (ST2B_ST2M_DATA_COUNT*YIDX_COUNT)
#else
#define  BSI_DATA_OFFSET               0
#endif

#if IS_BSI_V2_SUPPORT
#define  AGCDT0                        0
#else
#define  AGCDT0                        ((SX0_DATA_COUNT+SX1_DATA_COUNT+SX3_DATA_COUNT)*CWIN_COUNT+BSI_DATA_OFFSET)
#endif
#define  AGCDTIDX(n)                   (AGCDT0+(n)*SX2_DATA_COUNT)

#if IS_BSI_DATA_TABLE_Y_SHIFT || IS_BSI_V2_SUPPORT
#define  ST2B_ST2M_0                   0
#else
#define  ST2B_ST2M_0                   (AGCDT0+SX2_DATA_COUNT*RIDX_COUNT)
#endif
#define  ST2B_ST2M_IDX(n)              (ST2B_ST2M_0+(n)*ST2B_ST2M_DATA_COUNT)

#if IS_CHIP_MT6290 || IS_CHIP_MT6595 || IS_CHIP_MT6752_MD1 || IS_CHIP_MT6752_MD2 || IS_CHIP_TK6291 || IS_CHIP_MT6755 || IS_CHIP_MT6292 || IS_CHIP_MT6293
//#define  BSI_PORT_SELECT_MASK        0x3  /* Support three ports            */
   #if IS_RF_MT6176 || IS_RF_MT6179 || IS_RF_MT6177L || IS_RF_MT6177M
#define  BSI_PORT_SELECT               0  /* Device 0 is selected. (RFIC) */
   #elif IS_RF_MT6169 || IS_RF_MT6166 || IS_RF_MT6165 || IS_COSIM_ON_L1SIM_SUPPORT
#define  BSI_PORT_SELECT               0  /* MT6169 and MT6166 uses port A             */
//#define  BSI_CS_SELECT                 0  /* MT6169 and MT6166 uses CS0                */
#define  BSI_CLK_POL                   1  /* Inverted enable pulse polarity */
#define  IDLE_CNT                      0

//Clock Gating SPI Setting
#define BSISPI_RFIC1_CG_OFFSET           0
#define BSISPI_RFIC2_CG_OFFSET           1
#define BSISPI_PMIC_CG_OFFSET            2
#define BSISPI_MIPI0_CG_OFFSET           3
#define BSISPI_MIPI1_CG_OFFSET           4
      #if IS_DUAL_TALK_SUPPORT
         #if IS_RF_MT6166 || IS_RF_MT6165      
#define BSISPI_CGON_PARAM                ((1<<BSISPI_MIPI1_CG_OFFSET)|(1<<BSISPI_MIPI0_CG_OFFSET)|(1<<BSISPI_PMIC_CG_OFFSET)|(0<<BSISPI_RFIC2_CG_OFFSET)|(1<<BSISPI_RFIC1_CG_OFFSET))
#define BSISPI_CGOFF_PARAM               ((1<<BSISPI_MIPI1_CG_OFFSET)|(1<<BSISPI_MIPI0_CG_OFFSET)|(1<<BSISPI_PMIC_CG_OFFSET)|(1<<BSISPI_RFIC2_CG_OFFSET)|(1<<BSISPI_RFIC1_CG_OFFSET))
         #endif
      #else
         #if IS_RF_MT6169
#define BSISPI_CGON_PARAM                ((0<<BSISPI_MIPI1_CG_OFFSET)|(0<<BSISPI_MIPI0_CG_OFFSET)|(1<<BSISPI_PMIC_CG_OFFSET)|(1<<BSISPI_RFIC2_CG_OFFSET)|(0<<BSISPI_RFIC1_CG_OFFSET))
#define BSISPI_CGOFF_PARAM               ((1<<BSISPI_MIPI1_CG_OFFSET)|(1<<BSISPI_MIPI0_CG_OFFSET)|(1<<BSISPI_PMIC_CG_OFFSET)|(1<<BSISPI_RFIC2_CG_OFFSET)|(1<<BSISPI_RFIC1_CG_OFFSET))
         #endif
      #endif
   #else
#error
   #endif
#elif IS_CHIP_MT6572
#define  BSI_PORT_SELECT_MASK        0x3  /* Support three ports            */
   #if IS_RF_MT6166 || IS_COSIM_ON_L1SIM_SUPPORT
#define  BSI_PORT_SELECT               0  /* MT6166 uses port A             */
#define  BSI_CS_SELECT                 0  /* MT6166 uses CS0                */
#define  BSI_CLK_POL                   1  /* Inverted enable pulse polarity */
#define  IDLE_CNT                      0
   #else
#error
   #endif
#elif IS_CHIP_MT6583_MD2
#define  BSI_PORT_SELECT_MASK        0x1  /* Support one port               */
   #if IS_RF_MT6163 || IS_COSIM_ON_L1SIM_SUPPORT
#define  BSI_PORT_SELECT               0  /* OT RF uses port A on MT6583    */
#define  BSI_CS_SELECT                 0  /* OT RF uses CS0                 */
#define  BSI_CLK_POL                   1  /* Inverted enable pulse polarity */
#define  IDLE_CNT                      0
   #else
#error
   #endif
#elif IS_CHIP_MT6583_MD1
#define  BSI_PORT_SELECT_MASK        0x3  /* Support three ports            */
   #if IS_RF_MT6167 || IS_COSIM_ON_L1SIM_SUPPORT
#define  BSI_PORT_SELECT               0  /* MT6167 uses port A             */
#define  BSI_CS_SELECT                 0  /* MT6167 uses CS0                */
#define  BSI_CLK_POL                   1  /* Inverted enable pulse polarity */
#define  IDLE_CNT                      0
   #else
#error
   #endif
#elif IS_CHIP_MT6280
#define  BSI_PORT_SELECT_MASK        0x3  /* Support three ports            */
#define  BSI_PORT_SELECT               0  /* MT6280 RF uses port A          */
#define  BSI_CS_SELECT                 0  /* MT6280 RF uses CS0             */
#define  BSI_CLK_POL                   1  /* Inverted enable pulse polarity */
#define  IDLE_CNT                      0
#elif IS_CHIP_MT6250
#define  IDLE_CNT                      0
#elif IS_EDGE_SAIC_CHIP_MT6270A_AND_LATTER_VERSION || IS_CHIP_MT6268H
#define  BSI_PORT_SELECT_MASK        0x1  /* Support two ports              */
   #if IS_RF_MT6162 || IS_RF_MT6163
#define  BSI_PORT_SELECT               1  /* OH RF uses port B              */
#define  IDLE_CNT                      0
   #else
#define  BSI_PORT_SELECT               0  /* OE RF uses port A              */
#define  IDLE_CNT                      2
   #endif
#endif


#if IS_RF_MT6280RF
#define  AFC_SHIFT_PART                7
#define  AFC_MASK_PART                 (0x1FFF<<AFC_SHIFT_PART)
      #if  defined(AFC_VCXO) || defined(AFC_VCXO_2G)
#define  AFC_VALUE_PART                0x0F70003C // CW247
      #else
#define  AFC_VALUE_PART                0x0FE00008 // CW254
      #endif
#define  AFC_CON_PART                  ((BSI_CS_SELECT<<15)|((29-1)<<8)|(BSI_PORT_SELECT<<6)|(BSI_CLK_SPD<<3)|(BSI_CLK_POL<<1)|(1))
#elif IS_RF_MT6169 || IS_RF_MT6166
#define  AFC_SHIFT_PART                7
#define  AFC_MASK_PART                 (0x1FFF<<AFC_SHIFT_PART)
      #if  defined(AFC_VCXO) || defined(AFC_VCXO_2G)
#define  AFC_VALUE_PART                (POR_CW247 & 0x0F70007F) // CW247
      #else
#define  AFC_VALUE_PART                0x0FE00000 // CW254
      #endif
#elif IS_RF_MT6165
#define  AFC_SHIFT_PART                7
#define  AFC_MASK_PART                 (0x1FFF<<AFC_SHIFT_PART)
      #if  defined(AFC_VCXO) || defined(AFC_VCXO_2G)
#define  AFC_VALUE_PART                (POR_CW247 & 0x0F70007F) // CW247
      #else
#error "MT6165 doesn't support AFC_VCXO_TYPE = VCTCXO"
      #endif
#define  AFC_CON_PART                  ((BSI_CS_SELECT<<15)|((30-1)<<8)|(BSI_PORT_SELECT<<6)|(BSI_CLK_SPD<<3)|(BSI_CLK_POL<<1)|(1)) //BSI Data for MT6167 is 30bit
#elif IS_RF_MT6176
#define  AFC_SHIFT_PART                7
#define  AFC_MASK_PART                 (0x1FFF<<AFC_SHIFT_PART)

//#define  AFC_VALUE_PART                0x0220007F // CW34
#define  AFC_VALUE_PART_VCXO           0x0220007F // CW34
#define  AFC_VALUE_PART_VCTCXO         0x02A00008 // CW42
#elif IS_RF_MT6179
// Leave this for Simulation
#define  AFC_SHIFT_PART                7
#define  AFC_MASK_PART                 (0x1FFF<<AFC_SHIFT_PART)

#define  AFC_VALUE_PART_VCXO           0x0220007F // CW34
#define  AFC_VALUE_PART_VCTCXO         0x02A00008 // CW42
#elif IS_RF_MT6177L
// Leave this for Simulation
#define  AFC_SHIFT_PART                7
#define  AFC_MASK_PART                 (0x1FFF<<AFC_SHIFT_PART)

#define  AFC_VALUE_PART_VCXO           0x0220007F // CW34
#define  AFC_VALUE_PART_VCTCXO         0x02A00008 // CW42
#elif IS_RF_MT6177M
// Leave this for Simulation
#define  AFC_SHIFT_PART                7
#define  AFC_MASK_PART                 (0x1FFF<<AFC_SHIFT_PART)

#define  AFC_VALUE_PART_VCXO           0x0220007F // CW34
#define  AFC_VALUE_PART_VCTCXO         0x02A00008 // CW42
#elif IS_RF_MT6162
#define  AFC_SHIFT_PART                0x0
#define  AFC_MASK_PART                 0x1FFF
#define  AFC_VALUE_PART                0xE100000
#define  AFC_CON_PART                  ((0<<15)|((30-1)<<8)|(BSI_PORT_SELECT<<7)|(BSI_CLK_SPD<<3)|(1<<1)|(1))
#endif

#if IS_GSM_BPI_MASK_NEEDED
   #if IS_CHIP_MT6290 || IS_CHIP_MT6595 || IS_CHIP_MT6752_MD1 || IS_CHIP_MT6752_MD2
#define  BPI_MASK_VALUE                (1<<31) // bit[31] should be masked for 3G
   #elif IS_CHIP_MT6572
#define  BPI_MASK_VALUE                (1<<19) // bit[19] should be masked for 3G
   #else
#error "please check the mask bit for the other RAT!"
   #endif
#endif

/*---------------------------------------------------------------------------*/
#endif

