 
****************************************
Report : qor
Design : motion_estimator
Version: I-2013.12-ICC-SP3
Date   : Sun Dec 18 15:24:54 2016
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              38.00
  Critical Path Length:          2.78
  Critical Path Slack:           0.05
  Critical Path Clk Period:      3.84
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         68
  Hierarchical Port Count:       2467
  Leaf Cell Count:               2086
  Buf/Inv Cell Count:             520
  Buf Cell Count:                   2
  Inv Cell Count:                 518
  CT Buf/Inv Cell Count:            2
  Combinational Cell Count:      1801
  Sequential Cell Count:          285
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4854.912781
  Noncombinational Area:  1891.593850
  Buf/Inv Area:            662.299267
  Total Buffer Area:             4.07
  Total Inverter Area:         658.23
  Macro/Black Box Area:      0.000000
  Net Area:               1028.862977
  Net XLength        :       15133.55
  Net YLength        :       16934.07
  -----------------------------------
  Cell Area:              6746.506631
  Design Area:            7775.369608
  Net Length        :        32067.62


  Design Rules
  -----------------------------------
  Total Number of Nets:          2560
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: nano.sfsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                5.13
  -----------------------------------------
  Overall Compile Time:                5.31
  Overall Compile Wall Clock Time:     5.35

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
