{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 12:00:40 2022 " "Info: Processing started: Fri Apr 15 12:00:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off composants -c composants " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off composants -c composants" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "composants EP2C5AT144A7 " "Info: Selected device EP2C5AT144A7 for design \"composants\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "Info: High junction temperature is 125 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "Warning: No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Info: Pin S\[0\] not assigned to an exact location on the device" {  } { { "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" { S[0] } } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 8 -1 0 } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Info: Pin S\[1\] not assigned to an exact location on the device" {  } { { "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" { S[1] } } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 8 -1 0 } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Info: Pin S\[2\] not assigned to an exact location on the device" {  } { { "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" { S[2] } } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 8 -1 0 } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[3\] " "Info: Pin S\[3\] not assigned to an exact location on the device" {  } { { "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" { S[3] } } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 8 -1 0 } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[4\] " "Info: Pin S\[4\] not assigned to an exact location on the device" {  } { { "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" { S[4] } } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 8 -1 0 } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[5\] " "Info: Pin S\[5\] not assigned to an exact location on the device" {  } { { "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" { S[5] } } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 8 -1 0 } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ECHGT\[0\] " "Info: Pin ECHGT\[0\] not assigned to an exact location on the device" {  } { { "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" { ECHGT[0] } } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 6 -1 0 } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ECHGT[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" { clk } } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "arazb " "Info: Pin arazb not assigned to an exact location on the device" {  } { { "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" { arazb } } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arazb } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLOAD " "Info: Pin SLOAD not assigned to an exact location on the device" {  } { { "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" { SLOAD } } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 5 -1 0 } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SLOAD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ECHGT\[1\] " "Info: Pin ECHGT\[1\] not assigned to an exact location on the device" {  } { { "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" { ECHGT[1] } } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 6 -1 0 } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ECHGT[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ECHGT\[2\] " "Info: Pin ECHGT\[2\] not assigned to an exact location on the device" {  } { { "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" { ECHGT[2] } } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 6 -1 0 } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ECHGT[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ECHGT\[3\] " "Info: Pin ECHGT\[3\] not assigned to an exact location on the device" {  } { { "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" { ECHGT[3] } } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 6 -1 0 } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ECHGT[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ECHGT\[4\] " "Info: Pin ECHGT\[4\] not assigned to an exact location on the device" {  } { { "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" { ECHGT[4] } } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 6 -1 0 } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ECHGT[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ECHGT\[5\] " "Info: Pin ECHGT\[5\] not assigned to an exact location on the device" {  } { { "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" { ECHGT[5] } } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 6 -1 0 } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ECHGT[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESERIE " "Info: Pin ESERIE not assigned to an exact location on the device" {  } { { "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" { ESERIE } } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 5 -1 0 } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESERIE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHIFT " "Info: Pin SHIFT not assigned to an exact location on the device" {  } { { "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" { SHIFT } } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 5 -1 0 } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SHIFT } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" { clk } } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arazb (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node arazb (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/90/quartus/bin64/pin_planner.ppl" { arazb } } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arazb } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 3.3V 9 6 0 " "Info: Number of I/O pins in group: 15 (unused VREF, 3.3V VCCIO, 9 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register reg\[5\] register reg\[5\] -812 ps " "Info: Slack time is -812 ps between source register \"reg\[5\]\" and destination register \"reg\[5\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.753 ns + Largest register register " "Info: + Largest register to register requirement is 0.753 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.358 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 0.945 ns clk~clkctrl 2 COMB Unassigned 6 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 0.945 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.623 ns) 2.358 ns reg\[5\] 3 REG Unassigned 2 " "Info: 3: + IC(0.790 ns) + CELL(0.623 ns) = 2.358 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg\[5\]'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.413 ns" { clk~clkctrl reg[5] } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.433 ns ( 60.77 % ) " "Info: Total cell delay = 1.433 ns ( 60.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.925 ns ( 39.23 % ) " "Info: Total interconnect delay = 0.925 ns ( 39.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.358 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 0.945 ns clk~clkctrl 2 COMB Unassigned 6 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 0.945 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.623 ns) 2.358 ns reg\[5\] 3 REG Unassigned 2 " "Info: 3: + IC(0.790 ns) + CELL(0.623 ns) = 2.358 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg\[5\]'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.413 ns" { clk~clkctrl reg[5] } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.433 ns ( 60.77 % ) " "Info: Total cell delay = 1.433 ns ( 60.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.925 ns ( 39.23 % ) " "Info: Total interconnect delay = 0.925 ns ( 39.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.358 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 0.945 ns clk~clkctrl 2 COMB Unassigned 6 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 0.945 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.623 ns) 2.358 ns reg\[5\] 3 REG Unassigned 2 " "Info: 3: + IC(0.790 ns) + CELL(0.623 ns) = 2.358 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg\[5\]'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.413 ns" { clk~clkctrl reg[5] } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.433 ns ( 60.77 % ) " "Info: Total cell delay = 1.433 ns ( 60.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.925 ns ( 39.23 % ) " "Info: Total interconnect delay = 0.925 ns ( 39.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.358 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 0.945 ns clk~clkctrl 2 COMB Unassigned 6 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 0.945 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.623 ns) 2.358 ns reg\[5\] 3 REG Unassigned 2 " "Info: 3: + IC(0.790 ns) + CELL(0.623 ns) = 2.358 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg\[5\]'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.413 ns" { clk~clkctrl reg[5] } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.433 ns ( 60.77 % ) " "Info: Total cell delay = 1.433 ns ( 60.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.925 ns ( 39.23 % ) " "Info: Total interconnect delay = 0.925 ns ( 39.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns   " "Info:   Micro clock to output delay of source is 0.286 ns" {  } { { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns   " "Info:   Micro setup delay of destination is -0.039 ns" {  } { { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.565 ns - Longest register register " "Info: - Longest register to register delay is 1.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg\[5\] 1 REG Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg\[5\]'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg[5] } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.539 ns) 0.765 ns reg~2 2 COMB Unassigned 1 " "Info: 2: + IC(0.226 ns) + CELL(0.539 ns) = 0.765 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'reg~2'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.765 ns" { reg[5] reg~2 } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.539 ns) 1.465 ns reg~3 3 COMB Unassigned 1 " "Info: 3: + IC(0.161 ns) + CELL(0.539 ns) = 1.465 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'reg~3'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.700 ns" { reg~2 reg~3 } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.565 ns reg\[5\] 4 REG Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.100 ns) = 1.565 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg\[5\]'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.100 ns" { reg~3 reg[5] } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.178 ns ( 75.27 % ) " "Info: Total cell delay = 1.178 ns ( 75.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.387 ns ( 24.73 % ) " "Info: Total interconnect delay = 0.387 ns ( 24.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.565 ns" { reg[5] reg~2 reg~3 reg[5] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.565 ns" { reg[5] reg~2 reg~3 reg[5] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.565 ns register register " "Info: Estimated most critical path is register to register delay of 1.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg\[5\] 1 REG LAB_X26_Y6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X26_Y6; Fanout = 2; REG Node = 'reg\[5\]'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg[5] } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.539 ns) 0.765 ns reg~2 2 COMB LAB_X26_Y6 1 " "Info: 2: + IC(0.226 ns) + CELL(0.539 ns) = 0.765 ns; Loc. = LAB_X26_Y6; Fanout = 1; COMB Node = 'reg~2'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.765 ns" { reg[5] reg~2 } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.539 ns) 1.465 ns reg~3 3 COMB LAB_X26_Y6 1 " "Info: 3: + IC(0.161 ns) + CELL(0.539 ns) = 1.465 ns; Loc. = LAB_X26_Y6; Fanout = 1; COMB Node = 'reg~3'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.700 ns" { reg~2 reg~3 } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.565 ns reg\[5\] 4 REG LAB_X26_Y6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.100 ns) = 1.565 ns; Loc. = LAB_X26_Y6; Fanout = 2; REG Node = 'reg\[5\]'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.100 ns" { reg~3 reg[5] } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.178 ns ( 75.27 % ) " "Info: Total cell delay = 1.178 ns ( 75.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.387 ns ( 24.73 % ) " "Info: Total interconnect delay = 0.387 ns ( 24.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.565 ns" { reg[5] reg~2 reg~3 reg[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "6 " "Warning: Found 6 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[0\] 0 " "Info: Pin \"S\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[1\] 0 " "Info: Pin \"S\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[2\] 0 " "Info: Pin \"S\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[3\] 0 " "Info: Pin \"S\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[4\] 0 " "Info: Pin \"S\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[5\] 0 " "Info: Pin \"S\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Projets_VHDL/Composants/Projet/composants.fit.smsg " "Info: Generated suppressed messages file H:/Projets_VHDL/Composants/Projet/composants.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4509 " "Info: Peak virtual memory: 4509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 12:00:42 2022 " "Info: Processing ended: Fri Apr 15 12:00:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
